/* Generated by Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os) */

module multi_clocks(reset0, reset1, reset2, reset3, reset4, reset5, reset6, reset7, reset8, reset9, reset10, reset11, reset12, reset13, reset14, reset15, design_clk_0, design_clk_1, design_clk_2, design_clk_3, design_clk_4
, design_clk_5, design_clk_6, design_clk_7, design_clk_8, design_clk_9, design_clk_10, design_clk_11, design_clk_12, design_clk_13, design_clk_14, design_clk_15, cnt0, cnt1, cnt2, cnt3, cnt4, cnt5, cnt6, cnt7, cnt8, cnt9
, cnt10, cnt11, cnt12, cnt13, cnt14, cnt15);
  output [7:0] cnt0;
  output [7:0] cnt1;
  output [7:0] cnt10;
  output [7:0] cnt11;
  output [7:0] cnt12;
  output [7:0] cnt13;
  output [7:0] cnt14;
  output [7:0] cnt15;
  output [7:0] cnt2;
  output [7:0] cnt3;
  output [7:0] cnt4;
  output [7:0] cnt5;
  output [7:0] cnt6;
  output [7:0] cnt7;
  output [7:0] cnt8;
  output [7:0] cnt9;
  input design_clk_0;
  input design_clk_1;
  input design_clk_10;
  input design_clk_11;
  input design_clk_12;
  input design_clk_13;
  input design_clk_14;
  input design_clk_15;
  input design_clk_2;
  input design_clk_3;
  input design_clk_4;
  input design_clk_5;
  input design_clk_6;
  input design_clk_7;
  input design_clk_8;
  input design_clk_9;
  input reset0;
  input reset1;
  input reset10;
  input reset11;
  input reset12;
  input reset13;
  input reset14;
  input reset15;
  input reset2;
  input reset3;
  input reset4;
  input reset5;
  input reset6;
  input reset7;
  input reset8;
  input reset9;
  (* keep = 32'h00000001 *)
  (* hdlname = "a13 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a13 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a13 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a13 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a13 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a13 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a13 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a13 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:72.25-72.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a13.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a9 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a9 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a9 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a9 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a9 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a9 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a9 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a9 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:68.26-68.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a9.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a12 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a12 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a12 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a12 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a12 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a12 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a12 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a12 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:71.25-71.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a12.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a7 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a7 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a7 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a7 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a7 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a7 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a7 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a7 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:66.26-66.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a7.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a6 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a6 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a6 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a6 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a6 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a6 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a6 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a6 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:65.26-65.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a6.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a5 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a5 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a5 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a5 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a5 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a5 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a5 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a5 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:64.26-64.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a5.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a11 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a11 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a11 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a11 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a11 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a11 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a11 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a11 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:70.25-70.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a11.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a10 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a10 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a10 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a10 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a10 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a10 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a10 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a10 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:69.25-69.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a10.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a2 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a2 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a2 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a2 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a2 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a2 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a2 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a2 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:61.26-61.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a2.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a14 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a14 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a14 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a14 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a14 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a14 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a14 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a14 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:73.25-73.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a14.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a0 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a0 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a0 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a0 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a0 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a0 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a0 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a0 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:59.26-59.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a0.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a15 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a15 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a15 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a15 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a15 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a15 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a15 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a15 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:74.25-74.57|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a15.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a4 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a4 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a4 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a4 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a4 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a4 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a4 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a4 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:63.26-63.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a4.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a1 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a1 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a1 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a1 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a1 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a1 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a1 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a1 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:60.26-60.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a1.cnt_reg[0] ;
  wire \$abc$3126$li0_li0 ;
  wire \$abc$3126$li1_li1 ;
  wire \$abc$3126$li2_li2 ;
  wire \$abc$3126$li3_li3 ;
  wire \$abc$3126$li4_li4 ;
  wire \$abc$3126$li5_li5 ;
  wire \$abc$3126$li6_li6 ;
  wire \$abc$3126$li7_li7 ;
  wire \$abc$3157$li0_li0 ;
  wire \$abc$3157$li1_li1 ;
  wire \$abc$3157$li2_li2 ;
  wire \$abc$3157$li3_li3 ;
  wire \$abc$3157$li4_li4 ;
  wire \$abc$3157$li5_li5 ;
  wire \$abc$3157$li6_li6 ;
  wire \$abc$3157$li7_li7 ;
  wire \$abc$3188$li0_li0 ;
  wire \$abc$3188$li1_li1 ;
  wire \$abc$3188$li2_li2 ;
  wire \$abc$3188$li3_li3 ;
  wire \$abc$3188$li4_li4 ;
  wire \$abc$3188$li5_li5 ;
  wire \$abc$3188$li6_li6 ;
  wire \$abc$3188$li7_li7 ;
  wire \$abc$3219$li0_li0 ;
  wire \$abc$3219$li1_li1 ;
  wire \$abc$3219$li2_li2 ;
  wire \$abc$3219$li3_li3 ;
  wire \$abc$3219$li4_li4 ;
  wire \$abc$3219$li5_li5 ;
  wire \$abc$3219$li6_li6 ;
  wire \$abc$3219$li7_li7 ;
  wire \$abc$3250$li0_li0 ;
  wire \$abc$3250$li1_li1 ;
  wire \$abc$3250$li2_li2 ;
  wire \$abc$3250$li3_li3 ;
  wire \$abc$3250$li4_li4 ;
  wire \$abc$3250$li5_li5 ;
  wire \$abc$3250$li6_li6 ;
  wire \$abc$3250$li7_li7 ;
  wire \$abc$3281$li0_li0 ;
  wire \$abc$3281$li1_li1 ;
  wire \$abc$3281$li2_li2 ;
  wire \$abc$3281$li3_li3 ;
  wire \$abc$3281$li4_li4 ;
  wire \$abc$3281$li5_li5 ;
  wire \$abc$3281$li6_li6 ;
  wire \$abc$3281$li7_li7 ;
  wire \$abc$3312$li0_li0 ;
  wire \$abc$3312$li1_li1 ;
  wire \$abc$3312$li2_li2 ;
  wire \$abc$3312$li3_li3 ;
  wire \$abc$3312$li4_li4 ;
  wire \$abc$3312$li5_li5 ;
  wire \$abc$3312$li6_li6 ;
  wire \$abc$3312$li7_li7 ;
  wire \$abc$3343$li0_li0 ;
  wire \$abc$3343$li1_li1 ;
  wire \$abc$3343$li2_li2 ;
  wire \$abc$3343$li3_li3 ;
  wire \$abc$3343$li4_li4 ;
  wire \$abc$3343$li5_li5 ;
  wire \$abc$3343$li6_li6 ;
  wire \$abc$3343$li7_li7 ;
  wire \$abc$3374$li0_li0 ;
  wire \$abc$3374$li1_li1 ;
  wire \$abc$3374$li2_li2 ;
  wire \$abc$3374$li3_li3 ;
  wire \$abc$3374$li4_li4 ;
  wire \$abc$3374$li5_li5 ;
  wire \$abc$3374$li6_li6 ;
  wire \$abc$3374$li7_li7 ;
  wire \$abc$3405$li0_li0 ;
  wire \$abc$3405$li1_li1 ;
  wire \$abc$3405$li2_li2 ;
  wire \$abc$3405$li3_li3 ;
  wire \$abc$3405$li4_li4 ;
  wire \$abc$3405$li5_li5 ;
  wire \$abc$3405$li6_li6 ;
  wire \$abc$3405$li7_li7 ;
  wire \$abc$3436$li0_li0 ;
  wire \$abc$3436$li1_li1 ;
  wire \$abc$3436$li2_li2 ;
  wire \$abc$3436$li3_li3 ;
  wire \$abc$3436$li4_li4 ;
  wire \$abc$3436$li5_li5 ;
  wire \$abc$3436$li6_li6 ;
  wire \$abc$3436$li7_li7 ;
  wire \$abc$3467$li0_li0 ;
  wire \$abc$3467$li1_li1 ;
  wire \$abc$3467$li2_li2 ;
  wire \$abc$3467$li3_li3 ;
  wire \$abc$3467$li4_li4 ;
  wire \$abc$3467$li5_li5 ;
  wire \$abc$3467$li6_li6 ;
  wire \$abc$3467$li7_li7 ;
  wire \$abc$3498$li0_li0 ;
  wire \$abc$3498$li1_li1 ;
  wire \$abc$3498$li2_li2 ;
  wire \$abc$3498$li3_li3 ;
  wire \$abc$3498$li4_li4 ;
  wire \$abc$3498$li5_li5 ;
  wire \$abc$3498$li6_li6 ;
  wire \$abc$3498$li7_li7 ;
  wire \$abc$3529$li0_li0 ;
  wire \$abc$3529$li1_li1 ;
  wire \$abc$3529$li2_li2 ;
  wire \$abc$3529$li3_li3 ;
  wire \$abc$3529$li4_li4 ;
  wire \$abc$3529$li5_li5 ;
  wire \$abc$3529$li6_li6 ;
  wire \$abc$3529$li7_li7 ;
  wire \$abc$3560$li0_li0 ;
  wire \$abc$3560$li1_li1 ;
  wire \$abc$3560$li2_li2 ;
  wire \$abc$3560$li3_li3 ;
  wire \$abc$3560$li4_li4 ;
  wire \$abc$3560$li5_li5 ;
  wire \$abc$3560$li6_li6 ;
  wire \$abc$3560$li7_li7 ;
  wire \$abc$3591$li0_li0 ;
  wire \$abc$3591$li1_li1 ;
  wire \$abc$3591$li2_li2 ;
  wire \$abc$3591$li3_li3 ;
  wire \$abc$3591$li4_li4 ;
  wire \$abc$3591$li5_li5 ;
  wire \$abc$3591$li6_li6 ;
  wire \$abc$3591$li7_li7 ;
  wire \$abc$7707$new_new_n258__ ;
  wire \$abc$7707$new_new_n266__ ;
  wire \$abc$7707$new_new_n274__ ;
  wire \$abc$7707$new_new_n282__ ;
  wire \$abc$7707$new_new_n290__ ;
  wire \$abc$7707$new_new_n298__ ;
  wire \$abc$7707$new_new_n306__ ;
  wire \$abc$7707$new_new_n314__ ;
  wire \$abc$7707$new_new_n322__ ;
  wire \$abc$7707$new_new_n330__ ;
  wire \$abc$7707$new_new_n338__ ;
  wire \$abc$7707$new_new_n346__ ;
  wire \$abc$7707$new_new_n354__ ;
  wire \$abc$7707$new_new_n362__ ;
  wire \$abc$7707$new_new_n370__ ;
  wire \$abc$7707$new_new_n378__ ;
  wire \$auto$clkbufmap.cc:317:execute$7854 ;
  wire \$auto$clkbufmap.cc:317:execute$7857 ;
  wire \$auto$clkbufmap.cc:317:execute$7860 ;
  wire \$auto$clkbufmap.cc:317:execute$7863 ;
  wire \$auto$clkbufmap.cc:317:execute$7866 ;
  wire \$auto$clkbufmap.cc:317:execute$7869 ;
  wire \$auto$clkbufmap.cc:317:execute$7872 ;
  wire \$auto$clkbufmap.cc:317:execute$7875 ;
  wire \$auto$clkbufmap.cc:317:execute$7878 ;
  wire \$auto$clkbufmap.cc:317:execute$7881 ;
  wire \$auto$clkbufmap.cc:317:execute$7884 ;
  wire \$auto$clkbufmap.cc:317:execute$7887 ;
  wire \$auto$clkbufmap.cc:317:execute$7890 ;
  wire \$auto$clkbufmap.cc:317:execute$7893 ;
  wire \$auto$clkbufmap.cc:317:execute$7896 ;
  wire \$auto$clkbufmap.cc:317:execute$7899 ;
  wire \$iopadmap$design_clk_0 ;
  wire \$iopadmap$design_clk_1 ;
  wire \$iopadmap$design_clk_10 ;
  wire \$iopadmap$design_clk_11 ;
  wire \$iopadmap$design_clk_12 ;
  wire \$iopadmap$design_clk_13 ;
  wire \$iopadmap$design_clk_14 ;
  wire \$iopadmap$design_clk_15 ;
  wire \$iopadmap$design_clk_2 ;
  wire \$iopadmap$design_clk_3 ;
  wire \$iopadmap$design_clk_4 ;
  wire \$iopadmap$design_clk_5 ;
  wire \$iopadmap$design_clk_6 ;
  wire \$iopadmap$design_clk_7 ;
  wire \$iopadmap$design_clk_8 ;
  wire \$iopadmap$design_clk_9 ;
  wire \$iopadmap$reset0 ;
  wire \$iopadmap$reset1 ;
  wire \$iopadmap$reset10 ;
  wire \$iopadmap$reset11 ;
  wire \$iopadmap$reset12 ;
  wire \$iopadmap$reset13 ;
  wire \$iopadmap$reset14 ;
  wire \$iopadmap$reset15 ;
  wire \$iopadmap$reset2 ;
  wire \$iopadmap$reset3 ;
  wire \$iopadmap$reset4 ;
  wire \$iopadmap$reset5 ;
  wire \$iopadmap$reset6 ;
  wire \$iopadmap$reset7 ;
  wire \$iopadmap$reset8 ;
  wire \$iopadmap$reset9 ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a8 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a8 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a8 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a8 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a3 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a3 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a8 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a8 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a8 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a3 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a8 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:67.26-67.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a8.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a3 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a3 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a3 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a3 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "a3 cnt_reg" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:62.26-62.54|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:84.19-84.26" *)
  wire \a3.cnt_reg[4] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:40.27-40.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:40.27-40.31" *)
  wire [7:0] cnt0;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:41.27-41.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:41.27-41.31" *)
  wire [7:0] cnt1;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:50.27-50.32" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:50.27-50.32" *)
  wire [7:0] cnt10;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:51.27-51.32" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:51.27-51.32" *)
  wire [7:0] cnt11;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:52.27-52.32" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:52.27-52.32" *)
  wire [7:0] cnt12;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:53.27-53.32" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:53.27-53.32" *)
  wire [7:0] cnt13;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:54.27-54.32" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:54.27-54.32" *)
  wire [7:0] cnt14;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:55.27-55.32" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:55.27-55.32" *)
  wire [7:0] cnt15;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:42.27-42.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:42.27-42.31" *)
  wire [7:0] cnt2;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:43.27-43.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:43.27-43.31" *)
  wire [7:0] cnt3;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:44.27-44.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:44.27-44.31" *)
  wire [7:0] cnt4;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:45.27-45.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:45.27-45.31" *)
  wire [7:0] cnt5;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:46.27-46.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:46.27-46.31" *)
  wire [7:0] cnt6;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:47.27-47.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:47.27-47.31" *)
  wire [7:0] cnt7;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:48.27-48.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:48.27-48.31" *)
  wire [7:0] cnt8;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:49.27-49.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:49.27-49.31" *)
  wire [7:0] cnt9;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:24.17-24.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:24.17-24.29" *)
  wire design_clk_0;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:25.17-25.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:25.17-25.29" *)
  wire design_clk_1;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:34.17-34.30" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:34.17-34.30" *)
  wire design_clk_10;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:35.17-35.30" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:35.17-35.30" *)
  wire design_clk_11;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:36.17-36.30" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:36.17-36.30" *)
  wire design_clk_12;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:37.17-37.30" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:37.17-37.30" *)
  wire design_clk_13;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:38.17-38.30" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:38.17-38.30" *)
  wire design_clk_14;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:39.17-39.30" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:39.17-39.30" *)
  wire design_clk_15;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:26.17-26.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:26.17-26.29" *)
  wire design_clk_2;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:27.17-27.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:27.17-27.29" *)
  wire design_clk_3;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:28.17-28.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:28.17-28.29" *)
  wire design_clk_4;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:29.17-29.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:29.17-29.29" *)
  wire design_clk_5;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:30.17-30.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:30.17-30.29" *)
  wire design_clk_6;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:31.17-31.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:31.17-31.29" *)
  wire design_clk_7;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:32.17-32.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:32.17-32.29" *)
  wire design_clk_8;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:33.17-33.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:33.17-33.29" *)
  wire design_clk_9;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:8.17-8.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:8.17-8.23" *)
  wire reset0;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:9.17-9.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:9.17-9.23" *)
  wire reset1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:18.17-18.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:18.17-18.24" *)
  wire reset10;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:19.17-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:19.17-19.24" *)
  wire reset11;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:20.17-20.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:20.17-20.24" *)
  wire reset12;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:21.17-21.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:21.17-21.24" *)
  wire reset13;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:22.17-22.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:22.17-22.24" *)
  wire reset14;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:23.17-23.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:23.17-23.24" *)
  wire reset15;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:10.17-10.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:10.17-10.23" *)
  wire reset2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:11.17-11.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:11.17-11.23" *)
  wire reset3;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:12.17-12.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:12.17-12.23" *)
  wire reset4;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:13.17-13.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:13.17-13.23" *)
  wire reset5;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:14.17-14.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:14.17-14.23" *)
  wire reset6;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:15.17-15.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:15.17-15.23" *)
  wire reset7;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:16.17-16.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:16.17-16.23" *)
  wire reset8;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:17.17-17.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/./rtl/multi_clocks.v:17.17-17.23" *)
  wire reset9;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3126$auto$blifparse.cc:377:parse_blif$3127  (
    .C(\$auto$clkbufmap.cc:317:execute$7854 ),
    .D(\$abc$3126$li0_li0 ),
    .E(1'h1),
    .Q(\a0.cnt_reg[0] ),
    .R(\$iopadmap$reset0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3126$auto$blifparse.cc:377:parse_blif$3128  (
    .C(\$auto$clkbufmap.cc:317:execute$7854 ),
    .D(\$abc$3126$li1_li1 ),
    .E(1'h1),
    .Q(\a0.cnt_reg[1] ),
    .R(\$iopadmap$reset0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3126$auto$blifparse.cc:377:parse_blif$3129  (
    .C(\$auto$clkbufmap.cc:317:execute$7854 ),
    .D(\$abc$3126$li2_li2 ),
    .E(1'h1),
    .Q(\a0.cnt_reg[2] ),
    .R(\$iopadmap$reset0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3126$auto$blifparse.cc:377:parse_blif$3130  (
    .C(\$auto$clkbufmap.cc:317:execute$7854 ),
    .D(\$abc$3126$li3_li3 ),
    .E(1'h1),
    .Q(\a0.cnt_reg[3] ),
    .R(\$iopadmap$reset0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3126$auto$blifparse.cc:377:parse_blif$3131  (
    .C(\$auto$clkbufmap.cc:317:execute$7854 ),
    .D(\$abc$3126$li4_li4 ),
    .E(1'h1),
    .Q(\a0.cnt_reg[4] ),
    .R(\$iopadmap$reset0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3126$auto$blifparse.cc:377:parse_blif$3132  (
    .C(\$auto$clkbufmap.cc:317:execute$7854 ),
    .D(\$abc$3126$li5_li5 ),
    .E(1'h1),
    .Q(\a0.cnt_reg[5] ),
    .R(\$iopadmap$reset0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3126$auto$blifparse.cc:377:parse_blif$3133  (
    .C(\$auto$clkbufmap.cc:317:execute$7854 ),
    .D(\$abc$3126$li6_li6 ),
    .E(1'h1),
    .Q(\a0.cnt_reg[6] ),
    .R(\$iopadmap$reset0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3126$auto$blifparse.cc:377:parse_blif$3134  (
    .C(\$auto$clkbufmap.cc:317:execute$7854 ),
    .D(\$abc$3126$li7_li7 ),
    .E(1'h1),
    .Q(\a0.cnt_reg[7] ),
    .R(\$iopadmap$reset0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3157$auto$blifparse.cc:377:parse_blif$3158  (
    .C(\$auto$clkbufmap.cc:317:execute$7857 ),
    .D(\$abc$3157$li0_li0 ),
    .E(1'h1),
    .Q(\a1.cnt_reg[0] ),
    .R(\$iopadmap$reset1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3157$auto$blifparse.cc:377:parse_blif$3159  (
    .C(\$auto$clkbufmap.cc:317:execute$7857 ),
    .D(\$abc$3157$li1_li1 ),
    .E(1'h1),
    .Q(\a1.cnt_reg[1] ),
    .R(\$iopadmap$reset1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3157$auto$blifparse.cc:377:parse_blif$3160  (
    .C(\$auto$clkbufmap.cc:317:execute$7857 ),
    .D(\$abc$3157$li2_li2 ),
    .E(1'h1),
    .Q(\a1.cnt_reg[2] ),
    .R(\$iopadmap$reset1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3157$auto$blifparse.cc:377:parse_blif$3161  (
    .C(\$auto$clkbufmap.cc:317:execute$7857 ),
    .D(\$abc$3157$li3_li3 ),
    .E(1'h1),
    .Q(\a1.cnt_reg[3] ),
    .R(\$iopadmap$reset1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3157$auto$blifparse.cc:377:parse_blif$3162  (
    .C(\$auto$clkbufmap.cc:317:execute$7857 ),
    .D(\$abc$3157$li4_li4 ),
    .E(1'h1),
    .Q(\a1.cnt_reg[4] ),
    .R(\$iopadmap$reset1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3157$auto$blifparse.cc:377:parse_blif$3163  (
    .C(\$auto$clkbufmap.cc:317:execute$7857 ),
    .D(\$abc$3157$li5_li5 ),
    .E(1'h1),
    .Q(\a1.cnt_reg[5] ),
    .R(\$iopadmap$reset1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3157$auto$blifparse.cc:377:parse_blif$3164  (
    .C(\$auto$clkbufmap.cc:317:execute$7857 ),
    .D(\$abc$3157$li6_li6 ),
    .E(1'h1),
    .Q(\a1.cnt_reg[6] ),
    .R(\$iopadmap$reset1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3157$auto$blifparse.cc:377:parse_blif$3165  (
    .C(\$auto$clkbufmap.cc:317:execute$7857 ),
    .D(\$abc$3157$li7_li7 ),
    .E(1'h1),
    .Q(\a1.cnt_reg[7] ),
    .R(\$iopadmap$reset1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3188$auto$blifparse.cc:377:parse_blif$3189  (
    .C(\$auto$clkbufmap.cc:317:execute$7860 ),
    .D(\$abc$3188$li0_li0 ),
    .E(1'h1),
    .Q(\a10.cnt_reg[0] ),
    .R(\$iopadmap$reset10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3188$auto$blifparse.cc:377:parse_blif$3190  (
    .C(\$auto$clkbufmap.cc:317:execute$7860 ),
    .D(\$abc$3188$li1_li1 ),
    .E(1'h1),
    .Q(\a10.cnt_reg[1] ),
    .R(\$iopadmap$reset10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3188$auto$blifparse.cc:377:parse_blif$3191  (
    .C(\$auto$clkbufmap.cc:317:execute$7860 ),
    .D(\$abc$3188$li2_li2 ),
    .E(1'h1),
    .Q(\a10.cnt_reg[2] ),
    .R(\$iopadmap$reset10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3188$auto$blifparse.cc:377:parse_blif$3192  (
    .C(\$auto$clkbufmap.cc:317:execute$7860 ),
    .D(\$abc$3188$li3_li3 ),
    .E(1'h1),
    .Q(\a10.cnt_reg[3] ),
    .R(\$iopadmap$reset10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3188$auto$blifparse.cc:377:parse_blif$3193  (
    .C(\$auto$clkbufmap.cc:317:execute$7860 ),
    .D(\$abc$3188$li4_li4 ),
    .E(1'h1),
    .Q(\a10.cnt_reg[4] ),
    .R(\$iopadmap$reset10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3188$auto$blifparse.cc:377:parse_blif$3194  (
    .C(\$auto$clkbufmap.cc:317:execute$7860 ),
    .D(\$abc$3188$li5_li5 ),
    .E(1'h1),
    .Q(\a10.cnt_reg[5] ),
    .R(\$iopadmap$reset10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3188$auto$blifparse.cc:377:parse_blif$3195  (
    .C(\$auto$clkbufmap.cc:317:execute$7860 ),
    .D(\$abc$3188$li6_li6 ),
    .E(1'h1),
    .Q(\a10.cnt_reg[6] ),
    .R(\$iopadmap$reset10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3188$auto$blifparse.cc:377:parse_blif$3196  (
    .C(\$auto$clkbufmap.cc:317:execute$7860 ),
    .D(\$abc$3188$li7_li7 ),
    .E(1'h1),
    .Q(\a10.cnt_reg[7] ),
    .R(\$iopadmap$reset10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3219$auto$blifparse.cc:377:parse_blif$3220  (
    .C(\$auto$clkbufmap.cc:317:execute$7863 ),
    .D(\$abc$3219$li0_li0 ),
    .E(1'h1),
    .Q(\a11.cnt_reg[0] ),
    .R(\$iopadmap$reset11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3219$auto$blifparse.cc:377:parse_blif$3221  (
    .C(\$auto$clkbufmap.cc:317:execute$7863 ),
    .D(\$abc$3219$li1_li1 ),
    .E(1'h1),
    .Q(\a11.cnt_reg[1] ),
    .R(\$iopadmap$reset11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3219$auto$blifparse.cc:377:parse_blif$3222  (
    .C(\$auto$clkbufmap.cc:317:execute$7863 ),
    .D(\$abc$3219$li2_li2 ),
    .E(1'h1),
    .Q(\a11.cnt_reg[2] ),
    .R(\$iopadmap$reset11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3219$auto$blifparse.cc:377:parse_blif$3223  (
    .C(\$auto$clkbufmap.cc:317:execute$7863 ),
    .D(\$abc$3219$li3_li3 ),
    .E(1'h1),
    .Q(\a11.cnt_reg[3] ),
    .R(\$iopadmap$reset11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3219$auto$blifparse.cc:377:parse_blif$3224  (
    .C(\$auto$clkbufmap.cc:317:execute$7863 ),
    .D(\$abc$3219$li4_li4 ),
    .E(1'h1),
    .Q(\a11.cnt_reg[4] ),
    .R(\$iopadmap$reset11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3219$auto$blifparse.cc:377:parse_blif$3225  (
    .C(\$auto$clkbufmap.cc:317:execute$7863 ),
    .D(\$abc$3219$li5_li5 ),
    .E(1'h1),
    .Q(\a11.cnt_reg[5] ),
    .R(\$iopadmap$reset11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3219$auto$blifparse.cc:377:parse_blif$3226  (
    .C(\$auto$clkbufmap.cc:317:execute$7863 ),
    .D(\$abc$3219$li6_li6 ),
    .E(1'h1),
    .Q(\a11.cnt_reg[6] ),
    .R(\$iopadmap$reset11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3219$auto$blifparse.cc:377:parse_blif$3227  (
    .C(\$auto$clkbufmap.cc:317:execute$7863 ),
    .D(\$abc$3219$li7_li7 ),
    .E(1'h1),
    .Q(\a11.cnt_reg[7] ),
    .R(\$iopadmap$reset11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3250$auto$blifparse.cc:377:parse_blif$3251  (
    .C(\$auto$clkbufmap.cc:317:execute$7866 ),
    .D(\$abc$3250$li0_li0 ),
    .E(1'h1),
    .Q(\a12.cnt_reg[0] ),
    .R(\$iopadmap$reset12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3250$auto$blifparse.cc:377:parse_blif$3252  (
    .C(\$auto$clkbufmap.cc:317:execute$7866 ),
    .D(\$abc$3250$li1_li1 ),
    .E(1'h1),
    .Q(\a12.cnt_reg[1] ),
    .R(\$iopadmap$reset12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3250$auto$blifparse.cc:377:parse_blif$3253  (
    .C(\$auto$clkbufmap.cc:317:execute$7866 ),
    .D(\$abc$3250$li2_li2 ),
    .E(1'h1),
    .Q(\a12.cnt_reg[2] ),
    .R(\$iopadmap$reset12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3250$auto$blifparse.cc:377:parse_blif$3254  (
    .C(\$auto$clkbufmap.cc:317:execute$7866 ),
    .D(\$abc$3250$li3_li3 ),
    .E(1'h1),
    .Q(\a12.cnt_reg[3] ),
    .R(\$iopadmap$reset12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3250$auto$blifparse.cc:377:parse_blif$3255  (
    .C(\$auto$clkbufmap.cc:317:execute$7866 ),
    .D(\$abc$3250$li4_li4 ),
    .E(1'h1),
    .Q(\a12.cnt_reg[4] ),
    .R(\$iopadmap$reset12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3250$auto$blifparse.cc:377:parse_blif$3256  (
    .C(\$auto$clkbufmap.cc:317:execute$7866 ),
    .D(\$abc$3250$li5_li5 ),
    .E(1'h1),
    .Q(\a12.cnt_reg[5] ),
    .R(\$iopadmap$reset12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3250$auto$blifparse.cc:377:parse_blif$3257  (
    .C(\$auto$clkbufmap.cc:317:execute$7866 ),
    .D(\$abc$3250$li6_li6 ),
    .E(1'h1),
    .Q(\a12.cnt_reg[6] ),
    .R(\$iopadmap$reset12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3250$auto$blifparse.cc:377:parse_blif$3258  (
    .C(\$auto$clkbufmap.cc:317:execute$7866 ),
    .D(\$abc$3250$li7_li7 ),
    .E(1'h1),
    .Q(\a12.cnt_reg[7] ),
    .R(\$iopadmap$reset12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3281$auto$blifparse.cc:377:parse_blif$3282  (
    .C(\$auto$clkbufmap.cc:317:execute$7869 ),
    .D(\$abc$3281$li0_li0 ),
    .E(1'h1),
    .Q(\a13.cnt_reg[0] ),
    .R(\$iopadmap$reset13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3281$auto$blifparse.cc:377:parse_blif$3283  (
    .C(\$auto$clkbufmap.cc:317:execute$7869 ),
    .D(\$abc$3281$li1_li1 ),
    .E(1'h1),
    .Q(\a13.cnt_reg[1] ),
    .R(\$iopadmap$reset13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3281$auto$blifparse.cc:377:parse_blif$3284  (
    .C(\$auto$clkbufmap.cc:317:execute$7869 ),
    .D(\$abc$3281$li2_li2 ),
    .E(1'h1),
    .Q(\a13.cnt_reg[2] ),
    .R(\$iopadmap$reset13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3281$auto$blifparse.cc:377:parse_blif$3285  (
    .C(\$auto$clkbufmap.cc:317:execute$7869 ),
    .D(\$abc$3281$li3_li3 ),
    .E(1'h1),
    .Q(\a13.cnt_reg[3] ),
    .R(\$iopadmap$reset13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3281$auto$blifparse.cc:377:parse_blif$3286  (
    .C(\$auto$clkbufmap.cc:317:execute$7869 ),
    .D(\$abc$3281$li4_li4 ),
    .E(1'h1),
    .Q(\a13.cnt_reg[4] ),
    .R(\$iopadmap$reset13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3281$auto$blifparse.cc:377:parse_blif$3287  (
    .C(\$auto$clkbufmap.cc:317:execute$7869 ),
    .D(\$abc$3281$li5_li5 ),
    .E(1'h1),
    .Q(\a13.cnt_reg[5] ),
    .R(\$iopadmap$reset13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3281$auto$blifparse.cc:377:parse_blif$3288  (
    .C(\$auto$clkbufmap.cc:317:execute$7869 ),
    .D(\$abc$3281$li6_li6 ),
    .E(1'h1),
    .Q(\a13.cnt_reg[6] ),
    .R(\$iopadmap$reset13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3281$auto$blifparse.cc:377:parse_blif$3289  (
    .C(\$auto$clkbufmap.cc:317:execute$7869 ),
    .D(\$abc$3281$li7_li7 ),
    .E(1'h1),
    .Q(\a13.cnt_reg[7] ),
    .R(\$iopadmap$reset13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3312$auto$blifparse.cc:377:parse_blif$3313  (
    .C(\$auto$clkbufmap.cc:317:execute$7872 ),
    .D(\$abc$3312$li0_li0 ),
    .E(1'h1),
    .Q(\a14.cnt_reg[0] ),
    .R(\$iopadmap$reset14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3312$auto$blifparse.cc:377:parse_blif$3314  (
    .C(\$auto$clkbufmap.cc:317:execute$7872 ),
    .D(\$abc$3312$li1_li1 ),
    .E(1'h1),
    .Q(\a14.cnt_reg[1] ),
    .R(\$iopadmap$reset14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3312$auto$blifparse.cc:377:parse_blif$3315  (
    .C(\$auto$clkbufmap.cc:317:execute$7872 ),
    .D(\$abc$3312$li2_li2 ),
    .E(1'h1),
    .Q(\a14.cnt_reg[2] ),
    .R(\$iopadmap$reset14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3312$auto$blifparse.cc:377:parse_blif$3316  (
    .C(\$auto$clkbufmap.cc:317:execute$7872 ),
    .D(\$abc$3312$li3_li3 ),
    .E(1'h1),
    .Q(\a14.cnt_reg[3] ),
    .R(\$iopadmap$reset14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3312$auto$blifparse.cc:377:parse_blif$3317  (
    .C(\$auto$clkbufmap.cc:317:execute$7872 ),
    .D(\$abc$3312$li4_li4 ),
    .E(1'h1),
    .Q(\a14.cnt_reg[4] ),
    .R(\$iopadmap$reset14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3312$auto$blifparse.cc:377:parse_blif$3318  (
    .C(\$auto$clkbufmap.cc:317:execute$7872 ),
    .D(\$abc$3312$li5_li5 ),
    .E(1'h1),
    .Q(\a14.cnt_reg[5] ),
    .R(\$iopadmap$reset14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3312$auto$blifparse.cc:377:parse_blif$3319  (
    .C(\$auto$clkbufmap.cc:317:execute$7872 ),
    .D(\$abc$3312$li6_li6 ),
    .E(1'h1),
    .Q(\a14.cnt_reg[6] ),
    .R(\$iopadmap$reset14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3312$auto$blifparse.cc:377:parse_blif$3320  (
    .C(\$auto$clkbufmap.cc:317:execute$7872 ),
    .D(\$abc$3312$li7_li7 ),
    .E(1'h1),
    .Q(\a14.cnt_reg[7] ),
    .R(\$iopadmap$reset14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3343$auto$blifparse.cc:377:parse_blif$3344  (
    .C(\$auto$clkbufmap.cc:317:execute$7875 ),
    .D(\$abc$3343$li0_li0 ),
    .E(1'h1),
    .Q(\a15.cnt_reg[0] ),
    .R(\$iopadmap$reset15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3343$auto$blifparse.cc:377:parse_blif$3345  (
    .C(\$auto$clkbufmap.cc:317:execute$7875 ),
    .D(\$abc$3343$li1_li1 ),
    .E(1'h1),
    .Q(\a15.cnt_reg[1] ),
    .R(\$iopadmap$reset15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3343$auto$blifparse.cc:377:parse_blif$3346  (
    .C(\$auto$clkbufmap.cc:317:execute$7875 ),
    .D(\$abc$3343$li2_li2 ),
    .E(1'h1),
    .Q(\a15.cnt_reg[2] ),
    .R(\$iopadmap$reset15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3343$auto$blifparse.cc:377:parse_blif$3347  (
    .C(\$auto$clkbufmap.cc:317:execute$7875 ),
    .D(\$abc$3343$li3_li3 ),
    .E(1'h1),
    .Q(\a15.cnt_reg[3] ),
    .R(\$iopadmap$reset15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3343$auto$blifparse.cc:377:parse_blif$3348  (
    .C(\$auto$clkbufmap.cc:317:execute$7875 ),
    .D(\$abc$3343$li4_li4 ),
    .E(1'h1),
    .Q(\a15.cnt_reg[4] ),
    .R(\$iopadmap$reset15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3343$auto$blifparse.cc:377:parse_blif$3349  (
    .C(\$auto$clkbufmap.cc:317:execute$7875 ),
    .D(\$abc$3343$li5_li5 ),
    .E(1'h1),
    .Q(\a15.cnt_reg[5] ),
    .R(\$iopadmap$reset15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3343$auto$blifparse.cc:377:parse_blif$3350  (
    .C(\$auto$clkbufmap.cc:317:execute$7875 ),
    .D(\$abc$3343$li6_li6 ),
    .E(1'h1),
    .Q(\a15.cnt_reg[6] ),
    .R(\$iopadmap$reset15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3343$auto$blifparse.cc:377:parse_blif$3351  (
    .C(\$auto$clkbufmap.cc:317:execute$7875 ),
    .D(\$abc$3343$li7_li7 ),
    .E(1'h1),
    .Q(\a15.cnt_reg[7] ),
    .R(\$iopadmap$reset15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3374$auto$blifparse.cc:377:parse_blif$3375  (
    .C(\$auto$clkbufmap.cc:317:execute$7878 ),
    .D(\$abc$3374$li0_li0 ),
    .E(1'h1),
    .Q(\a2.cnt_reg[0] ),
    .R(\$iopadmap$reset2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3374$auto$blifparse.cc:377:parse_blif$3376  (
    .C(\$auto$clkbufmap.cc:317:execute$7878 ),
    .D(\$abc$3374$li1_li1 ),
    .E(1'h1),
    .Q(\a2.cnt_reg[1] ),
    .R(\$iopadmap$reset2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3374$auto$blifparse.cc:377:parse_blif$3377  (
    .C(\$auto$clkbufmap.cc:317:execute$7878 ),
    .D(\$abc$3374$li2_li2 ),
    .E(1'h1),
    .Q(\a2.cnt_reg[2] ),
    .R(\$iopadmap$reset2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3374$auto$blifparse.cc:377:parse_blif$3378  (
    .C(\$auto$clkbufmap.cc:317:execute$7878 ),
    .D(\$abc$3374$li3_li3 ),
    .E(1'h1),
    .Q(\a2.cnt_reg[3] ),
    .R(\$iopadmap$reset2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3374$auto$blifparse.cc:377:parse_blif$3379  (
    .C(\$auto$clkbufmap.cc:317:execute$7878 ),
    .D(\$abc$3374$li4_li4 ),
    .E(1'h1),
    .Q(\a2.cnt_reg[4] ),
    .R(\$iopadmap$reset2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3374$auto$blifparse.cc:377:parse_blif$3380  (
    .C(\$auto$clkbufmap.cc:317:execute$7878 ),
    .D(\$abc$3374$li5_li5 ),
    .E(1'h1),
    .Q(\a2.cnt_reg[5] ),
    .R(\$iopadmap$reset2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3374$auto$blifparse.cc:377:parse_blif$3381  (
    .C(\$auto$clkbufmap.cc:317:execute$7878 ),
    .D(\$abc$3374$li6_li6 ),
    .E(1'h1),
    .Q(\a2.cnt_reg[6] ),
    .R(\$iopadmap$reset2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3374$auto$blifparse.cc:377:parse_blif$3382  (
    .C(\$auto$clkbufmap.cc:317:execute$7878 ),
    .D(\$abc$3374$li7_li7 ),
    .E(1'h1),
    .Q(\a2.cnt_reg[7] ),
    .R(\$iopadmap$reset2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3405$auto$blifparse.cc:377:parse_blif$3406  (
    .C(\$auto$clkbufmap.cc:317:execute$7881 ),
    .D(\$abc$3405$li0_li0 ),
    .E(1'h1),
    .Q(\a3.cnt_reg[0] ),
    .R(\$iopadmap$reset3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3405$auto$blifparse.cc:377:parse_blif$3407  (
    .C(\$auto$clkbufmap.cc:317:execute$7881 ),
    .D(\$abc$3405$li1_li1 ),
    .E(1'h1),
    .Q(\a3.cnt_reg[1] ),
    .R(\$iopadmap$reset3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3405$auto$blifparse.cc:377:parse_blif$3408  (
    .C(\$auto$clkbufmap.cc:317:execute$7881 ),
    .D(\$abc$3405$li2_li2 ),
    .E(1'h1),
    .Q(\a3.cnt_reg[2] ),
    .R(\$iopadmap$reset3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3405$auto$blifparse.cc:377:parse_blif$3409  (
    .C(\$auto$clkbufmap.cc:317:execute$7881 ),
    .D(\$abc$3405$li3_li3 ),
    .E(1'h1),
    .Q(\a3.cnt_reg[3] ),
    .R(\$iopadmap$reset3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3405$auto$blifparse.cc:377:parse_blif$3410  (
    .C(\$auto$clkbufmap.cc:317:execute$7881 ),
    .D(\$abc$3405$li4_li4 ),
    .E(1'h1),
    .Q(\a3.cnt_reg[4] ),
    .R(\$iopadmap$reset3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3405$auto$blifparse.cc:377:parse_blif$3411  (
    .C(\$auto$clkbufmap.cc:317:execute$7881 ),
    .D(\$abc$3405$li5_li5 ),
    .E(1'h1),
    .Q(\a3.cnt_reg[5] ),
    .R(\$iopadmap$reset3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3405$auto$blifparse.cc:377:parse_blif$3412  (
    .C(\$auto$clkbufmap.cc:317:execute$7881 ),
    .D(\$abc$3405$li6_li6 ),
    .E(1'h1),
    .Q(\a3.cnt_reg[6] ),
    .R(\$iopadmap$reset3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3405$auto$blifparse.cc:377:parse_blif$3413  (
    .C(\$auto$clkbufmap.cc:317:execute$7881 ),
    .D(\$abc$3405$li7_li7 ),
    .E(1'h1),
    .Q(\a3.cnt_reg[7] ),
    .R(\$iopadmap$reset3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3436$auto$blifparse.cc:377:parse_blif$3437  (
    .C(\$auto$clkbufmap.cc:317:execute$7884 ),
    .D(\$abc$3436$li0_li0 ),
    .E(1'h1),
    .Q(\a4.cnt_reg[0] ),
    .R(\$iopadmap$reset4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3436$auto$blifparse.cc:377:parse_blif$3438  (
    .C(\$auto$clkbufmap.cc:317:execute$7884 ),
    .D(\$abc$3436$li1_li1 ),
    .E(1'h1),
    .Q(\a4.cnt_reg[1] ),
    .R(\$iopadmap$reset4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3436$auto$blifparse.cc:377:parse_blif$3439  (
    .C(\$auto$clkbufmap.cc:317:execute$7884 ),
    .D(\$abc$3436$li2_li2 ),
    .E(1'h1),
    .Q(\a4.cnt_reg[2] ),
    .R(\$iopadmap$reset4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3436$auto$blifparse.cc:377:parse_blif$3440  (
    .C(\$auto$clkbufmap.cc:317:execute$7884 ),
    .D(\$abc$3436$li3_li3 ),
    .E(1'h1),
    .Q(\a4.cnt_reg[3] ),
    .R(\$iopadmap$reset4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3436$auto$blifparse.cc:377:parse_blif$3441  (
    .C(\$auto$clkbufmap.cc:317:execute$7884 ),
    .D(\$abc$3436$li4_li4 ),
    .E(1'h1),
    .Q(\a4.cnt_reg[4] ),
    .R(\$iopadmap$reset4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3436$auto$blifparse.cc:377:parse_blif$3442  (
    .C(\$auto$clkbufmap.cc:317:execute$7884 ),
    .D(\$abc$3436$li5_li5 ),
    .E(1'h1),
    .Q(\a4.cnt_reg[5] ),
    .R(\$iopadmap$reset4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3436$auto$blifparse.cc:377:parse_blif$3443  (
    .C(\$auto$clkbufmap.cc:317:execute$7884 ),
    .D(\$abc$3436$li6_li6 ),
    .E(1'h1),
    .Q(\a4.cnt_reg[6] ),
    .R(\$iopadmap$reset4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3436$auto$blifparse.cc:377:parse_blif$3444  (
    .C(\$auto$clkbufmap.cc:317:execute$7884 ),
    .D(\$abc$3436$li7_li7 ),
    .E(1'h1),
    .Q(\a4.cnt_reg[7] ),
    .R(\$iopadmap$reset4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3467$auto$blifparse.cc:377:parse_blif$3468  (
    .C(\$auto$clkbufmap.cc:317:execute$7887 ),
    .D(\$abc$3467$li0_li0 ),
    .E(1'h1),
    .Q(\a5.cnt_reg[0] ),
    .R(\$iopadmap$reset5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3467$auto$blifparse.cc:377:parse_blif$3469  (
    .C(\$auto$clkbufmap.cc:317:execute$7887 ),
    .D(\$abc$3467$li1_li1 ),
    .E(1'h1),
    .Q(\a5.cnt_reg[1] ),
    .R(\$iopadmap$reset5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3467$auto$blifparse.cc:377:parse_blif$3470  (
    .C(\$auto$clkbufmap.cc:317:execute$7887 ),
    .D(\$abc$3467$li2_li2 ),
    .E(1'h1),
    .Q(\a5.cnt_reg[2] ),
    .R(\$iopadmap$reset5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3467$auto$blifparse.cc:377:parse_blif$3471  (
    .C(\$auto$clkbufmap.cc:317:execute$7887 ),
    .D(\$abc$3467$li3_li3 ),
    .E(1'h1),
    .Q(\a5.cnt_reg[3] ),
    .R(\$iopadmap$reset5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3467$auto$blifparse.cc:377:parse_blif$3472  (
    .C(\$auto$clkbufmap.cc:317:execute$7887 ),
    .D(\$abc$3467$li4_li4 ),
    .E(1'h1),
    .Q(\a5.cnt_reg[4] ),
    .R(\$iopadmap$reset5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3467$auto$blifparse.cc:377:parse_blif$3473  (
    .C(\$auto$clkbufmap.cc:317:execute$7887 ),
    .D(\$abc$3467$li5_li5 ),
    .E(1'h1),
    .Q(\a5.cnt_reg[5] ),
    .R(\$iopadmap$reset5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3467$auto$blifparse.cc:377:parse_blif$3474  (
    .C(\$auto$clkbufmap.cc:317:execute$7887 ),
    .D(\$abc$3467$li6_li6 ),
    .E(1'h1),
    .Q(\a5.cnt_reg[6] ),
    .R(\$iopadmap$reset5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3467$auto$blifparse.cc:377:parse_blif$3475  (
    .C(\$auto$clkbufmap.cc:317:execute$7887 ),
    .D(\$abc$3467$li7_li7 ),
    .E(1'h1),
    .Q(\a5.cnt_reg[7] ),
    .R(\$iopadmap$reset5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3498$auto$blifparse.cc:377:parse_blif$3499  (
    .C(\$auto$clkbufmap.cc:317:execute$7890 ),
    .D(\$abc$3498$li0_li0 ),
    .E(1'h1),
    .Q(\a6.cnt_reg[0] ),
    .R(\$iopadmap$reset6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3498$auto$blifparse.cc:377:parse_blif$3500  (
    .C(\$auto$clkbufmap.cc:317:execute$7890 ),
    .D(\$abc$3498$li1_li1 ),
    .E(1'h1),
    .Q(\a6.cnt_reg[1] ),
    .R(\$iopadmap$reset6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3498$auto$blifparse.cc:377:parse_blif$3501  (
    .C(\$auto$clkbufmap.cc:317:execute$7890 ),
    .D(\$abc$3498$li2_li2 ),
    .E(1'h1),
    .Q(\a6.cnt_reg[2] ),
    .R(\$iopadmap$reset6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3498$auto$blifparse.cc:377:parse_blif$3502  (
    .C(\$auto$clkbufmap.cc:317:execute$7890 ),
    .D(\$abc$3498$li3_li3 ),
    .E(1'h1),
    .Q(\a6.cnt_reg[3] ),
    .R(\$iopadmap$reset6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3498$auto$blifparse.cc:377:parse_blif$3503  (
    .C(\$auto$clkbufmap.cc:317:execute$7890 ),
    .D(\$abc$3498$li4_li4 ),
    .E(1'h1),
    .Q(\a6.cnt_reg[4] ),
    .R(\$iopadmap$reset6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3498$auto$blifparse.cc:377:parse_blif$3504  (
    .C(\$auto$clkbufmap.cc:317:execute$7890 ),
    .D(\$abc$3498$li5_li5 ),
    .E(1'h1),
    .Q(\a6.cnt_reg[5] ),
    .R(\$iopadmap$reset6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3498$auto$blifparse.cc:377:parse_blif$3505  (
    .C(\$auto$clkbufmap.cc:317:execute$7890 ),
    .D(\$abc$3498$li6_li6 ),
    .E(1'h1),
    .Q(\a6.cnt_reg[6] ),
    .R(\$iopadmap$reset6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3498$auto$blifparse.cc:377:parse_blif$3506  (
    .C(\$auto$clkbufmap.cc:317:execute$7890 ),
    .D(\$abc$3498$li7_li7 ),
    .E(1'h1),
    .Q(\a6.cnt_reg[7] ),
    .R(\$iopadmap$reset6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3529$auto$blifparse.cc:377:parse_blif$3530  (
    .C(\$auto$clkbufmap.cc:317:execute$7893 ),
    .D(\$abc$3529$li0_li0 ),
    .E(1'h1),
    .Q(\a7.cnt_reg[0] ),
    .R(\$iopadmap$reset7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3529$auto$blifparse.cc:377:parse_blif$3531  (
    .C(\$auto$clkbufmap.cc:317:execute$7893 ),
    .D(\$abc$3529$li1_li1 ),
    .E(1'h1),
    .Q(\a7.cnt_reg[1] ),
    .R(\$iopadmap$reset7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3529$auto$blifparse.cc:377:parse_blif$3532  (
    .C(\$auto$clkbufmap.cc:317:execute$7893 ),
    .D(\$abc$3529$li2_li2 ),
    .E(1'h1),
    .Q(\a7.cnt_reg[2] ),
    .R(\$iopadmap$reset7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3529$auto$blifparse.cc:377:parse_blif$3533  (
    .C(\$auto$clkbufmap.cc:317:execute$7893 ),
    .D(\$abc$3529$li3_li3 ),
    .E(1'h1),
    .Q(\a7.cnt_reg[3] ),
    .R(\$iopadmap$reset7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3529$auto$blifparse.cc:377:parse_blif$3534  (
    .C(\$auto$clkbufmap.cc:317:execute$7893 ),
    .D(\$abc$3529$li4_li4 ),
    .E(1'h1),
    .Q(\a7.cnt_reg[4] ),
    .R(\$iopadmap$reset7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3529$auto$blifparse.cc:377:parse_blif$3535  (
    .C(\$auto$clkbufmap.cc:317:execute$7893 ),
    .D(\$abc$3529$li5_li5 ),
    .E(1'h1),
    .Q(\a7.cnt_reg[5] ),
    .R(\$iopadmap$reset7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3529$auto$blifparse.cc:377:parse_blif$3536  (
    .C(\$auto$clkbufmap.cc:317:execute$7893 ),
    .D(\$abc$3529$li6_li6 ),
    .E(1'h1),
    .Q(\a7.cnt_reg[6] ),
    .R(\$iopadmap$reset7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3529$auto$blifparse.cc:377:parse_blif$3537  (
    .C(\$auto$clkbufmap.cc:317:execute$7893 ),
    .D(\$abc$3529$li7_li7 ),
    .E(1'h1),
    .Q(\a7.cnt_reg[7] ),
    .R(\$iopadmap$reset7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3560$auto$blifparse.cc:377:parse_blif$3561  (
    .C(\$auto$clkbufmap.cc:317:execute$7896 ),
    .D(\$abc$3560$li0_li0 ),
    .E(1'h1),
    .Q(\a8.cnt_reg[0] ),
    .R(\$iopadmap$reset8 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3560$auto$blifparse.cc:377:parse_blif$3562  (
    .C(\$auto$clkbufmap.cc:317:execute$7896 ),
    .D(\$abc$3560$li1_li1 ),
    .E(1'h1),
    .Q(\a8.cnt_reg[1] ),
    .R(\$iopadmap$reset8 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3560$auto$blifparse.cc:377:parse_blif$3563  (
    .C(\$auto$clkbufmap.cc:317:execute$7896 ),
    .D(\$abc$3560$li2_li2 ),
    .E(1'h1),
    .Q(\a8.cnt_reg[2] ),
    .R(\$iopadmap$reset8 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3560$auto$blifparse.cc:377:parse_blif$3564  (
    .C(\$auto$clkbufmap.cc:317:execute$7896 ),
    .D(\$abc$3560$li3_li3 ),
    .E(1'h1),
    .Q(\a8.cnt_reg[3] ),
    .R(\$iopadmap$reset8 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3560$auto$blifparse.cc:377:parse_blif$3565  (
    .C(\$auto$clkbufmap.cc:317:execute$7896 ),
    .D(\$abc$3560$li4_li4 ),
    .E(1'h1),
    .Q(\a8.cnt_reg[4] ),
    .R(\$iopadmap$reset8 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3560$auto$blifparse.cc:377:parse_blif$3566  (
    .C(\$auto$clkbufmap.cc:317:execute$7896 ),
    .D(\$abc$3560$li5_li5 ),
    .E(1'h1),
    .Q(\a8.cnt_reg[5] ),
    .R(\$iopadmap$reset8 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3560$auto$blifparse.cc:377:parse_blif$3567  (
    .C(\$auto$clkbufmap.cc:317:execute$7896 ),
    .D(\$abc$3560$li6_li6 ),
    .E(1'h1),
    .Q(\a8.cnt_reg[6] ),
    .R(\$iopadmap$reset8 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3560$auto$blifparse.cc:377:parse_blif$3568  (
    .C(\$auto$clkbufmap.cc:317:execute$7896 ),
    .D(\$abc$3560$li7_li7 ),
    .E(1'h1),
    .Q(\a8.cnt_reg[7] ),
    .R(\$iopadmap$reset8 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3591$auto$blifparse.cc:377:parse_blif$3592  (
    .C(\$auto$clkbufmap.cc:317:execute$7899 ),
    .D(\$abc$3591$li0_li0 ),
    .E(1'h1),
    .Q(\a9.cnt_reg[0] ),
    .R(\$iopadmap$reset9 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3591$auto$blifparse.cc:377:parse_blif$3593  (
    .C(\$auto$clkbufmap.cc:317:execute$7899 ),
    .D(\$abc$3591$li1_li1 ),
    .E(1'h1),
    .Q(\a9.cnt_reg[1] ),
    .R(\$iopadmap$reset9 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3591$auto$blifparse.cc:377:parse_blif$3594  (
    .C(\$auto$clkbufmap.cc:317:execute$7899 ),
    .D(\$abc$3591$li2_li2 ),
    .E(1'h1),
    .Q(\a9.cnt_reg[2] ),
    .R(\$iopadmap$reset9 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3591$auto$blifparse.cc:377:parse_blif$3595  (
    .C(\$auto$clkbufmap.cc:317:execute$7899 ),
    .D(\$abc$3591$li3_li3 ),
    .E(1'h1),
    .Q(\a9.cnt_reg[3] ),
    .R(\$iopadmap$reset9 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3591$auto$blifparse.cc:377:parse_blif$3596  (
    .C(\$auto$clkbufmap.cc:317:execute$7899 ),
    .D(\$abc$3591$li4_li4 ),
    .E(1'h1),
    .Q(\a9.cnt_reg[4] ),
    .R(\$iopadmap$reset9 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3591$auto$blifparse.cc:377:parse_blif$3597  (
    .C(\$auto$clkbufmap.cc:317:execute$7899 ),
    .D(\$abc$3591$li5_li5 ),
    .E(1'h1),
    .Q(\a9.cnt_reg[5] ),
    .R(\$iopadmap$reset9 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3591$auto$blifparse.cc:377:parse_blif$3598  (
    .C(\$auto$clkbufmap.cc:317:execute$7899 ),
    .D(\$abc$3591$li6_li6 ),
    .E(1'h1),
    .Q(\a9.cnt_reg[6] ),
    .R(\$iopadmap$reset9 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67" *)
  DFFRE \$abc$3591$auto$blifparse.cc:377:parse_blif$3599  (
    .C(\$auto$clkbufmap.cc:317:execute$7899 ),
    .D(\$abc$3591$li7_li7 ),
    .E(1'h1),
    .Q(\a9.cnt_reg[7] ),
    .R(\$iopadmap$reset9 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7708  (
    .A({ \a9.cnt_reg[1] , \a9.cnt_reg[0] , \a9.cnt_reg[2] , \a9.cnt_reg[3] , \a9.cnt_reg[4] , \a9.cnt_reg[5]  }),
    .Y(\$abc$7707$new_new_n258__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7709  (
    .A({ \a9.cnt_reg[7] , \$abc$7707$new_new_n258__ , \a9.cnt_reg[6]  }),
    .Y(\$abc$3591$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7710  (
    .A({ \$abc$7707$new_new_n258__ , \a9.cnt_reg[6]  }),
    .Y(\$abc$3591$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7711  (
    .A({ \a9.cnt_reg[5] , \a9.cnt_reg[1] , \a9.cnt_reg[0] , \a9.cnt_reg[2] , \a9.cnt_reg[3] , \a9.cnt_reg[4]  }),
    .Y(\$abc$3591$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7712  (
    .A({ \a9.cnt_reg[4] , \a9.cnt_reg[1] , \a9.cnt_reg[0] , \a9.cnt_reg[2] , \a9.cnt_reg[3]  }),
    .Y(\$abc$3591$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7713  (
    .A({ \a9.cnt_reg[3] , \a9.cnt_reg[1] , \a9.cnt_reg[0] , \a9.cnt_reg[2]  }),
    .Y(\$abc$3591$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7714  (
    .A({ \a9.cnt_reg[2] , \a9.cnt_reg[1] , \a9.cnt_reg[0]  }),
    .Y(\$abc$3591$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7715  (
    .A({ \a9.cnt_reg[1] , \a9.cnt_reg[0]  }),
    .Y(\$abc$3591$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7716  (
    .A({ \a8.cnt_reg[1] , \a8.cnt_reg[0] , \a8.cnt_reg[3] , \a8.cnt_reg[5] , \a8.cnt_reg[4] , \a8.cnt_reg[2]  }),
    .Y(\$abc$7707$new_new_n266__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7717  (
    .A({ \a8.cnt_reg[7] , \$abc$7707$new_new_n266__ , \a8.cnt_reg[6]  }),
    .Y(\$abc$3560$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7718  (
    .A({ \$abc$7707$new_new_n266__ , \a8.cnt_reg[6]  }),
    .Y(\$abc$3560$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7719  (
    .A({ \a8.cnt_reg[5] , \a8.cnt_reg[1] , \a8.cnt_reg[0] , \a8.cnt_reg[3] , \a8.cnt_reg[4] , \a8.cnt_reg[2]  }),
    .Y(\$abc$3560$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7720  (
    .A({ \a8.cnt_reg[4] , \a8.cnt_reg[1] , \a8.cnt_reg[0] , \a8.cnt_reg[3] , \a8.cnt_reg[2]  }),
    .Y(\$abc$3560$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7721  (
    .A({ \a8.cnt_reg[3] , \a8.cnt_reg[1] , \a8.cnt_reg[0] , \a8.cnt_reg[2]  }),
    .Y(\$abc$3560$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7722  (
    .A({ \a8.cnt_reg[2] , \a8.cnt_reg[1] , \a8.cnt_reg[0]  }),
    .Y(\$abc$3560$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7723  (
    .A({ \a8.cnt_reg[1] , \a8.cnt_reg[0]  }),
    .Y(\$abc$3560$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7724  (
    .A({ \a7.cnt_reg[1] , \a7.cnt_reg[0] , \a7.cnt_reg[4] , \a7.cnt_reg[3] , \a7.cnt_reg[5] , \a7.cnt_reg[2]  }),
    .Y(\$abc$7707$new_new_n274__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7725  (
    .A({ \a7.cnt_reg[7] , \$abc$7707$new_new_n274__ , \a7.cnt_reg[6]  }),
    .Y(\$abc$3529$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7726  (
    .A({ \$abc$7707$new_new_n274__ , \a7.cnt_reg[6]  }),
    .Y(\$abc$3529$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7727  (
    .A({ \a7.cnt_reg[5] , \a7.cnt_reg[1] , \a7.cnt_reg[0] , \a7.cnt_reg[4] , \a7.cnt_reg[3] , \a7.cnt_reg[2]  }),
    .Y(\$abc$3529$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7728  (
    .A({ \a7.cnt_reg[4] , \a7.cnt_reg[1] , \a7.cnt_reg[0] , \a7.cnt_reg[3] , \a7.cnt_reg[2]  }),
    .Y(\$abc$3529$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7729  (
    .A({ \a7.cnt_reg[3] , \a7.cnt_reg[1] , \a7.cnt_reg[0] , \a7.cnt_reg[2]  }),
    .Y(\$abc$3529$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7730  (
    .A({ \a7.cnt_reg[2] , \a7.cnt_reg[1] , \a7.cnt_reg[0]  }),
    .Y(\$abc$3529$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7731  (
    .A({ \a7.cnt_reg[1] , \a7.cnt_reg[0]  }),
    .Y(\$abc$3529$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7732  (
    .A({ \a6.cnt_reg[0] , \a6.cnt_reg[1] , \a6.cnt_reg[3] , \a6.cnt_reg[2] , \a6.cnt_reg[5] , \a6.cnt_reg[4]  }),
    .Y(\$abc$7707$new_new_n282__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7733  (
    .A({ \a6.cnt_reg[7] , \$abc$7707$new_new_n282__ , \a6.cnt_reg[6]  }),
    .Y(\$abc$3498$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7734  (
    .A({ \$abc$7707$new_new_n282__ , \a6.cnt_reg[6]  }),
    .Y(\$abc$3498$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7735  (
    .A({ \a6.cnt_reg[5] , \a6.cnt_reg[0] , \a6.cnt_reg[1] , \a6.cnt_reg[3] , \a6.cnt_reg[2] , \a6.cnt_reg[4]  }),
    .Y(\$abc$3498$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7736  (
    .A({ \a6.cnt_reg[4] , \a6.cnt_reg[0] , \a6.cnt_reg[1] , \a6.cnt_reg[3] , \a6.cnt_reg[2]  }),
    .Y(\$abc$3498$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7737  (
    .A({ \a6.cnt_reg[3] , \a6.cnt_reg[0] , \a6.cnt_reg[1] , \a6.cnt_reg[2]  }),
    .Y(\$abc$3498$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7738  (
    .A({ \a6.cnt_reg[2] , \a6.cnt_reg[0] , \a6.cnt_reg[1]  }),
    .Y(\$abc$3498$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7739  (
    .A({ \a6.cnt_reg[0] , \a6.cnt_reg[1]  }),
    .Y(\$abc$3498$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7740  (
    .A({ \a5.cnt_reg[1] , \a5.cnt_reg[0] , \a5.cnt_reg[5] , \a5.cnt_reg[4] , \a5.cnt_reg[3] , \a5.cnt_reg[2]  }),
    .Y(\$abc$7707$new_new_n290__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7741  (
    .A({ \a5.cnt_reg[7] , \$abc$7707$new_new_n290__ , \a5.cnt_reg[6]  }),
    .Y(\$abc$3467$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7742  (
    .A({ \$abc$7707$new_new_n290__ , \a5.cnt_reg[6]  }),
    .Y(\$abc$3467$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7743  (
    .A({ \a5.cnt_reg[5] , \a5.cnt_reg[1] , \a5.cnt_reg[0] , \a5.cnt_reg[4] , \a5.cnt_reg[3] , \a5.cnt_reg[2]  }),
    .Y(\$abc$3467$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7744  (
    .A({ \a5.cnt_reg[4] , \a5.cnt_reg[1] , \a5.cnt_reg[0] , \a5.cnt_reg[3] , \a5.cnt_reg[2]  }),
    .Y(\$abc$3467$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7745  (
    .A({ \a5.cnt_reg[3] , \a5.cnt_reg[1] , \a5.cnt_reg[0] , \a5.cnt_reg[2]  }),
    .Y(\$abc$3467$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7746  (
    .A({ \a5.cnt_reg[2] , \a5.cnt_reg[1] , \a5.cnt_reg[0]  }),
    .Y(\$abc$3467$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7747  (
    .A({ \a5.cnt_reg[1] , \a5.cnt_reg[0]  }),
    .Y(\$abc$3467$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7748  (
    .A({ \a4.cnt_reg[0] , \a4.cnt_reg[1] , \a4.cnt_reg[2] , \a4.cnt_reg[4] , \a4.cnt_reg[5] , \a4.cnt_reg[3]  }),
    .Y(\$abc$7707$new_new_n298__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7749  (
    .A({ \a4.cnt_reg[7] , \$abc$7707$new_new_n298__ , \a4.cnt_reg[6]  }),
    .Y(\$abc$3436$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7750  (
    .A({ \$abc$7707$new_new_n298__ , \a4.cnt_reg[6]  }),
    .Y(\$abc$3436$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7751  (
    .A({ \a4.cnt_reg[5] , \a4.cnt_reg[0] , \a4.cnt_reg[1] , \a4.cnt_reg[2] , \a4.cnt_reg[4] , \a4.cnt_reg[3]  }),
    .Y(\$abc$3436$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7752  (
    .A({ \a4.cnt_reg[4] , \a4.cnt_reg[0] , \a4.cnt_reg[1] , \a4.cnt_reg[2] , \a4.cnt_reg[3]  }),
    .Y(\$abc$3436$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7753  (
    .A({ \a4.cnt_reg[3] , \a4.cnt_reg[0] , \a4.cnt_reg[1] , \a4.cnt_reg[2]  }),
    .Y(\$abc$3436$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7754  (
    .A({ \a4.cnt_reg[2] , \a4.cnt_reg[0] , \a4.cnt_reg[1]  }),
    .Y(\$abc$3436$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7755  (
    .A({ \a4.cnt_reg[0] , \a4.cnt_reg[1]  }),
    .Y(\$abc$3436$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7756  (
    .A({ \a3.cnt_reg[0] , \a3.cnt_reg[1] , \a3.cnt_reg[2] , \a3.cnt_reg[5] , \a3.cnt_reg[4] , \a3.cnt_reg[3]  }),
    .Y(\$abc$7707$new_new_n306__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7757  (
    .A({ \a3.cnt_reg[7] , \$abc$7707$new_new_n306__ , \a3.cnt_reg[6]  }),
    .Y(\$abc$3405$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7758  (
    .A({ \$abc$7707$new_new_n306__ , \a3.cnt_reg[6]  }),
    .Y(\$abc$3405$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7759  (
    .A({ \a3.cnt_reg[5] , \a3.cnt_reg[0] , \a3.cnt_reg[1] , \a3.cnt_reg[2] , \a3.cnt_reg[4] , \a3.cnt_reg[3]  }),
    .Y(\$abc$3405$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7760  (
    .A({ \a3.cnt_reg[4] , \a3.cnt_reg[0] , \a3.cnt_reg[1] , \a3.cnt_reg[2] , \a3.cnt_reg[3]  }),
    .Y(\$abc$3405$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7761  (
    .A({ \a3.cnt_reg[3] , \a3.cnt_reg[0] , \a3.cnt_reg[1] , \a3.cnt_reg[2]  }),
    .Y(\$abc$3405$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7762  (
    .A({ \a3.cnt_reg[2] , \a3.cnt_reg[0] , \a3.cnt_reg[1]  }),
    .Y(\$abc$3405$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7763  (
    .A({ \a3.cnt_reg[0] , \a3.cnt_reg[1]  }),
    .Y(\$abc$3405$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7764  (
    .A({ \a2.cnt_reg[3] , \a2.cnt_reg[2] , \a2.cnt_reg[1] , \a2.cnt_reg[0] , \a2.cnt_reg[5] , \a2.cnt_reg[4]  }),
    .Y(\$abc$7707$new_new_n314__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7765  (
    .A({ \a2.cnt_reg[7] , \$abc$7707$new_new_n314__ , \a2.cnt_reg[6]  }),
    .Y(\$abc$3374$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7766  (
    .A({ \$abc$7707$new_new_n314__ , \a2.cnt_reg[6]  }),
    .Y(\$abc$3374$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7767  (
    .A({ \a2.cnt_reg[5] , \a2.cnt_reg[3] , \a2.cnt_reg[2] , \a2.cnt_reg[1] , \a2.cnt_reg[0] , \a2.cnt_reg[4]  }),
    .Y(\$abc$3374$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7768  (
    .A({ \a2.cnt_reg[4] , \a2.cnt_reg[3] , \a2.cnt_reg[2] , \a2.cnt_reg[1] , \a2.cnt_reg[0]  }),
    .Y(\$abc$3374$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7769  (
    .A({ \a2.cnt_reg[3] , \a2.cnt_reg[2] , \a2.cnt_reg[1] , \a2.cnt_reg[0]  }),
    .Y(\$abc$3374$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7770  (
    .A({ \a2.cnt_reg[2] , \a2.cnt_reg[1] , \a2.cnt_reg[0]  }),
    .Y(\$abc$3374$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7771  (
    .A({ \a2.cnt_reg[1] , \a2.cnt_reg[0]  }),
    .Y(\$abc$3374$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7772  (
    .A({ \a15.cnt_reg[0] , \a15.cnt_reg[1] , \a15.cnt_reg[4] , \a15.cnt_reg[3] , \a15.cnt_reg[2] , \a15.cnt_reg[5]  }),
    .Y(\$abc$7707$new_new_n322__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7773  (
    .A({ \a15.cnt_reg[7] , \$abc$7707$new_new_n322__ , \a15.cnt_reg[6]  }),
    .Y(\$abc$3343$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7774  (
    .A({ \$abc$7707$new_new_n322__ , \a15.cnt_reg[6]  }),
    .Y(\$abc$3343$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7775  (
    .A({ \a15.cnt_reg[5] , \a15.cnt_reg[0] , \a15.cnt_reg[1] , \a15.cnt_reg[4] , \a15.cnt_reg[3] , \a15.cnt_reg[2]  }),
    .Y(\$abc$3343$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7776  (
    .A({ \a15.cnt_reg[4] , \a15.cnt_reg[0] , \a15.cnt_reg[1] , \a15.cnt_reg[3] , \a15.cnt_reg[2]  }),
    .Y(\$abc$3343$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7777  (
    .A({ \a15.cnt_reg[3] , \a15.cnt_reg[0] , \a15.cnt_reg[1] , \a15.cnt_reg[2]  }),
    .Y(\$abc$3343$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7778  (
    .A({ \a15.cnt_reg[2] , \a15.cnt_reg[0] , \a15.cnt_reg[1]  }),
    .Y(\$abc$3343$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7779  (
    .A({ \a15.cnt_reg[0] , \a15.cnt_reg[1]  }),
    .Y(\$abc$3343$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7780  (
    .A({ \a14.cnt_reg[3] , \a14.cnt_reg[2] , \a14.cnt_reg[1] , \a14.cnt_reg[0] , \a14.cnt_reg[5] , \a14.cnt_reg[4]  }),
    .Y(\$abc$7707$new_new_n330__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7781  (
    .A({ \a14.cnt_reg[7] , \$abc$7707$new_new_n330__ , \a14.cnt_reg[6]  }),
    .Y(\$abc$3312$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7782  (
    .A({ \$abc$7707$new_new_n330__ , \a14.cnt_reg[6]  }),
    .Y(\$abc$3312$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7783  (
    .A({ \a14.cnt_reg[5] , \a14.cnt_reg[3] , \a14.cnt_reg[2] , \a14.cnt_reg[1] , \a14.cnt_reg[0] , \a14.cnt_reg[4]  }),
    .Y(\$abc$3312$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7784  (
    .A({ \a14.cnt_reg[4] , \a14.cnt_reg[3] , \a14.cnt_reg[2] , \a14.cnt_reg[1] , \a14.cnt_reg[0]  }),
    .Y(\$abc$3312$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7785  (
    .A({ \a14.cnt_reg[3] , \a14.cnt_reg[2] , \a14.cnt_reg[1] , \a14.cnt_reg[0]  }),
    .Y(\$abc$3312$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7786  (
    .A({ \a14.cnt_reg[2] , \a14.cnt_reg[1] , \a14.cnt_reg[0]  }),
    .Y(\$abc$3312$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7787  (
    .A({ \a14.cnt_reg[1] , \a14.cnt_reg[0]  }),
    .Y(\$abc$3312$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7788  (
    .A({ \a13.cnt_reg[1] , \a13.cnt_reg[0] , \a13.cnt_reg[5] , \a13.cnt_reg[4] , \a13.cnt_reg[3] , \a13.cnt_reg[2]  }),
    .Y(\$abc$7707$new_new_n338__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7789  (
    .A({ \a13.cnt_reg[7] , \$abc$7707$new_new_n338__ , \a13.cnt_reg[6]  }),
    .Y(\$abc$3281$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7790  (
    .A({ \$abc$7707$new_new_n338__ , \a13.cnt_reg[6]  }),
    .Y(\$abc$3281$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7791  (
    .A({ \a13.cnt_reg[5] , \a13.cnt_reg[1] , \a13.cnt_reg[0] , \a13.cnt_reg[4] , \a13.cnt_reg[3] , \a13.cnt_reg[2]  }),
    .Y(\$abc$3281$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7792  (
    .A({ \a13.cnt_reg[4] , \a13.cnt_reg[1] , \a13.cnt_reg[0] , \a13.cnt_reg[3] , \a13.cnt_reg[2]  }),
    .Y(\$abc$3281$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7793  (
    .A({ \a13.cnt_reg[3] , \a13.cnt_reg[1] , \a13.cnt_reg[0] , \a13.cnt_reg[2]  }),
    .Y(\$abc$3281$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7794  (
    .A({ \a13.cnt_reg[2] , \a13.cnt_reg[1] , \a13.cnt_reg[0]  }),
    .Y(\$abc$3281$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7795  (
    .A({ \a13.cnt_reg[1] , \a13.cnt_reg[0]  }),
    .Y(\$abc$3281$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7796  (
    .A({ \a12.cnt_reg[5] , \a12.cnt_reg[4] , \a12.cnt_reg[3] , \a12.cnt_reg[2] , \a12.cnt_reg[1] , \a12.cnt_reg[0]  }),
    .Y(\$abc$7707$new_new_n346__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7797  (
    .A({ \a12.cnt_reg[7] , \$abc$7707$new_new_n346__ , \a12.cnt_reg[6]  }),
    .Y(\$abc$3250$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7798  (
    .A({ \$abc$7707$new_new_n346__ , \a12.cnt_reg[6]  }),
    .Y(\$abc$3250$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7799  (
    .A({ \a12.cnt_reg[5] , \a12.cnt_reg[4] , \a12.cnt_reg[3] , \a12.cnt_reg[2] , \a12.cnt_reg[1] , \a12.cnt_reg[0]  }),
    .Y(\$abc$3250$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7800  (
    .A({ \a12.cnt_reg[4] , \a12.cnt_reg[3] , \a12.cnt_reg[2] , \a12.cnt_reg[1] , \a12.cnt_reg[0]  }),
    .Y(\$abc$3250$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7801  (
    .A({ \a12.cnt_reg[3] , \a12.cnt_reg[2] , \a12.cnt_reg[1] , \a12.cnt_reg[0]  }),
    .Y(\$abc$3250$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7802  (
    .A({ \a12.cnt_reg[2] , \a12.cnt_reg[1] , \a12.cnt_reg[0]  }),
    .Y(\$abc$3250$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7803  (
    .A({ \a12.cnt_reg[1] , \a12.cnt_reg[0]  }),
    .Y(\$abc$3250$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7804  (
    .A({ \a11.cnt_reg[5] , \a11.cnt_reg[4] , \a11.cnt_reg[3] , \a11.cnt_reg[2] , \a11.cnt_reg[1] , \a11.cnt_reg[0]  }),
    .Y(\$abc$7707$new_new_n354__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7805  (
    .A({ \a11.cnt_reg[7] , \$abc$7707$new_new_n354__ , \a11.cnt_reg[6]  }),
    .Y(\$abc$3219$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7806  (
    .A({ \$abc$7707$new_new_n354__ , \a11.cnt_reg[6]  }),
    .Y(\$abc$3219$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7807  (
    .A({ \a11.cnt_reg[5] , \a11.cnt_reg[4] , \a11.cnt_reg[3] , \a11.cnt_reg[2] , \a11.cnt_reg[1] , \a11.cnt_reg[0]  }),
    .Y(\$abc$3219$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7808  (
    .A({ \a11.cnt_reg[4] , \a11.cnt_reg[3] , \a11.cnt_reg[2] , \a11.cnt_reg[1] , \a11.cnt_reg[0]  }),
    .Y(\$abc$3219$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7809  (
    .A({ \a11.cnt_reg[3] , \a11.cnt_reg[2] , \a11.cnt_reg[1] , \a11.cnt_reg[0]  }),
    .Y(\$abc$3219$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7810  (
    .A({ \a11.cnt_reg[2] , \a11.cnt_reg[1] , \a11.cnt_reg[0]  }),
    .Y(\$abc$3219$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7811  (
    .A({ \a11.cnt_reg[1] , \a11.cnt_reg[0]  }),
    .Y(\$abc$3219$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7812  (
    .A({ \a10.cnt_reg[0] , \a10.cnt_reg[4] , \a10.cnt_reg[3] , \a10.cnt_reg[2] , \a10.cnt_reg[1] , \a10.cnt_reg[5]  }),
    .Y(\$abc$7707$new_new_n362__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7813  (
    .A({ \a10.cnt_reg[7] , \$abc$7707$new_new_n362__ , \a10.cnt_reg[6]  }),
    .Y(\$abc$3188$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7814  (
    .A({ \$abc$7707$new_new_n362__ , \a10.cnt_reg[6]  }),
    .Y(\$abc$3188$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7815  (
    .A({ \a10.cnt_reg[5] , \a10.cnt_reg[0] , \a10.cnt_reg[4] , \a10.cnt_reg[3] , \a10.cnt_reg[2] , \a10.cnt_reg[1]  }),
    .Y(\$abc$3188$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7816  (
    .A({ \a10.cnt_reg[4] , \a10.cnt_reg[0] , \a10.cnt_reg[3] , \a10.cnt_reg[2] , \a10.cnt_reg[1]  }),
    .Y(\$abc$3188$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7817  (
    .A({ \a10.cnt_reg[3] , \a10.cnt_reg[0] , \a10.cnt_reg[2] , \a10.cnt_reg[1]  }),
    .Y(\$abc$3188$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7818  (
    .A({ \a10.cnt_reg[2] , \a10.cnt_reg[0] , \a10.cnt_reg[1]  }),
    .Y(\$abc$3188$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7819  (
    .A({ \a10.cnt_reg[0] , \a10.cnt_reg[1]  }),
    .Y(\$abc$3188$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7820  (
    .A({ \a1.cnt_reg[5] , \a1.cnt_reg[4] , \a1.cnt_reg[3] , \a1.cnt_reg[2] , \a1.cnt_reg[1] , \a1.cnt_reg[0]  }),
    .Y(\$abc$7707$new_new_n370__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7821  (
    .A({ \a1.cnt_reg[7] , \$abc$7707$new_new_n370__ , \a1.cnt_reg[6]  }),
    .Y(\$abc$3157$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7822  (
    .A({ \$abc$7707$new_new_n370__ , \a1.cnt_reg[6]  }),
    .Y(\$abc$3157$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7823  (
    .A({ \a1.cnt_reg[5] , \a1.cnt_reg[4] , \a1.cnt_reg[3] , \a1.cnt_reg[2] , \a1.cnt_reg[1] , \a1.cnt_reg[0]  }),
    .Y(\$abc$3157$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7824  (
    .A({ \a1.cnt_reg[4] , \a1.cnt_reg[3] , \a1.cnt_reg[2] , \a1.cnt_reg[1] , \a1.cnt_reg[0]  }),
    .Y(\$abc$3157$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7825  (
    .A({ \a1.cnt_reg[3] , \a1.cnt_reg[2] , \a1.cnt_reg[1] , \a1.cnt_reg[0]  }),
    .Y(\$abc$3157$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7826  (
    .A({ \a1.cnt_reg[2] , \a1.cnt_reg[1] , \a1.cnt_reg[0]  }),
    .Y(\$abc$3157$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7827  (
    .A({ \a1.cnt_reg[1] , \a1.cnt_reg[0]  }),
    .Y(\$abc$3157$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7828  (
    .A({ \a0.cnt_reg[5] , \a0.cnt_reg[4] , \a0.cnt_reg[3] , \a0.cnt_reg[2] , \a0.cnt_reg[1] , \a0.cnt_reg[0]  }),
    .Y(\$abc$7707$new_new_n378__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7829  (
    .A({ \a0.cnt_reg[7] , \$abc$7707$new_new_n378__ , \a0.cnt_reg[6]  }),
    .Y(\$abc$3126$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7830  (
    .A({ \$abc$7707$new_new_n378__ , \a0.cnt_reg[6]  }),
    .Y(\$abc$3126$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7831  (
    .A({ \a0.cnt_reg[5] , \a0.cnt_reg[4] , \a0.cnt_reg[3] , \a0.cnt_reg[2] , \a0.cnt_reg[1] , \a0.cnt_reg[0]  }),
    .Y(\$abc$3126$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7832  (
    .A({ \a0.cnt_reg[4] , \a0.cnt_reg[3] , \a0.cnt_reg[2] , \a0.cnt_reg[1] , \a0.cnt_reg[0]  }),
    .Y(\$abc$3126$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7833  (
    .A({ \a0.cnt_reg[3] , \a0.cnt_reg[2] , \a0.cnt_reg[1] , \a0.cnt_reg[0]  }),
    .Y(\$abc$3126$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7834  (
    .A({ \a0.cnt_reg[2] , \a0.cnt_reg[1] , \a0.cnt_reg[0]  }),
    .Y(\$abc$3126$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7835  (
    .A({ \a0.cnt_reg[1] , \a0.cnt_reg[0]  }),
    .Y(\$abc$3126$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7836  (
    .A(\a9.cnt_reg[0] ),
    .Y(\$abc$3591$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7837  (
    .A(\a8.cnt_reg[0] ),
    .Y(\$abc$3560$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7838  (
    .A(\a7.cnt_reg[0] ),
    .Y(\$abc$3529$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7839  (
    .A(\a6.cnt_reg[0] ),
    .Y(\$abc$3498$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7840  (
    .A(\a5.cnt_reg[0] ),
    .Y(\$abc$3467$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7841  (
    .A(\a4.cnt_reg[0] ),
    .Y(\$abc$3436$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7842  (
    .A(\a3.cnt_reg[0] ),
    .Y(\$abc$3405$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7843  (
    .A(\a2.cnt_reg[0] ),
    .Y(\$abc$3374$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7844  (
    .A(\a15.cnt_reg[0] ),
    .Y(\$abc$3343$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7845  (
    .A(\a14.cnt_reg[0] ),
    .Y(\$abc$3312$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7846  (
    .A(\a13.cnt_reg[0] ),
    .Y(\$abc$3281$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7847  (
    .A(\a12.cnt_reg[0] ),
    .Y(\$abc$3250$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7848  (
    .A(\a11.cnt_reg[0] ),
    .Y(\$abc$3219$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7849  (
    .A(\a10.cnt_reg[0] ),
    .Y(\$abc$3188$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7850  (
    .A(\a1.cnt_reg[0] ),
    .Y(\$abc$3157$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$7707$auto$blifparse.cc:535:parse_blif$7851  (
    .A(\a0.cnt_reg[0] ),
    .Y(\$abc$3126$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7852  (
    .I(\$iopadmap$design_clk_0 ),
    .O(\$auto$clkbufmap.cc:317:execute$7854 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7855  (
    .I(\$iopadmap$design_clk_1 ),
    .O(\$auto$clkbufmap.cc:317:execute$7857 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7858  (
    .I(\$iopadmap$design_clk_10 ),
    .O(\$auto$clkbufmap.cc:317:execute$7860 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7861  (
    .I(\$iopadmap$design_clk_11 ),
    .O(\$auto$clkbufmap.cc:317:execute$7863 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7864  (
    .I(\$iopadmap$design_clk_12 ),
    .O(\$auto$clkbufmap.cc:317:execute$7866 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7867  (
    .I(\$iopadmap$design_clk_13 ),
    .O(\$auto$clkbufmap.cc:317:execute$7869 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7870  (
    .I(\$iopadmap$design_clk_14 ),
    .O(\$auto$clkbufmap.cc:317:execute$7872 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7873  (
    .I(\$iopadmap$design_clk_15 ),
    .O(\$auto$clkbufmap.cc:317:execute$7875 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7876  (
    .I(\$iopadmap$design_clk_2 ),
    .O(\$auto$clkbufmap.cc:317:execute$7878 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7879  (
    .I(\$iopadmap$design_clk_3 ),
    .O(\$auto$clkbufmap.cc:317:execute$7881 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7882  (
    .I(\$iopadmap$design_clk_4 ),
    .O(\$auto$clkbufmap.cc:317:execute$7884 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7885  (
    .I(\$iopadmap$design_clk_5 ),
    .O(\$auto$clkbufmap.cc:317:execute$7887 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7888  (
    .I(\$iopadmap$design_clk_6 ),
    .O(\$auto$clkbufmap.cc:317:execute$7890 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7891  (
    .I(\$iopadmap$design_clk_7 ),
    .O(\$auto$clkbufmap.cc:317:execute$7893 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7894  (
    .I(\$iopadmap$design_clk_8 ),
    .O(\$auto$clkbufmap.cc:317:execute$7896 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$7897  (
    .I(\$iopadmap$design_clk_9 ),
    .O(\$auto$clkbufmap.cc:317:execute$7899 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt0  (
    .I(\a0.cnt_reg[0] ),
    .O(cnt0[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt0_1  (
    .I(\a0.cnt_reg[1] ),
    .O(cnt0[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt0_2  (
    .I(\a0.cnt_reg[2] ),
    .O(cnt0[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt0_3  (
    .I(\a0.cnt_reg[3] ),
    .O(cnt0[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt0_4  (
    .I(\a0.cnt_reg[4] ),
    .O(cnt0[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt0_5  (
    .I(\a0.cnt_reg[5] ),
    .O(cnt0[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt0_6  (
    .I(\a0.cnt_reg[6] ),
    .O(cnt0[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt0_7  (
    .I(\a0.cnt_reg[7] ),
    .O(cnt0[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt1  (
    .I(\a1.cnt_reg[0] ),
    .O(cnt1[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt10  (
    .I(\a10.cnt_reg[0] ),
    .O(cnt10[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt10_1  (
    .I(\a10.cnt_reg[1] ),
    .O(cnt10[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt10_2  (
    .I(\a10.cnt_reg[2] ),
    .O(cnt10[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt10_3  (
    .I(\a10.cnt_reg[3] ),
    .O(cnt10[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt10_4  (
    .I(\a10.cnt_reg[4] ),
    .O(cnt10[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt10_5  (
    .I(\a10.cnt_reg[5] ),
    .O(cnt10[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt10_6  (
    .I(\a10.cnt_reg[6] ),
    .O(cnt10[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt10_7  (
    .I(\a10.cnt_reg[7] ),
    .O(cnt10[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt11  (
    .I(\a11.cnt_reg[0] ),
    .O(cnt11[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt11_1  (
    .I(\a11.cnt_reg[1] ),
    .O(cnt11[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt11_2  (
    .I(\a11.cnt_reg[2] ),
    .O(cnt11[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt11_3  (
    .I(\a11.cnt_reg[3] ),
    .O(cnt11[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt11_4  (
    .I(\a11.cnt_reg[4] ),
    .O(cnt11[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt11_5  (
    .I(\a11.cnt_reg[5] ),
    .O(cnt11[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt11_6  (
    .I(\a11.cnt_reg[6] ),
    .O(cnt11[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt11_7  (
    .I(\a11.cnt_reg[7] ),
    .O(cnt11[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt12  (
    .I(\a12.cnt_reg[0] ),
    .O(cnt12[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt12_1  (
    .I(\a12.cnt_reg[1] ),
    .O(cnt12[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt12_2  (
    .I(\a12.cnt_reg[2] ),
    .O(cnt12[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt12_3  (
    .I(\a12.cnt_reg[3] ),
    .O(cnt12[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt12_4  (
    .I(\a12.cnt_reg[4] ),
    .O(cnt12[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt12_5  (
    .I(\a12.cnt_reg[5] ),
    .O(cnt12[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt12_6  (
    .I(\a12.cnt_reg[6] ),
    .O(cnt12[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt12_7  (
    .I(\a12.cnt_reg[7] ),
    .O(cnt12[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt13  (
    .I(\a13.cnt_reg[0] ),
    .O(cnt13[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt13_1  (
    .I(\a13.cnt_reg[1] ),
    .O(cnt13[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt13_2  (
    .I(\a13.cnt_reg[2] ),
    .O(cnt13[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt13_3  (
    .I(\a13.cnt_reg[3] ),
    .O(cnt13[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt13_4  (
    .I(\a13.cnt_reg[4] ),
    .O(cnt13[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt13_5  (
    .I(\a13.cnt_reg[5] ),
    .O(cnt13[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt13_6  (
    .I(\a13.cnt_reg[6] ),
    .O(cnt13[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt13_7  (
    .I(\a13.cnt_reg[7] ),
    .O(cnt13[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt14  (
    .I(\a14.cnt_reg[0] ),
    .O(cnt14[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt14_1  (
    .I(\a14.cnt_reg[1] ),
    .O(cnt14[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt14_2  (
    .I(\a14.cnt_reg[2] ),
    .O(cnt14[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt14_3  (
    .I(\a14.cnt_reg[3] ),
    .O(cnt14[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt14_4  (
    .I(\a14.cnt_reg[4] ),
    .O(cnt14[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt14_5  (
    .I(\a14.cnt_reg[5] ),
    .O(cnt14[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt14_6  (
    .I(\a14.cnt_reg[6] ),
    .O(cnt14[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt14_7  (
    .I(\a14.cnt_reg[7] ),
    .O(cnt14[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt15  (
    .I(\a15.cnt_reg[0] ),
    .O(cnt15[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt15_1  (
    .I(\a15.cnt_reg[1] ),
    .O(cnt15[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt15_2  (
    .I(\a15.cnt_reg[2] ),
    .O(cnt15[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt15_3  (
    .I(\a15.cnt_reg[3] ),
    .O(cnt15[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt15_4  (
    .I(\a15.cnt_reg[4] ),
    .O(cnt15[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt15_5  (
    .I(\a15.cnt_reg[5] ),
    .O(cnt15[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt15_6  (
    .I(\a15.cnt_reg[6] ),
    .O(cnt15[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt15_7  (
    .I(\a15.cnt_reg[7] ),
    .O(cnt15[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt1_1  (
    .I(\a1.cnt_reg[1] ),
    .O(cnt1[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt1_2  (
    .I(\a1.cnt_reg[2] ),
    .O(cnt1[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt1_3  (
    .I(\a1.cnt_reg[3] ),
    .O(cnt1[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt1_4  (
    .I(\a1.cnt_reg[4] ),
    .O(cnt1[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt1_5  (
    .I(\a1.cnt_reg[5] ),
    .O(cnt1[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt1_6  (
    .I(\a1.cnt_reg[6] ),
    .O(cnt1[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt1_7  (
    .I(\a1.cnt_reg[7] ),
    .O(cnt1[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt2  (
    .I(\a2.cnt_reg[0] ),
    .O(cnt2[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt2_1  (
    .I(\a2.cnt_reg[1] ),
    .O(cnt2[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt2_2  (
    .I(\a2.cnt_reg[2] ),
    .O(cnt2[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt2_3  (
    .I(\a2.cnt_reg[3] ),
    .O(cnt2[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt2_4  (
    .I(\a2.cnt_reg[4] ),
    .O(cnt2[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt2_5  (
    .I(\a2.cnt_reg[5] ),
    .O(cnt2[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt2_6  (
    .I(\a2.cnt_reg[6] ),
    .O(cnt2[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt2_7  (
    .I(\a2.cnt_reg[7] ),
    .O(cnt2[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt3  (
    .I(\a3.cnt_reg[0] ),
    .O(cnt3[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt3_1  (
    .I(\a3.cnt_reg[1] ),
    .O(cnt3[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt3_2  (
    .I(\a3.cnt_reg[2] ),
    .O(cnt3[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt3_3  (
    .I(\a3.cnt_reg[3] ),
    .O(cnt3[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt3_4  (
    .I(\a3.cnt_reg[4] ),
    .O(cnt3[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt3_5  (
    .I(\a3.cnt_reg[5] ),
    .O(cnt3[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt3_6  (
    .I(\a3.cnt_reg[6] ),
    .O(cnt3[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt3_7  (
    .I(\a3.cnt_reg[7] ),
    .O(cnt3[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt4  (
    .I(\a4.cnt_reg[0] ),
    .O(cnt4[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt4_1  (
    .I(\a4.cnt_reg[1] ),
    .O(cnt4[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt4_2  (
    .I(\a4.cnt_reg[2] ),
    .O(cnt4[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt4_3  (
    .I(\a4.cnt_reg[3] ),
    .O(cnt4[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt4_4  (
    .I(\a4.cnt_reg[4] ),
    .O(cnt4[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt4_5  (
    .I(\a4.cnt_reg[5] ),
    .O(cnt4[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt4_6  (
    .I(\a4.cnt_reg[6] ),
    .O(cnt4[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt4_7  (
    .I(\a4.cnt_reg[7] ),
    .O(cnt4[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt5  (
    .I(\a5.cnt_reg[0] ),
    .O(cnt5[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt5_1  (
    .I(\a5.cnt_reg[1] ),
    .O(cnt5[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt5_2  (
    .I(\a5.cnt_reg[2] ),
    .O(cnt5[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt5_3  (
    .I(\a5.cnt_reg[3] ),
    .O(cnt5[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt5_4  (
    .I(\a5.cnt_reg[4] ),
    .O(cnt5[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt5_5  (
    .I(\a5.cnt_reg[5] ),
    .O(cnt5[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt5_6  (
    .I(\a5.cnt_reg[6] ),
    .O(cnt5[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt5_7  (
    .I(\a5.cnt_reg[7] ),
    .O(cnt5[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt6  (
    .I(\a6.cnt_reg[0] ),
    .O(cnt6[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt6_1  (
    .I(\a6.cnt_reg[1] ),
    .O(cnt6[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt6_2  (
    .I(\a6.cnt_reg[2] ),
    .O(cnt6[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt6_3  (
    .I(\a6.cnt_reg[3] ),
    .O(cnt6[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt6_4  (
    .I(\a6.cnt_reg[4] ),
    .O(cnt6[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt6_5  (
    .I(\a6.cnt_reg[5] ),
    .O(cnt6[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt6_6  (
    .I(\a6.cnt_reg[6] ),
    .O(cnt6[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt6_7  (
    .I(\a6.cnt_reg[7] ),
    .O(cnt6[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt7  (
    .I(\a7.cnt_reg[0] ),
    .O(cnt7[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt7_1  (
    .I(\a7.cnt_reg[1] ),
    .O(cnt7[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt7_2  (
    .I(\a7.cnt_reg[2] ),
    .O(cnt7[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt7_3  (
    .I(\a7.cnt_reg[3] ),
    .O(cnt7[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt7_4  (
    .I(\a7.cnt_reg[4] ),
    .O(cnt7[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt7_5  (
    .I(\a7.cnt_reg[5] ),
    .O(cnt7[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt7_6  (
    .I(\a7.cnt_reg[6] ),
    .O(cnt7[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt7_7  (
    .I(\a7.cnt_reg[7] ),
    .O(cnt7[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt8  (
    .I(\a8.cnt_reg[0] ),
    .O(cnt8[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt8_1  (
    .I(\a8.cnt_reg[1] ),
    .O(cnt8[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt8_2  (
    .I(\a8.cnt_reg[2] ),
    .O(cnt8[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt8_3  (
    .I(\a8.cnt_reg[3] ),
    .O(cnt8[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt8_4  (
    .I(\a8.cnt_reg[4] ),
    .O(cnt8[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt8_5  (
    .I(\a8.cnt_reg[5] ),
    .O(cnt8[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt8_6  (
    .I(\a8.cnt_reg[6] ),
    .O(cnt8[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt8_7  (
    .I(\a8.cnt_reg[7] ),
    .O(cnt8[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt9  (
    .I(\a9.cnt_reg[0] ),
    .O(cnt9[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt9_1  (
    .I(\a9.cnt_reg[1] ),
    .O(cnt9[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt9_2  (
    .I(\a9.cnt_reg[2] ),
    .O(cnt9[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt9_3  (
    .I(\a9.cnt_reg[3] ),
    .O(cnt9[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt9_4  (
    .I(\a9.cnt_reg[4] ),
    .O(cnt9[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt9_5  (
    .I(\a9.cnt_reg[5] ),
    .O(cnt9[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt9_6  (
    .I(\a9.cnt_reg[6] ),
    .O(cnt9[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$multi_clocks.cnt9_7  (
    .I(\a9.cnt_reg[7] ),
    .O(cnt9[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_0  (
    .EN(1'h1),
    .I(design_clk_0),
    .O(\$iopadmap$design_clk_0 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_1  (
    .EN(1'h1),
    .I(design_clk_1),
    .O(\$iopadmap$design_clk_1 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_10  (
    .EN(1'h1),
    .I(design_clk_10),
    .O(\$iopadmap$design_clk_10 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_11  (
    .EN(1'h1),
    .I(design_clk_11),
    .O(\$iopadmap$design_clk_11 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_12  (
    .EN(1'h1),
    .I(design_clk_12),
    .O(\$iopadmap$design_clk_12 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_13  (
    .EN(1'h1),
    .I(design_clk_13),
    .O(\$iopadmap$design_clk_13 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_14  (
    .EN(1'h1),
    .I(design_clk_14),
    .O(\$iopadmap$design_clk_14 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_15  (
    .EN(1'h1),
    .I(design_clk_15),
    .O(\$iopadmap$design_clk_15 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_2  (
    .EN(1'h1),
    .I(design_clk_2),
    .O(\$iopadmap$design_clk_2 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_3  (
    .EN(1'h1),
    .I(design_clk_3),
    .O(\$iopadmap$design_clk_3 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_4  (
    .EN(1'h1),
    .I(design_clk_4),
    .O(\$iopadmap$design_clk_4 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_5  (
    .EN(1'h1),
    .I(design_clk_5),
    .O(\$iopadmap$design_clk_5 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_6  (
    .EN(1'h1),
    .I(design_clk_6),
    .O(\$iopadmap$design_clk_6 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_7  (
    .EN(1'h1),
    .I(design_clk_7),
    .O(\$iopadmap$design_clk_7 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_8  (
    .EN(1'h1),
    .I(design_clk_8),
    .O(\$iopadmap$design_clk_8 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.design_clk_9  (
    .EN(1'h1),
    .I(design_clk_9),
    .O(\$iopadmap$design_clk_9 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset0  (
    .EN(1'h1),
    .I(reset0),
    .O(\$iopadmap$reset0 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset1  (
    .EN(1'h1),
    .I(reset1),
    .O(\$iopadmap$reset1 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset10  (
    .EN(1'h1),
    .I(reset10),
    .O(\$iopadmap$reset10 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset11  (
    .EN(1'h1),
    .I(reset11),
    .O(\$iopadmap$reset11 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset12  (
    .EN(1'h1),
    .I(reset12),
    .O(\$iopadmap$reset12 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset13  (
    .EN(1'h1),
    .I(reset13),
    .O(\$iopadmap$reset13 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset14  (
    .EN(1'h1),
    .I(reset14),
    .O(\$iopadmap$reset14 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset15  (
    .EN(1'h1),
    .I(reset15),
    .O(\$iopadmap$reset15 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset2  (
    .EN(1'h1),
    .I(reset2),
    .O(\$iopadmap$reset2 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset3  (
    .EN(1'h1),
    .I(reset3),
    .O(\$iopadmap$reset3 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset4  (
    .EN(1'h1),
    .I(reset4),
    .O(\$iopadmap$reset4 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset5  (
    .EN(1'h1),
    .I(reset5),
    .O(\$iopadmap$reset5 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset6  (
    .EN(1'h1),
    .I(reset6),
    .O(\$iopadmap$reset6 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset7  (
    .EN(1'h1),
    .I(reset7),
    .O(\$iopadmap$reset7 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset8  (
    .EN(1'h1),
    .I(reset8),
    .O(\$iopadmap$reset8 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$multi_clocks.reset9  (
    .EN(1'h1),
    .I(reset9),
    .O(\$iopadmap$reset9 )
  );
endmodule
