# Copyright (C) 2023 Advanced Micro Devices, Inc.  All rights reserved.
# Copyright (c) 2021 Xilinx, Inc.  All rights reserved.
# SPDX-License-Identifier: MIT
%YAML 1.2
---
title: Bindings for QSPIPSU controller

maintainers:
  - Appana Durga Kedareswara Rao <appanad.durga.rao@xilinx.com>

type: driver

properties:
  compatible:
    OneOf:
      - items:
        - enum:
          - xlnx,zynqmp-qspi-1.0
        - enum:
          - xlnx,versal-qspi-1.0
  reg:
    description: Physical base address and size of the controller register map
  xlnx,clock-freq:
    description: Input clock frequency
  dma-coherent:
    description: Present if dma operations are coherent
    type: boolean

config:
    - XQspiPsu_Config
 
required:
    - compatible
    - reg: 1
    - xlnx,clock-freq
    - xlnx,connection-mode
    - xlnx,bus-width
    - dma-coherent
    - interrupts
    - interrupt-parent
    - ref-clk

examples:
   xqspipsu_polldata_polltimeout_interrupt_example.c:
    - interrupts
   xqspipsu_generic_flash_interrupt_example.c:
    - interrupts
   xqspipsu_write_protect_example.c:
    - interrupts
...
