// Seed: 356343855
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2
);
  assign id_4 = 1;
  wire id_5;
  assign module_1.id_2 = 0;
  wire id_6;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    input wand id_6
    , id_9,
    input supply1 id_7
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4
  );
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_16 = id_15;
  xnor primCall (
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_4,
      id_6,
      id_7,
      id_8,
      id_9
  );
  wire id_17;
  assign id_3 = 1;
  wire id_18;
  assign id_16[1'b0] = 1;
  tri  id_19 = 1'b0;
  wire id_20;
  assign id_10[1'd0] = {1'b0{1}};
  module_2 modCall_1 ();
endmodule
