{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709711551277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709711551278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  6 01:52:31 2024 " "Processing started: Wed Mar  6 01:52:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709711551278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711551278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711551278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709711551508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709711551508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "modulo.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_deco " "Found entity 1: ALU_deco" {  } { { "ALU_deco.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_case.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_case.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_case " "Found entity 1: ALU_case" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 suma_parametrizable " "Found entity 1: suma_parametrizable" {  } { { "suma_parametrizable.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/suma_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/decodificador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador6bits.sv 3 3 " "Found 3 design units, including 3 entities, in source file contador6bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador6Bits " "Found entity 1: contador6Bits" {  } { { "contador6Bits.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/contador6Bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557319 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClockDivider " "Found entity 2: ClockDivider" {  } { { "contador6Bits.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/contador6Bits.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557319 ""} { "Info" "ISGN_ENTITY_NAME" "3 ContadorNBits " "Found entity 3: ContadorNBits" {  } { { "contador6Bits.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/contador6Bits.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.sv 1 1 " "Found 1 design units, including 1 entities, in source file div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709711557320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_deco " "Elaborating entity \"ALU_deco\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709711557337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_case ALU_case:calculadora " "Elaborating entity \"ALU_case\" for hierarchy \"ALU_case:calculadora\"" {  } { { "ALU_deco.sv" "calculadora" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711557343 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_resultado_suma ALU_case.sv(51) " "Verilog HDL Always Construct warning at ALU_case.sv(51): variable \"temp_resultado_suma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_carry_suma ALU_case.sv(52) " "Verilog HDL Always Construct warning at ALU_case.sv(52): variable \"temp_carry_suma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_cero_suma ALU_case.sv(53) " "Verilog HDL Always Construct warning at ALU_case.sv(53): variable \"temp_cero_suma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_resultado_mult ALU_case.sv(60) " "Verilog HDL Always Construct warning at ALU_case.sv(60): variable \"temp_resultado_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_carry_mult ALU_case.sv(61) " "Verilog HDL Always Construct warning at ALU_case.sv(61): variable \"temp_carry_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_cero_mult ALU_case.sv(62) " "Verilog HDL Always Construct warning at ALU_case.sv(62): variable \"temp_cero_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_negativo_mult ALU_case.sv(63) " "Verilog HDL Always Construct warning at ALU_case.sv(63): variable \"temp_negativo_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_desbordamiento_mult ALU_case.sv(64) " "Verilog HDL Always Construct warning at ALU_case.sv(64): variable \"temp_desbordamiento_mult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_resultado_div ALU_case.sv(68) " "Verilog HDL Always Construct warning at ALU_case.sv(68): variable \"temp_resultado_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_carry_div ALU_case.sv(69) " "Verilog HDL Always Construct warning at ALU_case.sv(69): variable \"temp_carry_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_cero_div ALU_case.sv(70) " "Verilog HDL Always Construct warning at ALU_case.sv(70): variable \"temp_cero_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_negativo_div ALU_case.sv(71) " "Verilog HDL Always Construct warning at ALU_case.sv(71): variable \"temp_negativo_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_desbordamiento_div ALU_case.sv(72) " "Verilog HDL Always Construct warning at ALU_case.sv(72): variable \"temp_desbordamiento_div\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_resultado_mod ALU_case.sv(76) " "Verilog HDL Always Construct warning at ALU_case.sv(76): variable \"temp_resultado_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557344 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_carry_mod ALU_case.sv(77) " "Verilog HDL Always Construct warning at ALU_case.sv(77): variable \"temp_carry_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_cero_mod ALU_case.sv(78) " "Verilog HDL Always Construct warning at ALU_case.sv(78): variable \"temp_cero_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_negativo_mod ALU_case.sv(79) " "Verilog HDL Always Construct warning at ALU_case.sv(79): variable \"temp_negativo_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_desbordamiento_mod ALU_case.sv(80) " "Verilog HDL Always Construct warning at ALU_case.sv(80): variable \"temp_desbordamiento_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_case.sv(48) " "Verilog HDL Case Statement warning at ALU_case.sv(48): incomplete case statement has no default case item" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado ALU_case.sv(46) " "Verilog HDL Always Construct warning at ALU_case.sv(46): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ALU_case.sv(46) " "Verilog HDL Always Construct warning at ALU_case.sv(46): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cero ALU_case.sv(46) " "Verilog HDL Always Construct warning at ALU_case.sv(46): inferring latch(es) for variable \"cero\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negativo ALU_case.sv(46) " "Verilog HDL Always Construct warning at ALU_case.sv(46): inferring latch(es) for variable \"negativo\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "desbordamiento ALU_case.sv(46) " "Verilog HDL Always Construct warning at ALU_case.sv(46): inferring latch(es) for variable \"desbordamiento\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desbordamiento ALU_case.sv(46) " "Inferred latch for \"desbordamiento\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negativo ALU_case.sv(46) " "Inferred latch for \"negativo\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cero ALU_case.sv(46) " "Inferred latch for \"cero\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU_case.sv(46) " "Inferred latch for \"carry\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ALU_case.sv(46) " "Inferred latch for \"resultado\[0\]\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ALU_case.sv(46) " "Inferred latch for \"resultado\[1\]\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ALU_case.sv(46) " "Inferred latch for \"resultado\[2\]\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557345 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ALU_case.sv(46) " "Inferred latch for \"resultado\[3\]\" at ALU_case.sv(46)" {  } { { "ALU_case.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557346 "|ALU_deco|ALU_case:calculadora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma_parametrizable ALU_case:calculadora\|suma_parametrizable:suma " "Elaborating entity \"suma_parametrizable\" for hierarchy \"ALU_case:calculadora\|suma_parametrizable:suma\"" {  } { { "ALU_case.sv" "suma" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711557350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma ALU_case:calculadora\|suma_parametrizable:suma\|suma:generate_suma\[0\].sum_nc " "Elaborating entity \"suma\" for hierarchy \"ALU_case:calculadora\|suma_parametrizable:suma\|suma:generate_suma\[0\].sum_nc\"" {  } { { "suma_parametrizable.sv" "generate_suma\[0\].sum_nc" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/suma_parametrizable.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711557355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ALU_case:calculadora\|mult:multiplicacion " "Elaborating entity \"mult\" for hierarchy \"ALU_case:calculadora\|mult:multiplicacion\"" {  } { { "ALU_case.sv" "multiplicacion" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711557359 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C 0 mult.sv(6) " "Net \"C\" at mult.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "mult.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/mult.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709711557360 "|ALU_deco|ALU_case:calculadora|mult:multiplicacion"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N mult.sv(7) " "Output port \"N\" at mult.sv(7) has no driver" {  } { { "mult.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/mult.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711557360 "|ALU_deco|ALU_case:calculadora|mult:multiplicacion"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V mult.sv(8) " "Output port \"V\" at mult.sv(8) has no driver" {  } { { "mult.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/mult.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711557360 "|ALU_deco|ALU_case:calculadora|mult:multiplicacion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo ALU_case:calculadora\|modulo:mod " "Elaborating entity \"modulo\" for hierarchy \"ALU_case:calculadora\|modulo:mod\"" {  } { { "ALU_case.sv" "mod" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711557365 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C modulo.sv(9) " "Output port \"C\" at modulo.sv(9) has no driver" {  } { { "modulo.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711557366 "|ALU_deco|ALU_case:calculadora|modulo:mod"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N modulo.sv(10) " "Output port \"N\" at modulo.sv(10) has no driver" {  } { { "modulo.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711557366 "|ALU_deco|ALU_case:calculadora|modulo:mod"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V modulo.sv(11) " "Output port \"V\" at modulo.sv(11) has no driver" {  } { { "modulo.sv" "" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/modulo.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709711557366 "|ALU_deco|ALU_case:calculadora|modulo:mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:d1 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:d1\"" {  } { { "ALU_deco.sv" "d1" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_deco.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709711557376 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "div division " "Node instance \"div\" instantiates undefined entity \"division\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ALU_case.sv" "div" { Text "C:/Users/mario/OneDrive/Documentos/QUARTUS PROJECTS/gochoa_digital_design_lab_2024/laboratorio_2/ALU/ALU_case.sv" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709711557381 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709711557432 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar  6 01:52:37 2024 " "Processing ended: Wed Mar  6 01:52:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709711557432 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709711557432 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709711557432 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709711557432 ""}
