Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DESKTOP-M2TPG58
Date:        Sun Dec 05 15:41:46 2021
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Blinker_SWG16TR_syn.prj
ProductType: synplify_pro





log file: "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker_SWG16TR\Blinker_SWG16TR_Implmnt\Blinker_SWG16TR.srr"
Running: Blinker_SWG16TR_Implmnt in foreground

Running Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt

Running: compile (Compile) on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt
# Sun Dec 05 15:41:46 2021

Running: compile_flow (Compile Process) on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt
# Sun Dec 05 15:41:46 2021

Running: compiler (Compile Input) on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt
# Sun Dec 05 15:41:46 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker_SWG16TR\Blinker_SWG16TR_Implmnt\synwork\Blinker_SWG16TR_comp.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker_SWG16TR\Blinker_SWG16TR_Implmnt\Blinker_SWG16TR.srs

compiler completed
# Sun Dec 05 15:41:47 2021

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt
# Sun Dec 05 15:41:47 2021

multi_srs_gen completed
# Sun Dec 05 15:41:47 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker_SWG16TR\Blinker_SWG16TR_Implmnt\synwork\Blinker_SWG16TR_mult.srs to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker_SWG16TR\Blinker_SWG16TR_Implmnt\Blinker_SWG16TR.srs
Complete: Compile Process on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt

Running: premap (Pre-mapping) on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt
# Sun Dec 05 15:41:47 2021

premap completed with warnings
# Sun Dec 05 15:41:48 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt

Running: map (Map) on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt
# Sun Dec 05 15:41:48 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt
# Sun Dec 05 15:41:48 2021
Copied C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker_SWG16TR\Blinker_SWG16TR_Implmnt\synwork\Blinker_SWG16TR_m.srm to C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker_SWG16TR\Blinker_SWG16TR_Implmnt\Blinker_SWG16TR.srm

fpga_mapper completed with warnings
# Sun Dec 05 15:41:48 2021

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt
Complete: Logic Synthesis on Blinker_SWG16TR_syn|Blinker_SWG16TR_Implmnt

exit status=0

exit status=0

