// Seed: 3043388022
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5
);
  initial id_0 = id_5;
endmodule
module module_1 (
    input  wand  id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output wor   id_4
);
  wire id_6;
  module_0(
      id_1, id_0, id_2, id_3, id_1, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  module_2(
      id_4, id_4, id_4
  );
endmodule
