# Active CPU for UL area: CPUH = 0; CPUL = 1 
UL_CPU_ENTITY	1 
# 
# Active CPU for DL area: CPUH = 0; CPUL = 1 
DL_CPU_ENTITY	0 
# 
# UL area group num 
UL_GROUP_NUM	5 
# 
# UL area block type size, each line define a new block size 
UL_BLOCK_TYPE_SIZE      248
UL_BLOCK_TYPE_SIZE	2168 
UL_BLOCK_TYPE_SIZE      5240	
UL_BLOCK_TYPE_SIZE      10488	
# 
# UL area block type num., for the sizes defined in UL_BLOCK_TYPE_SIZE, how
# many of each size 
UL_BLOCK_TYPE_NUM	6400 
UL_BLOCK_TYPE_NUM       3300
UL_BLOCK_TYPE_NUM	 160
UL_BLOCK_TYPE_NUM	 84 
# 
# UL area cached-1/uncached-0 
UL_MEM_CACHED_CPUL	1 
UL_MEM_CACHED_CPUH	1 
# 
# DL area group num 
DL_GROUP_NUM	5
# 
# DL area block type size, each line define a new block size 
DL_BLOCK_TYPE_SIZE	248 
DL_BLOCK_TYPE_SIZE	632
DL_BLOCK_TYPE_SIZE	2168 
# 
# DL area block type num., for the sizes defined in DL_BLOCK_TYPE_SIZE, how
# many of each size 
DL_BLOCK_TYPE_NUM	3100
DL_BLOCK_TYPE_NUM	300
DL_BLOCK_TYPE_NUM	3350
# 
# DL area cached-1/uncached-0 
DL_MEM_CACHED_CPUL	1 
DL_MEM_CACHED_CPUH	1 


