

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_35_1_proc'
================================================================
* Date:           Fri Jan 22 14:16:59 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19| 0.190 us | 0.190 us |   19|   19|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |       10|       10|         3|          1|          1|     9|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       31|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      122|    -|
|Register             |        -|     -|      100|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      100|      153|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_109_p2                 |     +    |   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001          |    and   |   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln35_fu_103_p2                |   icmp   |   0|  0|   9|           4|           4|
    |ap_block_state1                    |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  31|          14|          11|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  50|         11|    1|         11|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_89_p4  |   9|          2|    4|          8|
    |gmem1_blk_n_AR             |   9|          2|    1|          2|
    |gmem1_blk_n_R              |   9|          2|    1|          2|
    |i_reg_85                   |   9|          2|    4|          8|
    |process_shape_blk_n        |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 122|         27|   15|         39|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln35_reg_130                 |   4|   0|    4|          0|
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |gmem1_addr_read_reg_135          |   8|   0|    8|          0|
    |gmem1_addr_reg_120               |  64|   0|   64|          0|
    |i_reg_85                         |   4|   0|    4|          0|
    |i_reg_85_pp0_iter1_reg           |   4|   0|    4|          0|
    |icmp_ln35_reg_126                |   1|   0|    1|          0|
    |icmp_ln35_reg_126_pp0_iter1_reg  |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 100|   0|  100|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_35_1_proc | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_35_1_proc | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_35_1_proc | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_VITIS_LOOP_35_1_proc | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_VITIS_LOOP_35_1_proc | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_VITIS_LOOP_35_1_proc | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_VITIS_LOOP_35_1_proc | return value |
|process_shape_dout     |  in |   64|   ap_fifo  |       process_shape       |    pointer   |
|process_shape_empty_n  |  in |    1|   ap_fifo  |       process_shape       |    pointer   |
|process_shape_read     | out |    1|   ap_fifo  |       process_shape       |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWLEN      | out |   32|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WDATA      | out |    8|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WSTRB      | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARLEN      | out |   32|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RDATA      |  in |    8|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |           gmem1           |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |           gmem1           |    pointer   |
|p_kernel_address0      | out |    4|  ap_memory |          p_kernel         |     array    |
|p_kernel_ce0           | out |    1|  ap_memory |          p_kernel         |     array    |
|p_kernel_we0           | out |    1|  ap_memory |          p_kernel         |     array    |
|p_kernel_d0            | out |    8|  ap_memory |          p_kernel         |     array    |
+-----------------------+-----+-----+------------+---------------------------+--------------+

