[INF:CM0023] Creating log file ../../build/tests/PpLppdr/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<82> s<81> l<16:1> el<1:18>
n<> u<1> t<Module_keyword> p<5> s<2> l<16:1> el<16:7>
n<top> u<2> t<StringConst> p<5> s<4> l<16:8> el<16:11>
n<> u<3> t<Port> p<4> l<16:12> el<16:12>
n<> u<4> t<List_of_ports> p<5> c<3> l<16:11> el<16:13>
n<> u<5> t<Module_nonansi_header> p<79> c<1> s<78> l<16:1> el<16:14>
n<> u<6> t<Lifetime_Automatic> p<72> s<71> l<18:8> el<18:17>
n<set_refgen_en> u<7> t<StringConst> p<71> s<69> l<18:18> el<18:31>
n<csr_read> u<8> t<StringConst> p<22> s<21> l<12:36> el<12:44>
n<DDR_CMN_OFFSET> u<9> t<StringConst> p<10> l<12:45> el<12:59>
n<> u<10> t<Primary_literal> p<11> c<9> l<12:45> el<12:59>
n<> u<11> t<Primary> p<12> c<10> l<12:45> el<12:59>
n<> u<12> t<Expression> p<21> c<11> s<16> l<12:45> el<12:59>
n<32'h00000008> u<13> t<IntConst> p<14> l<12:60> el<12:72>
n<> u<14> t<Primary_literal> p<15> c<13> l<12:60> el<12:72>
n<> u<15> t<Primary> p<16> c<14> l<12:60> el<12:72>
n<> u<16> t<Expression> p<21> c<15> s<20> l<12:60> el<12:72>
n<wdata> u<17> t<StringConst> p<18> l<12:74> el<12:79>
n<> u<18> t<Primary_literal> p<19> c<17> l<12:74> el<12:79>
n<> u<19> t<Primary> p<20> c<18> l<12:74> el<12:79>
n<> u<20> t<Expression> p<21> c<19> l<12:74> el<12:79>
n<> u<21> t<List_of_arguments> p<22> c<12> l<12:45> el<12:79>
n<> u<22> t<Subroutine_call> p<23> c<8> l<12:36> el<12:80>
n<> u<23> t<Subroutine_call_statement> p<24> c<22> l<12:36> el<12:81>
n<> u<24> t<Statement_item> p<25> c<23> l<12:36> el<12:81>
n<> u<25> t<Statement> p<26> c<24> l<12:36> el<12:81>
n<> u<26> t<Statement_or_null> p<66> c<25> s<45> l<12:36> el<12:81>
n<wdata> u<27> t<StringConst> p<28> l<13:36> el<13:41>
n<> u<28> t<Ps_or_hierarchical_identifier> p<35> c<27> s<34> l<13:36> el<13:41>
n<9> u<29> t<IntConst> p<30> l<13:42> el<13:43>
n<> u<30> t<Primary_literal> p<31> c<29> l<13:42> el<13:43>
n<> u<31> t<Primary> p<32> c<30> l<13:42> el<13:43>
n<> u<32> t<Expression> p<33> c<31> l<13:42> el<13:43>
n<> u<33> t<Bit_select> p<34> c<32> l<13:41> el<13:46>
n<> u<34> t<Select> p<35> c<33> l<13:41> el<13:46>
n<> u<35> t<Variable_lvalue> p<41> c<28> s<36> l<13:36> el<13:46>
n<> u<36> t<AssignOp_Assign> p<41> s<40> l<13:47> el<13:48>
n<en> u<37> t<StringConst> p<38> l<13:49> el<13:51>
n<> u<38> t<Primary_literal> p<39> c<37> l<13:49> el<13:51>
n<> u<39> t<Primary> p<40> c<38> l<13:49> el<13:51>
n<> u<40> t<Expression> p<41> c<39> l<13:49> el<13:51>
n<> u<41> t<Operator_assignment> p<42> c<35> l<13:36> el<13:51>
n<> u<42> t<Blocking_assignment> p<43> c<41> l<13:36> el<13:51>
n<> u<43> t<Statement_item> p<44> c<42> l<13:36> el<13:52>
n<> u<44> t<Statement> p<45> c<43> l<13:36> el<13:52>
n<> u<45> t<Statement_or_null> p<66> c<44> s<64> l<13:36> el<13:52>
n<csr_write> u<46> t<StringConst> p<60> s<59> l<14:36> el<14:45>
n<DDR_CMN_OFFSET> u<47> t<StringConst> p<48> l<14:46> el<14:60>
n<> u<48> t<Primary_literal> p<49> c<47> l<14:46> el<14:60>
n<> u<49> t<Primary> p<50> c<48> l<14:46> el<14:60>
n<> u<50> t<Expression> p<59> c<49> s<54> l<14:46> el<14:60>
n<32'h00000008> u<51> t<IntConst> p<52> l<14:61> el<14:73>
n<> u<52> t<Primary_literal> p<53> c<51> l<14:61> el<14:73>
n<> u<53> t<Primary> p<54> c<52> l<14:61> el<14:73>
n<> u<54> t<Expression> p<59> c<53> s<58> l<14:61> el<14:73>
n<wdata> u<55> t<StringConst> p<56> l<14:75> el<14:80>
n<> u<56> t<Primary_literal> p<57> c<55> l<14:75> el<14:80>
n<> u<57> t<Primary> p<58> c<56> l<14:75> el<14:80>
n<> u<58> t<Expression> p<59> c<57> l<14:75> el<14:80>
n<> u<59> t<List_of_arguments> p<60> c<50> l<14:46> el<14:80>
n<> u<60> t<Subroutine_call> p<61> c<46> l<14:36> el<14:81>
n<> u<61> t<Subroutine_call_statement> p<62> c<60> l<14:36> el<20:2>
n<> u<62> t<Statement_item> p<63> c<61> l<14:36> el<20:2>
n<> u<63> t<Statement> p<64> c<62> l<14:36> el<20:2>
n<> u<64> t<Statement_or_null> p<66> c<63> s<65> l<14:36> el<20:2>
n<> u<65> t<End> p<66> l<21:5> el<21:8>
n<> u<66> t<Seq_block> p<67> c<26> l<19:5> el<21:8>
n<> u<67> t<Statement_item> p<68> c<66> l<19:5> el<21:8>
n<> u<68> t<Statement> p<69> c<67> l<19:5> el<21:8>
n<> u<69> t<Statement_or_null> p<71> c<68> s<70> l<19:5> el<21:8>
n<> u<70> t<Endtask> p<71> l<22:1> el<22:8>
n<> u<71> t<Task_body_declaration> p<72> c<7> l<18:18> el<22:8>
n<> u<72> t<Task_declaration> p<73> c<6> l<18:3> el<22:8>
n<> u<73> t<Package_or_generate_item_declaration> p<74> c<72> l<18:3> el<22:8>
n<> u<74> t<Module_or_generate_item_declaration> p<75> c<73> l<18:3> el<22:8>
n<> u<75> t<Module_common_item> p<76> c<74> l<18:3> el<22:8>
n<> u<76> t<Module_or_generate_item> p<77> c<75> l<18:3> el<22:8>
n<> u<77> t<Non_port_module_item> p<78> c<76> l<18:3> el<22:8>
n<> u<78> t<Module_item> p<79> c<77> l<18:3> el<22:8>
n<> u<79> t<Module_declaration> p<80> c<5> l<16:1> el<25:10>
n<> u<80> t<Description> p<81> c<79> l<16:1> el<25:10>
n<> u<81> t<Source_text> p<82> c<80> l<16:1> el<25:10>
n<> u<82> t<Top_level_rule> l<16:1> el<26:1>
[WRN:PA0205] dut.sv:16: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:16: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:16: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/PpLppdr/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/PpLppdr/slpp_all//surelog.uhdm.chk.html...

[ERR:UH0704] dut.sv:14: UHDM coverage pointing to empty source line.

[INF:UH0710] Loading UHDM DB: ../../build/tests/PpLppdr/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:16:1: , endln:25:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_task: (work@top.set_refgen_en), line:18:3, endln:22:8, parent:work@top
    |vpiName:set_refgen_en
    |vpiFullName:work@top.set_refgen_en
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiStmt:
    \_begin: (work@top.set_refgen_en), line:19:5, endln:21:8, parent:work@top.set_refgen_en
      |vpiFullName:work@top.set_refgen_en
      |vpiStmt:
      \_func_call: (csr_read), line:12:36, endln:12:81, parent:work@top.set_refgen_en
        |vpiArgument:
        \_ref_obj: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:12:45, endln:12:59, parent:csr_read
          |vpiName:DDR_CMN_OFFSET
          |vpiFullName:work@top.set_refgen_en.DDR_CMN_OFFSET
        |vpiArgument:
        \_constant: , line:12:60, endln:12:72
          |vpiDecompile:32'h00000008
          |vpiSize:32
          |HEX:00000008
          |vpiConstType:5
        |vpiArgument:
        \_ref_obj: (work@top.set_refgen_en.wdata), line:12:74, endln:12:79, parent:csr_read
          |vpiName:wdata
          |vpiFullName:work@top.set_refgen_en.wdata
        |vpiName:csr_read
      |vpiStmt:
      \_assignment: , line:13:36, endln:13:51, parent:work@top.set_refgen_en
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@top.set_refgen_en.en), line:13:49, endln:13:51, parent:work@top.set_refgen_en
          |vpiName:en
          |vpiFullName:work@top.set_refgen_en.en
        |vpiLhs:
        \_bit_select: (work@top.set_refgen_en.wdata), line:13:36, endln:13:41, parent:work@top.set_refgen_en.wdata
          |vpiName:wdata
          |vpiFullName:work@top.set_refgen_en.wdata
          |vpiIndex:
          \_constant: , line:13:42, endln:13:43, parent:work@top.set_refgen_en.wdata
            |vpiDecompile:9
            |vpiSize:64
            |UINT:9
            |vpiConstType:9
      |vpiStmt:
      \_func_call: (csr_write), line:14:36, endln:20:2, parent:work@top.set_refgen_en
        |vpiArgument:
        \_ref_obj: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:14:46, endln:14:60, parent:csr_write
          |vpiName:DDR_CMN_OFFSET
          |vpiFullName:work@top.set_refgen_en.DDR_CMN_OFFSET
        |vpiArgument:
        \_constant: , line:14:61, endln:14:73
          |vpiDecompile:32'h00000008
          |vpiSize:32
          |HEX:00000008
          |vpiConstType:5
        |vpiArgument:
        \_ref_obj: (work@top.set_refgen_en.wdata), line:14:75, endln:14:80, parent:csr_write
          |vpiName:wdata
          |vpiFullName:work@top.set_refgen_en.wdata
        |vpiName:csr_write
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:16:1: , endln:25:10, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:16:1: , endln:25:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_task: (work@top.set_refgen_en), line:18:3, endln:22:8, parent:work@top
    |vpiName:set_refgen_en
    |vpiFullName:work@top.set_refgen_en
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiStmt:
    \_begin: (work@top.set_refgen_en), line:19:5, endln:21:8, parent:work@top.set_refgen_en
      |vpiFullName:work@top.set_refgen_en
      |vpiStmt:
      \_func_call: (csr_read), line:12:36, endln:12:81, parent:work@top.set_refgen_en
        |vpiArgument:
        \_ref_obj: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:12:45, endln:12:59, parent:csr_read
          |vpiName:DDR_CMN_OFFSET
          |vpiFullName:work@top.set_refgen_en.DDR_CMN_OFFSET
        |vpiArgument:
        \_constant: , line:12:60, endln:12:72
          |vpiDecompile:32'h00000008
          |vpiSize:32
          |HEX:00000008
          |vpiConstType:5
        |vpiArgument:
        \_ref_obj: (work@top.set_refgen_en.wdata), line:12:74, endln:12:79, parent:csr_read
          |vpiName:wdata
          |vpiFullName:work@top.set_refgen_en.wdata
        |vpiName:csr_read
      |vpiStmt:
      \_assignment: , line:13:36, endln:13:51, parent:work@top.set_refgen_en
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@top.set_refgen_en.en), line:13:49, endln:13:51
          |vpiName:en
          |vpiFullName:work@top.set_refgen_en.en
        |vpiLhs:
        \_bit_select: (work@top.set_refgen_en.wdata), line:13:36, endln:13:41, parent:work@top.set_refgen_en.wdata
          |vpiName:wdata
          |vpiFullName:work@top.set_refgen_en.wdata
          |vpiIndex:
          \_constant: , line:13:42, endln:13:43, parent:work@top.set_refgen_en.wdata
            |vpiDecompile:9
            |vpiSize:64
            |UINT:9
            |vpiConstType:9
      |vpiStmt:
      \_func_call: (csr_write), line:14:36, endln:20:2, parent:work@top.set_refgen_en
        |vpiArgument:
        \_ref_obj: (work@top.set_refgen_en.DDR_CMN_OFFSET), line:14:46, endln:14:60, parent:csr_write
          |vpiName:DDR_CMN_OFFSET
          |vpiFullName:work@top.set_refgen_en.DDR_CMN_OFFSET
        |vpiArgument:
        \_constant: , line:14:61, endln:14:73
          |vpiDecompile:32'h00000008
          |vpiSize:32
          |HEX:00000008
          |vpiConstType:5
        |vpiArgument:
        \_ref_obj: (work@top.set_refgen_en.wdata), line:14:75, endln:14:80, parent:csr_write
          |vpiName:wdata
          |vpiFullName:work@top.set_refgen_en.wdata
        |vpiName:csr_write
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:16:1: , endln:25:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5

