Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Sep  4 21:38:06 2020
| Host         : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical
| Design       : leaf
| Device       : 7z020clg400-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                        Instance                        |                   Module                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| leaf                                                   |                                     (top) |      18203 |      18167 |      36 |    0 | 13601 |     15 |    247 |            0 |
|   DigitRec_mono_inst                                   |                             DigitRec_mono |      16877 |      16877 |       0 |    0 | 11897 |     11 |    241 |            0 |
|     (DigitRec_mono_inst)                               |                             DigitRec_mono |       2352 |       2352 |       0 |    0 | 10930 |      0 |      0 |            0 |
|     DigitRec_mono_muxShg_U3                            |                      DigitRec_mono_muxShg |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxThq_U4                            |                      DigitRec_mono_muxThq |         96 |         96 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U10                           |                      DigitRec_mono_muxUhA |         64 |         64 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U11                           |                   DigitRec_mono_muxUhA_55 |         96 |         96 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U5                            |                   DigitRec_mono_muxUhA_56 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U6                            |                   DigitRec_mono_muxUhA_57 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U7                            |                   DigitRec_mono_muxUhA_58 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U8                            |                   DigitRec_mono_muxUhA_59 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |            0 |
|     DigitRec_mono_muxUhA_U9                            |                   DigitRec_mono_muxUhA_60 |        128 |        128 |       0 |    0 |     0 |      0 |      0 |            0 |
|     grp_popcount_fu_3350                               |                                  popcount |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3355                               |                               popcount_61 |       1479 |       1479 |       0 |    0 |    49 |      0 |      0 |            0 |
|     grp_popcount_fu_3360                               |                               popcount_62 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3365                               |                               popcount_63 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3370                               |                               popcount_64 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3375                               |                               popcount_65 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3380                               |                               popcount_66 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3385                               |                               popcount_67 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3390                               |                               popcount_68 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3395                               |                               popcount_69 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3400                               |                               popcount_70 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3405                               |                               popcount_71 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3410                               |                               popcount_72 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3415                               |                               popcount_73 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3420                               |                               popcount_74 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3425                               |                               popcount_75 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3430                               |                               popcount_76 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3435                               |                               popcount_77 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3440                               |                               popcount_78 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     grp_popcount_fu_3445                               |                               popcount_79 |        414 |        414 |       0 |    0 |    48 |      0 |      0 |            0 |
|     regslice_forward_Output_1_V_V_U                    |                          regslice_forward |         23 |         23 |       0 |    0 |     6 |      0 |      0 |            0 |
|       (regslice_forward_Output_1_V_V_U)                |                          regslice_forward |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       obuf_inst                                        |                                      obuf |         22 |         22 |       0 |    0 |     6 |      0 |      0 |            0 |
|     results_U                                          |                      DigitRec_mono_resQgW |         33 |         33 |       0 |    0 |     0 |      0 |      1 |            0 |
|       DigitRec_mono_resQgW_ram_U                       |                  DigitRec_mono_resQgW_ram |         33 |         33 |       0 |    0 |     0 |      0 |      1 |            0 |
|     test_set_V_U                                       |                      DigitRec_mono_tesbkb |       3934 |       3934 |       0 |    0 |     0 |     11 |      0 |            0 |
|       DigitRec_mono_tesbkb_ram_U                       |                  DigitRec_mono_tesbkb_ram |       3934 |       3934 |       0 |    0 |     0 |     11 |      0 |            0 |
|     training_set_V_0_U                                 |                      DigitRec_mono_tracud |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_157 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_10_U                                |                   DigitRec_mono_tracud_80 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_156 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_11_U                                |                   DigitRec_mono_tracud_81 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_155 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_12_U                                |                   DigitRec_mono_tracud_82 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_154 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_13_U                                |                   DigitRec_mono_tracud_83 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_153 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_14_U                                |                   DigitRec_mono_tracud_84 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_152 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_15_U                                |                   DigitRec_mono_tracud_85 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_151 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_16_U                                |                   DigitRec_mono_tracud_86 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_150 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_17_U                                |                   DigitRec_mono_tracud_87 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_149 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_18_U                                |                   DigitRec_mono_tracud_88 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_148 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_19_U                                |                   DigitRec_mono_tracud_89 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_147 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_1_U                                 |                   DigitRec_mono_tracud_90 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_146 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_20_U                                |                   DigitRec_mono_tracud_91 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_145 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_21_U                                |                   DigitRec_mono_tracud_92 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_144 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_22_U                                |                   DigitRec_mono_tracud_93 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_143 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_23_U                                |                   DigitRec_mono_tracud_94 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_142 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_24_U                                |                   DigitRec_mono_tracud_95 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_141 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_25_U                                |                   DigitRec_mono_tracud_96 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_140 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_26_U                                |                   DigitRec_mono_tracud_97 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_139 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_27_U                                |                   DigitRec_mono_tracud_98 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_138 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_28_U                                |                   DigitRec_mono_tracud_99 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_137 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_29_U                                |                  DigitRec_mono_tracud_100 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_136 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_2_U                                 |                  DigitRec_mono_tracud_101 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_135 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_30_U                                |                  DigitRec_mono_tracud_102 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_134 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_31_U                                |                  DigitRec_mono_tracud_103 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_133 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_32_U                                |                  DigitRec_mono_tracud_104 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_132 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_33_U                                |                  DigitRec_mono_tracud_105 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_131 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_34_U                                |                  DigitRec_mono_tracud_106 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_130 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_35_U                                |                  DigitRec_mono_tracud_107 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_129 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_36_U                                |                  DigitRec_mono_tracud_108 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_128 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_37_U                                |                  DigitRec_mono_tracud_109 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_127 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_38_U                                |                  DigitRec_mono_tracud_110 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_126 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_39_U                                |                  DigitRec_mono_tracud_111 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_125 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_3_U                                 |                  DigitRec_mono_tracud_112 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_124 |         22 |         22 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_4_U                                 |                  DigitRec_mono_tracud_113 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_123 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_5_U                                 |                  DigitRec_mono_tracud_114 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_122 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_6_U                                 |                  DigitRec_mono_tracud_115 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_121 |          1 |          1 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_7_U                                 |                  DigitRec_mono_tracud_116 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_120 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_8_U                                 |                  DigitRec_mono_tracud_117 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |              DigitRec_mono_tracud_ram_119 |         11 |         11 |       0 |    0 |     0 |      0 |      6 |            0 |
|     training_set_V_9_U                                 |                  DigitRec_mono_tracud_118 |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|       DigitRec_mono_tracud_ram_U                       |                  DigitRec_mono_tracud_ram |         21 |         21 |       0 |    0 |     0 |      0 |      6 |            0 |
|   leaf_interface_inst                                  |                            leaf_interface |       1326 |       1290 |      36 |    0 |  1704 |      4 |      6 |            0 |
|     ConCtrl                                            |                           Config_Controls |         12 |         12 |       0 |    0 |   118 |      0 |      0 |            0 |
|     ExCtrl                                             |                           Extract_Control |        100 |        100 |       0 |    0 |    77 |      0 |      0 |            0 |
|     sfc                                                |                       Stream_Flow_Control |       1214 |       1178 |      36 |    0 |  1509 |      4 |      6 |            0 |
|       ConCtrl                                          |                             converge_ctrl |        250 |        214 |      36 |    0 |   227 |      0 |      0 |            0 |
|         (ConCtrl)                                      |                             converge_ctrl |        160 |        160 |       0 |    0 |   129 |      0 |      0 |            0 |
|         rise_detect_u                                  |                               rise_detect |         13 |         13 |       0 |    0 |     6 |      0 |      0 |            0 |
|         xpm_fifo_sync_inst                             |                             xpm_fifo_sync |         77 |         41 |      36 |    0 |    92 |      0 |      0 |            0 |
|           (xpm_fifo_sync_inst)                         |                             xpm_fifo_sync |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           xpm_fifo_base_inst                           |                             xpm_fifo_base |         77 |         41 |      36 |    0 |    92 |      0 |      0 |            0 |
|             (xpm_fifo_base_inst)                       |                             xpm_fifo_base |          2 |          2 |       0 |    0 |    19 |      0 |      0 |            0 |
|             gen_sdpram.xpm_memory_base_inst            |                           xpm_memory_base |         36 |          0 |      36 |    0 |    49 |      0 |      0 |            0 |
|             rdp_inst                                   |                       xpm_counter_updn_50 |         17 |         17 |       0 |    0 |     5 |      0 |      0 |            0 |
|             rdpp1_inst                                 |       xpm_counter_updn__parameterized0_51 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|             rst_d1_inst                                |                       xpm_fifo_reg_bit_52 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             wrp_inst                                   |                       xpm_counter_updn_53 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|             wrpp1_inst                                 |       xpm_counter_updn__parameterized0_54 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|             xpm_fifo_rst_inst                          |                              xpm_fifo_rst |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|       ipc                                              |                        Input_Port_Cluster |        279 |        279 |       0 |    0 |   390 |      4 |      2 |            0 |
|         input_port_inst[0].IPort                       |                                Input_Port |        143 |        143 |       0 |    0 |   195 |      2 |      1 |            0 |
|           (input_port_inst[0].IPort)                   |                                Input_Port |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           data_converter_inst                          |                 data_converter__xdcDup__1 |         94 |         94 |       0 |    0 |   134 |      0 |      1 |            0 |
|             (data_converter_inst)                      |                 data_converter__xdcDup__1 |         11 |         11 |       0 |    0 |     1 |      0 |      0 |            0 |
|             xpm_fifo_async2user                        |                 xpm_fifo_async__xdcDup__1 |         83 |         83 |       0 |    0 |   133 |      0 |      1 |            0 |
|               (xpm_fifo_async2user)                    |                 xpm_fifo_async__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     |  xpm_fifo_base__parameterized0__xdcDup__1 |         83 |         83 |       0 |    0 |   133 |      0 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) |  xpm_fifo_base__parameterized0__xdcDup__1 |          2 |          2 |       0 |    0 |    21 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |              xpm_cdc_gray__parameterized0 |          6 |          6 |       0 |    0 |    15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |                              xpm_cdc_gray |          5 |          5 |       0 |    0 |    12 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |                       xpm_fifo_reg_vec_40 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized0_41 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |                       xpm_fifo_reg_vec_42 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized0_43 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized0__6 |          6 |          6 |       0 |    0 |    15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |                           xpm_cdc_gray__6 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |           xpm_memory_base__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|                 rdp_inst                               |                       xpm_counter_updn_44 |          8 |          8 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 rdpp1_inst                             |       xpm_counter_updn__parameterized0_45 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 rst_d1_inst                            |                       xpm_fifo_reg_bit_46 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 wrp_inst                               |                       xpm_counter_updn_47 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 wrpp1_inst                             |       xpm_counter_updn__parameterized0_48 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 wrpp2_inst                             |       xpm_counter_updn__parameterized1_49 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                      |   xpm_fifo_rst__parameterized0__xdcDup__1 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                  |   xpm_fifo_rst__parameterized0__xdcDup__1 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                          xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           rbi                                          |                              read_b_in_39 |         47 |         47 |       0 |    0 |    20 |      0 |      0 |            0 |
|           wbi                                          |                                write_b_in |          2 |          2 |       0 |    0 |    41 |      0 |      0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                      xpm_memory_tdpram__3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                      xpm_memory_tdpram__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized0__3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                         xpm_memory_tdpram |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                         xpm_memory_tdpram |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             xpm_memory_base_inst                       |           xpm_memory_base__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|         input_port_inst[1].IPort                       |                Input_Port__parameterized0 |        136 |        136 |       0 |    0 |   195 |      2 |      1 |            0 |
|           (input_port_inst[1].IPort)                   |                Input_Port__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           data_converter_inst                          |                            data_converter |         87 |         87 |       0 |    0 |   134 |      0 |      1 |            0 |
|             (data_converter_inst)                      |                            data_converter |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|             xpm_fifo_async2user                        |                            xpm_fifo_async |         83 |         83 |       0 |    0 |   133 |      0 |      1 |            0 |
|               (xpm_fifo_async2user)                    |                            xpm_fifo_async |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               gnuram_async_fifo.xpm_fifo_base_inst     |             xpm_fifo_base__parameterized0 |         83 |         83 |       0 |    0 |   133 |      0 |      1 |            0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst) |             xpm_fifo_base__parameterized0 |          2 |          2 |       0 |    0 |    21 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized0__5 |          6 |          6 |       0 |    0 |    15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst          |                           xpm_cdc_gray__5 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg              |                          xpm_fifo_reg_vec |          6 |          6 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_cdc_pntr.rpw_gray_reg_dc           |          xpm_fifo_reg_vec__parameterized0 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg              |                       xpm_fifo_reg_vec_34 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc           |       xpm_fifo_reg_vec__parameterized0_35 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst       |           xpm_cdc_gray__parameterized0__4 |          6 |          6 |       0 |    0 |    15 |      0 |      0 |            0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst          |                           xpm_cdc_gray__4 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |            0 |
|                 gen_sdpram.xpm_memory_base_inst        |        xpm_memory_base__parameterized1__2 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|                 rdp_inst                               |                          xpm_counter_updn |          8 |          8 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 rdpp1_inst                             |          xpm_counter_updn__parameterized0 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 rst_d1_inst                            |                       xpm_fifo_reg_bit_36 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 wrp_inst                               |                       xpm_counter_updn_37 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|                 wrpp1_inst                             |       xpm_counter_updn__parameterized0_38 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 wrpp2_inst                             |          xpm_counter_updn__parameterized1 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 xpm_fifo_rst_inst                      |   xpm_fifo_rst__parameterized0__xdcDup__2 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                   (xpm_fifo_rst_inst)                  |   xpm_fifo_rst__parameterized0__xdcDup__2 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                   gen_rst_ic.rrst_wr_inst              |                      xpm_cdc_sync_rst__21 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                   gen_rst_ic.wrst_rd_inst              |                      xpm_cdc_sync_rst__20 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           rbi                                          |                                 read_b_in |         47 |         47 |       0 |    0 |    20 |      0 |      0 |            0 |
|           wbi                                          |                write_b_in__parameterized0 |          2 |          2 |       0 |    0 |    41 |      0 |      0 |            0 |
|           xpm_memory_tdpram_inst_0                     |                      xpm_memory_tdpram__1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             (xpm_memory_tdpram_inst_0)                 |                      xpm_memory_tdpram__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized0__1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|           xpm_memory_tdpram_inst_1                     |                      xpm_memory_tdpram__2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             (xpm_memory_tdpram_inst_1)                 |                      xpm_memory_tdpram__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             xpm_memory_base_inst                       |        xpm_memory_base__parameterized0__2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|       opc                                              |                       Output_Port_Cluster |        685 |        685 |       0 |    0 |   892 |      0 |      4 |            0 |
|         output_port_cluster[0].OPort                   |                    Output_Port__xdcDup__1 |        150 |        150 |       0 |    0 |   223 |      0 |      1 |            0 |
|           (output_port_cluster[0].OPort)               |                    Output_Port__xdcDup__1 |         11 |         11 |       0 |    0 |    15 |      0 |      0 |            0 |
|           xpm_fifo_async_inst                          | xpm_fifo_async__parameterized0__xdcDup__1 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|             (xpm_fifo_async_inst)                      | xpm_fifo_async__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |  xpm_fifo_base__parameterized1__xdcDup__1 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |  xpm_fifo_base__parameterized1__xdcDup__1 |          4 |          4 |       0 |    0 |    33 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |              xpm_cdc_gray__parameterized2 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |              xpm_cdc_gray__parameterized1 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |       xpm_fifo_reg_vec__parameterized1_24 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg_dc             |       xpm_fifo_reg_vec__parameterized2_25 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |       xpm_fifo_reg_vec__parameterized1_26 |          1 |          1 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg_dc             |       xpm_fifo_reg_vec__parameterized2_27 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__14 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__14 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |           xpm_memory_base__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|               rdp_inst                                 |       xpm_counter_updn__parameterized2_28 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               rdpp1_inst                               |       xpm_counter_updn__parameterized3_29 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|               rst_d1_inst                              |                       xpm_fifo_reg_bit_30 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               wrp_inst                                 |       xpm_counter_updn__parameterized2_31 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized3_32 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |            0 |
|               wrpp2_inst                               |       xpm_counter_updn__parameterized4_33 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               xpm_fifo_rst_inst                        |   xpm_fifo_rst__parameterized0__xdcDup__3 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                 (xpm_fifo_rst_inst)                    |   xpm_fifo_rst__parameterized0__xdcDup__3 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__18 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         output_port_cluster[1].OPort                   |                    Output_Port__xdcDup__2 |        189 |        189 |       0 |    0 |   223 |      0 |      1 |            0 |
|           (output_port_cluster[1].OPort)               |                    Output_Port__xdcDup__2 |         50 |         50 |       0 |    0 |    15 |      0 |      0 |            0 |
|           xpm_fifo_async_inst                          | xpm_fifo_async__parameterized0__xdcDup__2 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|             (xpm_fifo_async_inst)                      | xpm_fifo_async__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |  xpm_fifo_base__parameterized1__xdcDup__2 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |  xpm_fifo_base__parameterized1__xdcDup__2 |          4 |          4 |       0 |    0 |    33 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__13 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__13 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |       xpm_fifo_reg_vec__parameterized1_14 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg_dc             |       xpm_fifo_reg_vec__parameterized2_15 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |       xpm_fifo_reg_vec__parameterized1_16 |          1 |          1 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg_dc             |       xpm_fifo_reg_vec__parameterized2_17 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__12 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__12 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |        xpm_memory_base__parameterized2__6 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|               rdp_inst                                 |       xpm_counter_updn__parameterized2_18 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               rdpp1_inst                               |       xpm_counter_updn__parameterized3_19 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|               rst_d1_inst                              |                       xpm_fifo_reg_bit_20 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               wrp_inst                                 |       xpm_counter_updn__parameterized2_21 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized3_22 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |            0 |
|               wrpp2_inst                               |       xpm_counter_updn__parameterized4_23 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               xpm_fifo_rst_inst                        |   xpm_fifo_rst__parameterized0__xdcDup__4 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                 (xpm_fifo_rst_inst)                    |   xpm_fifo_rst__parameterized0__xdcDup__4 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__17 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__16 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         output_port_cluster[2].OPort                   |                    Output_Port__xdcDup__3 |        197 |        197 |       0 |    0 |   223 |      0 |      1 |            0 |
|           (output_port_cluster[2].OPort)               |                    Output_Port__xdcDup__3 |         58 |         58 |       0 |    0 |    15 |      0 |      0 |            0 |
|           xpm_fifo_async_inst                          | xpm_fifo_async__parameterized0__xdcDup__3 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|             (xpm_fifo_async_inst)                      | xpm_fifo_async__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |  xpm_fifo_base__parameterized1__xdcDup__3 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |  xpm_fifo_base__parameterized1__xdcDup__3 |          4 |          4 |       0 |    0 |    33 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__11 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__11 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |        xpm_fifo_reg_vec__parameterized1_4 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg_dc             |        xpm_fifo_reg_vec__parameterized2_5 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |        xpm_fifo_reg_vec__parameterized1_6 |          1 |          1 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg_dc             |        xpm_fifo_reg_vec__parameterized2_7 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |          xpm_cdc_gray__parameterized2__10 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |          xpm_cdc_gray__parameterized1__10 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |        xpm_memory_base__parameterized2__5 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|               rdp_inst                                 |        xpm_counter_updn__parameterized2_8 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               rdpp1_inst                               |        xpm_counter_updn__parameterized3_9 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|               rst_d1_inst                              |                       xpm_fifo_reg_bit_10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               wrp_inst                                 |       xpm_counter_updn__parameterized2_11 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               wrpp1_inst                               |       xpm_counter_updn__parameterized3_12 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |            0 |
|               wrpp2_inst                               |       xpm_counter_updn__parameterized4_13 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               xpm_fifo_rst_inst                        |   xpm_fifo_rst__parameterized0__xdcDup__5 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                 (xpm_fifo_rst_inst)                    |   xpm_fifo_rst__parameterized0__xdcDup__5 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__15 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         output_port_cluster[3].OPort                   |                               Output_Port |        149 |        149 |       0 |    0 |   223 |      0 |      1 |            0 |
|           (output_port_cluster[3].OPort)               |                               Output_Port |         10 |         10 |       0 |    0 |    15 |      0 |      0 |            0 |
|           xpm_fifo_async_inst                          |            xpm_fifo_async__parameterized0 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|             (xpm_fifo_async_inst)                      |            xpm_fifo_async__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             gnuram_async_fifo.xpm_fifo_base_inst       |             xpm_fifo_base__parameterized1 |        139 |        139 |       0 |    0 |   208 |      0 |      1 |            0 |
|               (gnuram_async_fifo.xpm_fifo_base_inst)   |             xpm_fifo_base__parameterized1 |          4 |          4 |       0 |    0 |    33 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_dc_inst         |           xpm_cdc_gray__parameterized2__9 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.rd_pntr_cdc_inst            |           xpm_cdc_gray__parameterized1__9 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg                |          xpm_fifo_reg_vec__parameterized1 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.rpw_gray_reg_dc             |          xpm_fifo_reg_vec__parameterized2 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg                |        xpm_fifo_reg_vec__parameterized1_0 |          1 |          1 |       0 |    0 |     7 |      0 |      0 |            0 |
|               gen_cdc_pntr.wpr_gray_reg_dc             |        xpm_fifo_reg_vec__parameterized2_1 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_dc_inst         |           xpm_cdc_gray__parameterized2__8 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |            0 |
|               gen_cdc_pntr.wr_pntr_cdc_inst            |           xpm_cdc_gray__parameterized1__8 |          9 |          9 |       0 |    0 |    21 |      0 |      0 |            0 |
|               gen_sdpram.xpm_memory_base_inst          |        xpm_memory_base__parameterized2__4 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|               rdp_inst                                 |          xpm_counter_updn__parameterized2 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               rdpp1_inst                               |          xpm_counter_updn__parameterized3 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |            0 |
|               rst_d1_inst                              |                          xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               wrp_inst                                 |        xpm_counter_updn__parameterized2_2 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |            0 |
|               wrpp1_inst                               |        xpm_counter_updn__parameterized3_3 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |            0 |
|               wrpp2_inst                               |          xpm_counter_updn__parameterized4 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|               xpm_fifo_rst_inst                        |              xpm_fifo_rst__parameterized0 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|                 (xpm_fifo_rst_inst)                    |              xpm_fifo_rst__parameterized0 |         20 |         20 |       0 |    0 |    13 |      0 |      0 |            0 |
|                 gen_rst_ic.rrst_wr_inst                |                      xpm_cdc_sync_rst__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 gen_rst_ic.wrst_rd_inst                |                      xpm_cdc_sync_rst__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
+--------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+


