<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — gate stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="power.html">power</a></span> (33)
<br/><span class="tag"><a href="circuit.html">circuit</a></span> (25)
<br/><span class="tag"><a href="base.html">base</a></span> (22)
<br/><span class="tag"><a href="level.html">level</a></span> (19)
<br/><span class="tag"><a href="clock.html">clock</a></span> (18)
</div>
<h2><span class="ttl">Stem</span> gate$ (<a href="../words.html">all stems</a>)</h2>
<h3>120 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CakirM.html">DATE-2015-CakirM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hardware Trojan detection for gate-level ICs using signal correlation based clustering (<abbr title="Burçin Çakir">BÇ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 471–476.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CalayirDWP.html">DATE-2015-CalayirDWP</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Analog neuromorphic computing enabled by multi-gate programmable resistive devices (<abbr title="Vehbi Calayir">VC</abbr>, <abbr title="Mohamed Darwish">MD</abbr>, <abbr title="Jeffrey A. Weldon">JAW</abbr>, <abbr title="Larry Pileggi">LP</abbr>), pp. 928–931.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CasagrandeR.html">DATE-2015-CasagrandeR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>GTFUZZ: a novel algorithm for robust dynamic power optimization via gate sizing with fuzzy games (<abbr title="Tony Casagrande">TC</abbr>, <abbr title="Nagarajan Ranganathan">NR</abbr>), pp. 677–682.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiuHDCPKKTR.html">DATE-2015-LiuHDCPKKTR</a></dt><dd>Clock domain crossing aware sequential clock gating (<abbr title="Jianfeng Liu">JL</abbr>, <abbr title="Mi-Suk Hong">MSH</abbr>, <abbr title="Kyung Tae Do">KTD</abbr>, <abbr title="Jung Yun Choi">JYC</abbr>, <abbr title="Jaehong Park">JP</abbr>, <abbr title="Mohit Kumar">MK</abbr>, <abbr title="Manish Kumar">MK</abbr>, <abbr title="Nikhil Tripathi">NT</abbr>, <abbr title="Abhishek Ranjan">AR</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiXWNP.html">DATE-2015-LiXWNP</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique (<abbr title="Ji Li">JL</abbr>, <abbr title="Qing Xie">QX</abbr>, <abbr title="Yanzhi Wang">YW</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1579–1582.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-MirhosseiniSFMS.html">DATE-2015-MirhosseiniSFMS</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>An energy-efficient virtual channel power-gating mechanism for on-chip networks (<abbr title="Amirhossein Mirhosseini">AM</abbr>, <abbr title="Mohammad Sadrosadati">MS</abbr>, <abbr title="Ali Fakhrzadehgan">AF</abbr>, <abbr title="Mehdi Modarressi">MM</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), pp. 1527–1532.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-OyaSYT.html">DATE-2015-OyaSYT</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>A score-based classification method for identifying hardware-trojans at gate-level netlists (<abbr title="Masaru Oya">MO</abbr>, <abbr title="Youhua Shi">YS</abbr>, <abbr title="Masao Yanagisawa">MY</abbr>, <abbr title="Nozomu Togawa">NT</abbr>), pp. 465–470.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ShutoYS.html">DATE-2015-ShutoYS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/comparative.html" title="comparative">#comparative</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology (<abbr title="Yusuke Shuto">YS</abbr>, <abbr title="Shuu'ichirou Yamamoto">SY</abbr>, <abbr title="Satoshi Sugahara">SS</abbr>), pp. 866–871.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-WangWXWWYDLMW.html">DATE-2015-WangWXWWYDLMW</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Adaptively tolerate power-gating-induced power/ground noise under process variations (<abbr title="Zhe Wang">ZW</abbr>, <abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Zhehui Wang">ZW</abbr>, <abbr title="Peng Yang">PY</abbr>, <abbr title="Luan H. K. Duong">LHKD</abbr>, <abbr title="Haoran Li">HL</abbr>, <abbr title="Rafael Kioji Vivas Maeda">RKVM</abbr>, <abbr title="Zhifei Wang">ZW</abbr>), pp. 483–488.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ecsa.png" alt="ECSA"/><a href="../ECSA-2015-Jansen.html">ECSA-2015-Jansen</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/ecosystem.html" title="ecosystem">#ecosystem</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>Opening the Ecosystem Flood Gates: Architecture Challenges of Opening Interfaces Within a Product Portfolio (<abbr title="Slinger Jansen">SJ</abbr>), pp. 121–136.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2015-AmanoS.html">LATA-2015-AmanoS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>A Nonuniform Circuit Class with Multilayer of Threshold Gates Having Super Quasi Polynomial Size Lower Bounds Against NEXP (<abbr title="Kazuyuki Amano">KA</abbr>, <abbr title="Atsushi Saito">AS</abbr>), pp. 461–472.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2015-DantecF.html">CSCW-2015-DantecF</a> <span class="tag"><a href="../tag/research.html" title="research">#research</a></span></dt><dd>Strangers at the Gate: Gaining Access, Building Rapport, and Co-Constructing Community-Based Research (<abbr title="Christopher A. Le Dantec">CALD</abbr>, <abbr title="Sarah Fox">SF</abbr>), pp. 1348–1358.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2015-ChungGCB.html">ICML-2015-ChungGCB</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Gated Feedback Recurrent Neural Networks (<abbr title="Junyoung Chung">JC</abbr>, <abbr title="Çaglar Gülçehre">ÇG</abbr>, <abbr title="Kyunghyun Cho">KC</abbr>, <abbr title="Yoshua Bengio">YB</abbr>), pp. 2067–2075.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../SAT-2015-IserMS.html">SAT-2015-IserMS</a> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Recognition of Nested Gates in CNF Formulas (<abbr title="Markus Iser">MI</abbr>, <abbr title="Norbert Manthey">NM</abbr>, <abbr title="Carsten Sinz">CS</abbr>), pp. 255–271.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-AhmadC.html">DATE-2014-AhmadC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast STA prediction-based gate-level timing simulation (<abbr title="Tariq B. Ahmad">TBA</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ConosMDP.html">DATE-2014-ConosMDP</a> <span class="tag"><a href="../tag/coordination.html" title="coordination">#coordination</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Provably minimal energy using coordinated DVS and power gating (<abbr title="Nathaniel A. Conos">NAC</abbr>, <abbr title="Saro Meguerdichian">SM</abbr>, <abbr title="Foad Dabiri">FD</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-GholipourCSC.html">DATE-2014-GholipourCSC</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Highly accurate SPICE-compatible modeling for single- and double-gate GNRFETs with studies on technology scaling (<abbr title="Morteza Gholipour">MG</abbr>, <abbr title="Ying-Yu Chen">YYC</abbr>, <abbr title="Amit Sangai">AS</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KondoKSWTNWAMKUKN.html">DATE-2014-KondoKSWTNWAMKUKN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span></dt><dd>Design and evaluation of fine-grained power-gating for embedded microprocessors (<abbr title="Masaaki Kondo">MK</abbr>, <abbr title="Hiroaki Kobayashi">HK</abbr>, <abbr title="Ryuichi Sakamoto">RS</abbr>, <abbr title="Motoki Wada">MW</abbr>, <abbr title="Jun Tsukamoto">JT</abbr>, <abbr title="Mitaro Namiki">MN</abbr>, <abbr title="Weihan Wang">WW</abbr>, <abbr title="Hideharu Amano">HA</abbr>, <abbr title="Kensaku Matsunaga">KM</abbr>, <abbr title="Masaru Kudo">MK</abbr>, <abbr title="Kimiyoshi Usami">KU</abbr>, <abbr title="Toshiya Komoda">TK</abbr>, <abbr title="Hiroshi Nakamura">HN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2014-Williams.html">STOC-2014-Williams</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>New algorithms and lower bounds for circuits with linear threshold gates (<abbr title="Ryan Williams">RW</abbr>), pp. 194–202.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2014-LuWZ.html">ICALP-v1-2014-LuWZ</a> <span class="tag"><a href="../tag/fibonacci.html" title="fibonacci">#fibonacci</a></span></dt><dd>FPTAS for Weighted Fibonacci Gates and Its Applications (<abbr title="Pinyan Lu">PL</abbr>, <abbr title="Menghui Wang">MW</abbr>, <abbr title="Chihao Zhang">CZ</abbr>), pp. 787–799.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GaillardonABMSLM.html">DATE-2013-GaillardonABMSLM</a></dt><dd>Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs (<abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Shashikanth Bobba">SB</abbr>, <abbr title="Michele De Marchi">MDM</abbr>, <abbr title="Davide Sacchetto">DS</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-JoshiLBBG.html">DATE-2013-JoshiLBBG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits (<abbr title="Smriti Joshi">SJ</abbr>, <abbr title="Anne Lombardot">AL</abbr>, <abbr title="Marc Belleville">MB</abbr>, <abbr title="Edith Beigné">EB</abbr>, <abbr title="Stéphane Girard">SG</abbr>), pp. 1056–1057.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-KahngKP.html">DATE-2013-KahngKP</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Active-mode leakage reduction with data-retained power gating (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Seokhyeong Kang">SK</abbr>, <abbr title="Bongil Park">BP</abbr>), pp. 1209–1214.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-LivramentoGGJ.html">DATE-2013-LivramentoGGJ</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and efficient lagrangian relaxation-based discrete gate sizing (<abbr title="Vinicius S. Livramento">VSL</abbr>, <abbr title="Chrystian Guth">CG</abbr>, <abbr title="José Luís Güntzel">JLG</abbr>, <abbr title="Marcelo O. Johann">MOJ</abbr>), pp. 1855–1860.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MiryalaMCMP.html">DATE-2013-MiryalaMCMP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A verilog-a model for reconfigurable logic gates based on graphene pn-junctions (<abbr title="Sandeep Miryala">SM</abbr>, <abbr title="Mehrdad Montazeri">MM</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 877–880.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MishchenkoEBBMN.html">DATE-2013-MishchenkoEBBMN</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/revisited.html" title="revisited">#revisited</a></span></dt><dd>GLA: gate-level abstraction revisited (<abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Niklas Eén">NE</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Jason Baumgartner">JB</abbr>, <abbr title="Hari Mony">HM</abbr>, <abbr title="Pradeep Kumar Nalla">PKN</abbr>), pp. 1399–1404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-TuHC.html">DATE-2013-TuHC</a></dt><dd>Co-synthesis of data paths and clock control paths for minimum-period clock gating (<abbr title="Wen-Pin Tu">WPT</abbr>, <abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Chun-Hua Cheng">CHC</abbr>), pp. 1831–1836.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangXZWYWNW.html">DATE-2013-WangXZWYWNW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories (<abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Wei Zhang">WZ</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Yaoyao Ye">YY</abbr>, <abbr title="Zhehui Wang">ZW</abbr>, <abbr title="Mahdi Nikdast">MN</abbr>, <abbr title="Zhe Wang">ZW</abbr>), pp. 1221–1224.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-c2-2013-AlainO.html">ICML-c2-2013-AlainO</a></dt><dd>Gated Autoencoders with Tied Input Weights (<abbr title="Alain Droniou">AD</abbr>, <abbr title="Olivier Sigaud">OS</abbr>), pp. 154–162.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-c2-2013-SohnZLL.html">ICML-c2-2013-SohnZLL</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span></dt><dd>Learning and Selecting Features Jointly with Point-wise Gated Boltzmann Machines (<abbr title="Kihyuk Sohn">KS</abbr>, <abbr title="Guanyu Zhou">GZ</abbr>, <abbr title="Chansoo Lee">CL</abbr>, <abbr title="Honglak Lee">HL</abbr>), pp. 217–225.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-ParkPC.html">CASE-2012-ParkPC</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span></dt><dd>Design automation of valve gate locations and open timing for injection molding of an automotive instrument panel (<abbr title="C.-H. Park">CHP</abbr>, <abbr title="B.-G. Pyo">BGP</abbr>, <abbr title="D.-H. Choi">DHC</abbr>), pp. 843–845.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-JeongKKRS.html">DATE-2012-JeongKKRS</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MAPG: Memory access power gating (<abbr title="Kwangok Jeong">KJ</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Seokhyeong Kang">SK</abbr>, <abbr title="Tajana Simunic Rosing">TSR</abbr>, <abbr title="Richard D. Strong">RDS</abbr>), pp. 1054–1059.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-PellegriniSCFHJAAB.html">DATE-2012-PellegriniSCFHJAAB</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>CrashTest’ing SWAT: Accurate, gate-level evaluation of symptom-based resiliency solutions (<abbr title="Andrea Pellegrini">AP</abbr>, <abbr title="Robert Smolinski">RS</abbr>, <abbr title="Lei Chen">LC</abbr>, <abbr title="Xin Fu">XF</abbr>, <abbr title="Siva Kumar Sastry Hari">SKSH</abbr>, <abbr title="Junhao Jiang">JJ</abbr>, <abbr title="Sarita V. Adve">SVA</abbr>, <abbr title="Todd M. Austin">TMA</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 1106–1109.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-TangZBM.html">DATE-2012-TangZBM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Transistor-level gate model based statistical timing analysis considering correlations (<abbr title="Qin Tang">QT</abbr>, <abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Michel Berkelaar">MB</abbr>, <abbr title="Nick van der Meijs">NvdM</abbr>), pp. 917–922.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WangRR.html">DATE-2012-WangRR</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Run-time power-gating in caches of GPUs for leakage energy savings (<abbr title="Yue Wang">YW</abbr>, <abbr title="Soumyaroop Roy">SR</abbr>, <abbr title="Nagarajan Ranganathan">NR</abbr>), pp. 300–303.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2012-GalHKPV.html">STOC-2012-GalHKPV</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Tight bounds on computing error-correcting codes by bounded-depth circuits with arbitrary gates (<abbr title="Anna Gál">AG</abbr>, <abbr title="Kristoffer Arnsfelt Hansen">KAH</abbr>, <abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Emanuele Viola">EV</abbr>), pp. 479–494.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChandraA.html">DATE-2011-ChandraA</a></dt><dd>Analytical model for SRAM dynamic write-ability degradation due to gate oxide breakdown (<abbr title="Vikas Chandra">VC</abbr>, <abbr title="Robert C. Aitken">RCA</abbr>), pp. 1172–1175.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HsuL.html">DATE-2011-HsuL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Clock gating optimization with delay-matching (<abbr title="Shih-Jung Hsu">SJH</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>), pp. 643–648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KimCSY.html">DATE-2011-KimCSY</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Temporal parallel simulation: A fast gate-level HDL simulation using higher level models (<abbr title="Dusung Kim">DK</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Kyuho Shim">KS</abbr>, <abbr title="Seiyang Yang">SY</abbr>), pp. 1584–1589.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-KimCY.html">DATE-2011-KimCY</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A new distributed event-driven gate-level HDL simulation by accurate prediction (<abbr title="Dusung Kim">DK</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Seiyang Yang">SY</abbr>), pp. 547–550.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-MistryAFH.html">DATE-2011-MistryAFH</a></dt><dd>Sub-clock power-gating technique for minimising leakage power during active mode (<abbr title="Jatin N. Mistry">JNM</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="David Flynn">DF</abbr>, <abbr title="Stephen Hill">SH</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-SterponeCMWF.html">DATE-2011-SterponeCMWF</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A new reconfigurable clock-gating technique for low power SRAM-based FPGAs (<abbr title="Luca Sterpone">LS</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Debora Matos">DM</abbr>, <abbr title="Stephan Wong">SW</abbr>, <abbr title="F. Fakhar">FF</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-YangSSL.html">DATE-2011-YangSSL</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A clock-gating based capture power droop reduction methodology for at-speed scan testing (<abbr title="Bo Yang">BY</abbr>, <abbr title="Amit Sanghani">AS</abbr>, <abbr title="Shantanu Sarangi">SS</abbr>, <abbr title="Chunsheng Liu">CL</abbr>), pp. 197–203.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-2011-Chen.html">ICSE-2011-Chen</a> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>GATE: game-based testing environment (<abbr title="Ning Chen">NC</abbr>), pp. 1078–1081.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChenLTL.html">DATE-2010-ChenLTL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Power gating design for standard-cell-like structured ASICs (<abbr title="Sin-Yu Chen">SYC</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>, <abbr title="Hui-Hsiang Tung">HHT</abbr>, <abbr title="Kuen-Wey Lin">KWL</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HenryN.html">DATE-2010-HenryN</a></dt><dd>From transistors to MEMS: Throughput-aware power gating in CMOS circuits (<abbr title="Michael B. Henry">MBH</abbr>, <abbr title="Leyla Nazhandali">LN</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-SrinivasJ.html">DATE-2010-SrinivasJ</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Clock gating approaches by IOEX graphs and cluster efficiency plots (<abbr title="Jithendra Srinivas">JS</abbr>, <abbr title="Sukumar Jairam">SJ</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-YangAFK.html">DATE-2010-YangAFK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Scan based methodology for reliable state retention power gating designs (<abbr title="Sheng Yang">SY</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="David Flynn">DF</abbr>, <abbr title="S. Saqib Khursheed">SSK</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2010-KeeganG.html">CSCW-2010-KeeganG</a> <span class="tag"><a href="../tag/social.html" title="social">#social</a></span> <span class="tag"><a href="../tag/social%20media.html" title="social media">#social media</a></span></dt><dd>Egalitarians at the gate: one-sided gatekeeping practices in social media (<abbr title="Brian Keegan">BK</abbr>, <abbr title="Darren Gergle">DG</abbr>), pp. 131–134.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-0002CWCXY.html">DATE-2009-0002CWCXY</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Gate replacement techniques for simultaneous leakage and aging optimization (<abbr title="Yu Wang">YW</abbr>, <abbr title="Xiaoming Chen">XC</abbr>, <abbr title="Wenping Wang">WW</abbr>, <abbr title="Yu Cao">YC</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 328–333.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-BolzaniCMMP.html">DATE-2009-BolzaniCMMP</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Enabling concurrent clock and power gating in an industrial design flow (<abbr title="Letícia Maria Veiras Bolzani">LMVB</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 334–339.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChakrabortyGRP.html">DATE-2009-ChakrabortyGRP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Analysis and optimization of NBTI induced clock skew in gated clock trees (<abbr title="Ashutosh Chakraborty">AC</abbr>, <abbr title="Gokul Ganesan">GG</abbr>, <abbr title="Anand Rajaram">AR</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 296–299.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-ChatterjeeDB.html">DATE-2009-ChatterjeeDB</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>GCS: High-performance gate-level simulation with GPGPUs (<abbr title="Debapriya Chatterjee">DC</abbr>, <abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 1332–1337.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-Held.html">DATE-2009-Held</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Gate sizing for large cell-based designs (<abbr title="Stephan Held">SH</abbr>), pp. 827–832.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-JamaaMM.html">DATE-2009-JamaaMM</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis (<abbr title="M. Haykel Ben Jamaa">MHBJ</abbr>, <abbr title="Kartik Mohanram">KM</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KhursheedAH.html">DATE-2009-KhursheedAH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Test cost reduction for multiple-voltage designs with bridge defects through Gate-Sizing (<abbr title="S. Saqib Khursheed">SSK</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Peter Harrod">PH</abbr>), pp. 1349–1354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-LadharMB.html">DATE-2009-LadharMB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient and accurate method for intra-gate defect diagnoses in nanometer technology and volume data (<abbr title="Aymen Ladhar">AL</abbr>, <abbr title="Mohamed Masmoudi">MM</abbr>, <abbr title="Laroussi Bouzaida">LB</abbr>), pp. 988–993.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-FrenkilCU.html">DATE-2008-FrenkilCU</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Power Gating for Ultra-low Leakage: Physics, Design, and Analysis (<abbr title="Jerry Frenkil">JF</abbr>, <abbr title="Ken Choi">KC</abbr>, <abbr title="Kimiyoshi Usami">KU</abbr>).</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KulikowskiVWT.html">DATE-2008-KulikowskiVWT</a></dt><dd>Power Balanced Gates Insensitive to Routing Capacitance Mismatch (<abbr title="Konrad J. Kulikowski">KJK</abbr>, <abbr title="Vyas Venkataraman">VV</abbr>, <abbr title="Zhen Wang">ZW</abbr>, <abbr title="Alexander Taubin">AT</abbr>), pp. 1280–1285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-LeinweberB.html">DATE-2008-LeinweberB</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Fine-Grained Supply Gating Through Hypergraph Partitioning and Shannon Decomposition for Active Power Reduction (<abbr title="Lawrence Leinweber">LL</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MucciVMGDGKSCC.html">DATE-2008-MucciVMGDGKSCC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Implementation of Parallel LFSR-based Applications on an Adaptive DSP featuring a Pipelined Configurable Gate Array (<abbr title="Claudio Mucci">CM</abbr>, <abbr title="Luca Vanzolini">LV</abbr>, <abbr title="Ilario Mirimin">IM</abbr>, <abbr title="Daniele Gazzola">DG</abbr>, <abbr title="Antonio Deledda">AD</abbr>, <abbr title="Sebastian Goller">SG</abbr>, <abbr title="Joachim Knäblein">JK</abbr>, <abbr title="Axel Schneider">AS</abbr>, <abbr title="Luca Ciccarelli">LC</abbr>, <abbr title="Fabio Campi">FC</abbr>), pp. 1444–1449.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SathanurPBMMP.html">DATE-2008-SathanurPBMMP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable Algorithmic Framework for Row-Based Power-Gating (<abbr title="Ashoka Visweswara Sathanur">AVS</abbr>, <abbr title="Antonio Pullini">AP</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 379–384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhangZYZSPZCMSIC.html">DATE-2008-ZhangZYZSPZCMSIC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network (<abbr title="Wanping Zhang">WZ</abbr>, <abbr title="Yi Zhu">YZ</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Ling Zhang">LZ</abbr>, <abbr title="Rui Shi">RS</abbr>, <abbr title="He Peng">HP</abbr>, <abbr title="Zhi Zhu">ZZ</abbr>, <abbr title="Lew Chua-Eoan">LCE</abbr>, <abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Toshiyuki Shibuya">TS</abbr>, <abbr title="Nuriyoki Ito">NI</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 537–540.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-C-2008-KolesnikovS.html">ICALP-C-2008-KolesnikovS</a></dt><dd>Improved Garbled Circuit: Free XOR Gates and Applications (<abbr title="Vladimir Kolesnikov">VK</abbr>, <abbr title="Thomas Schneider">TS</abbr>), pp. 486–498.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2008-EisnerNY.html">CAV-2008-EisnerNY</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of Power Gated Designs by Compositional Reasoning (<abbr title="Cindy Eisner">CE</abbr>, <abbr title="Amir Nahir">AN</abbr>, <abbr title="Karen Yorav">KY</abbr>), pp. 433–445.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BaneresCK.html">DATE-2007-BaneresCK</a></dt><dd>Layout-aware gate duplication and buffer insertion (<abbr title="David Bañeres">DB</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>), pp. 1367–1372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2007-Shpilka.html">STOC-2007-Shpilka</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Interpolation of depth-3 arithmetic circuits with two multiplication gates (<abbr title="Amir Shpilka">AS</abbr>), pp. 284–293.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2007-LiaoLC.html">ICML-2007-LiaoLC</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/semistructured%20data.html" title="semistructured data">#semistructured data</a></span></dt><dd>Quadratically gated mixture of experts for incomplete data classification (<abbr title="Xuejun Liao">XL</abbr>, <abbr title="Hui Li">HL</abbr>, <abbr title="Lawrence Carin">LC</abbr>), pp. 553–560.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-AmelifardFP.html">DATE-2006-AmelifardFP</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reducing the sub-threshold and gate-tunneling leakage of SRAM cells using Dual-Vt and Dual-Tox assignment (<abbr title="Behnam Amelifard">BA</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 995–1000.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-BanerjeeRMB.html">DATE-2006-BanerjeeRMB</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power synthesis of dynamic logic circuits using fine-grained clock gating (<abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Hamid Mahmoodi-Meimand">HMM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 862–867.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-Maurer.html">DATE-2006-Maurer</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using conjugate symmetries to enhance gate-level simulations (<abbr title="Peter M. Maurer">PMM</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MohantyVK.html">DATE-2006-MohantyVK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits (<abbr title="Saraju P. Mohanty">SPM</abbr>, <abbr title="Ramakrishna Velagapudi">RV</abbr>, <abbr title="Elias Kougianos">EK</abbr>), pp. 1191–1196.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SridharanC.html">DATE-2006-SridharanC</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Modeling multiple input switching of CMOS gates in DSM technology using HDMR (<abbr title="Jayashree Sridharan">JS</abbr>, <abbr title="Tom Chen">TC</abbr>), pp. 626–631.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2006-YangXSP.html">CIAA-2006-YangXSP</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Universality of Hybrid Quantum Gates and Synthesis Without Ancilla Qudits (<abbr title="Guowu Yang">GY</abbr>, <abbr title="Fei Xie">FX</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 279–280.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v1-2006-DawoodBLJS.html">ICPR-v1-2006-DawoodBLJS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Transforming Static CT in Gated PET/CT Studies to Multiple Respiratory Phases (<abbr title="Mohammad Dawood">MD</abbr>, <abbr title="Florian Büther">FB</abbr>, <abbr title="N. Lang">NL</abbr>, <abbr title="Xiaoyi Jiang">XJ</abbr>, <abbr title="Klaus P. Schäfers">KPS</abbr>), pp. 1026–1029.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-AgarwalCB.html">DATE-2005-AgarwalCB</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Statistical Timing Based Optimization using Gate Sizing (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 400–405.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-CarterOS.html">DATE-2005-CarterOS</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown (<abbr title="Jonathan R. Carter">JRC</abbr>, <abbr title="Sule Ozev">SO</abbr>, <abbr title="Daniel J. Sorin">DJS</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KumarLTW.html">DATE-2005-KumarLTW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching (<abbr title="Y. Satish Kumar">YSK</abbr>, <abbr title="Jun Li">JL</abbr>, <abbr title="Claudio Talarico">CT</abbr>, <abbr title="Janet Meiling Wang">JMW</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MullerTAL.html">DATE-2005-MullerTAL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit (<abbr title="Paul Muller">PM</abbr>, <abbr title="Armin Tajalli">AT</abbr>, <abbr title="Seyed Mojtaba Atarodi">SMA</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>), pp. 258–263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-NeiroukhS.html">DATE-2005-NeiroukhS</a> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques (<abbr title="Osama Neiroukh">ON</abbr>, <abbr title="Xiaoyu Song">XS</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-YangHSP.html">DATE-2005-YangHSP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Exact Synthesis of 3-Qubit Quantum Circuits from Non-Binary Quantum Gates Using Multiple-Valued Logic and Group Theory (<abbr title="Guowu Yang">GY</abbr>, <abbr title="William N. N. Hung">WNNH</abbr>, <abbr title="Xiaoyu Song">XS</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 434–435.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2005-KouckyPT.html">STOC-2005-KouckyPT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounded-depth circuits: separating wires from gates (<abbr title="Michal Koucký">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>, <abbr title="Denis Thérien">DT</abbr>), pp. 257–265.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-2005-ChattopadhyayH.html">ICALP-2005-ChattopadhyayH</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Lower Bounds for Circuits with Few Modular and Symmetric Gates (<abbr title="Arkadev Chattopadhyay">AC</abbr>, <abbr title="Kristoffer Arnsfelt Hansen">KAH</abbr>), pp. 994–1005.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-AdaikkalavanC.html">SAC-2005-AdaikkalavanC</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>SmartGate: a smart push-pull approach to support role-based security in web gateways (<abbr title="Raman Adaikkalavan">RA</abbr>, <abbr title="Sharma Chakravarthy">SC</abbr>), pp. 1727–1731.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BabighianBM.html">DATE-v1-2004-BabighianBM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable ODC-Based Algorithm for RTL Insertion of Gated Clocks (<abbr title="Pietro Babighian">PB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-BabighianBM04a.html">DATE-v1-2004-BabighianBM04a</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Sizing and Characterization of Leakage-Control Cells for Layout-Aware Distributed Power-Gating (<abbr title="Pietro Babighian">PB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 720–723.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-BernardiniPM.html">DATE-v2-2004-BernardiniPM</a></dt><dd>A Tunneling Model for Gate Oxide Failure in Deep Sub-Micron Technology (<abbr title="S. Bernardini">SB</abbr>, <abbr title="Jean Michel Portal">JMP</abbr>, <abbr title="Pascal Masson">PM</abbr>), pp. 1404–1405.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-Krupnova.html">DATE-v2-2004-Krupnova</a> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience (<abbr title="Helena Krupnova">HK</abbr>), pp. 1236–1243.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-RosselloS.html">DATE-v2-2004-RosselloS</a></dt><dd>A Compact Propagation Delay Model for Deep-Submicron CMOS Gates including Crosstalk (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 954–961.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2004-ChenRA.html">HPDC-2004-ChenRA</a> <span class="tag"><a href="../tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/middleware.html" title="middleware">#middleware</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>GATES: A Grid-Based Middleware for Processing Distributed Data Streams (<abbr title="Liang Chen">LC</abbr>, <abbr title="Kolagatla Reddy">KR</abbr>, <abbr title="Gagan Agrawal">GA</abbr>), pp. 192–201.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2004-HymansU.html">SAS-2004-HymansU</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/static%20analysis.html" title="static analysis">#static analysis</a></span></dt><dd>Static Analysis of Gated Data Dependence Graphs (<abbr title="Charles Hymans">CH</abbr>, <abbr title="Eben Upton">EU</abbr>), pp. 197–211.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DingM.html">DATE-2003-DingM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling Noise Transfer Characteristic of Dynamic Logic Gates (<abbr title="Li Ding">LD</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 11114–11117.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BayraktarogluO.html">DATE-2002-BayraktarogluO</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Gate Level Fault Diagnosis in Scan-Based BIST (<abbr title="Ismet Bayraktaroglu">IB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 376–381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BerkelaarE.html">DATE-2002-BerkelaarE</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient and Effective Redundancy Removal for Million-Gate Circuits (<abbr title="Michel R. C. M. Berkelaar">MRCMB</abbr>, <abbr title="Koen van Eijk">KvE</abbr>), p. 1088.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PronathGA.html">DATE-2002-PronathGA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span></dt><dd>A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits (<abbr title="Michael Pronath">MP</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Sheehan.html">DATE-2002-Sheehan</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>Library Compatible Ceff for Gate-Level Timing (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 826–830.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/flops.png" alt="FLOPS"/><a href="../FLOPS-2002-BandaDMS.html">FLOPS-2002-BandaDMS</a> <span class="tag"><a href="../tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>To the Gates of HAL: A HAL Tutorial (<abbr title="Maria J. García de la Banda">MJGdlB</abbr>, <abbr title="Bart Demoen">BD</abbr>, <abbr title="Kim Marriott">KM</abbr>, <abbr title="Peter J. Stuckey">PJS</abbr>), pp. 47–66.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/ciaa.png" alt="CIAA"/><a href="../CIAA-2002-BrzozowskiG.html">CIAA-2002-BrzozowskiG</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation of Gate Circuits in the Algebra of Transients (<abbr title="Janusz A. Brzozowski">JAB</abbr>, <abbr title="Mihaela Gheorghiu">MG</abbr>), pp. 57–66.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2001-RazS.html">STOC-2001-RazS</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Lower bounds for matrix product, in bounded depth circuits with arbitrary gates (<abbr title="Ran Raz">RR</abbr>, <abbr title="Amir Shpilka">AS</abbr>), pp. 409–418.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-JacobsB.html">DATE-2000-JacobsB</a> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Gate Sizing Using a Statistical Delay Model (<abbr title="E. T. A. F. Jacobs">ETAFJ</abbr>, <abbr title="Michel R. C. M. Berkelaar">MRCMB</abbr>), pp. 283–290.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2000-DamMMS.html">STOC-2000-DamMMS</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Self-testing of universal and fault-tolerant sets of quantum gates (<abbr title="Wim van Dam">WvD</abbr>, <abbr title="Frédéric Magniez">FM</abbr>, <abbr title="Michele Mosca">MM</abbr>, <abbr title="Miklos Santha">MS</abbr>), pp. 688–696.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-BeniniMMMPS.html">DATE-1999-BeniniMMMPS</a></dt><dd>Glitch Power Minimization by Gate Freezing (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Riccardo Scarsi">RS</abbr>), pp. 163–167.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KassabCAK.html">DATE-1998-KassabCAK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Propagation of Last-Transition-Time Constraints in Gate-Level Timing Analysis (<abbr title="Maroun Kassab">MK</abbr>, <abbr title="Eduard Cerny">EC</abbr>, <abbr title="Sidi Aourid">SA</abbr>, <abbr title="Thomas H. Krodel">THK</abbr>), pp. 796–802.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-LuSJ.html">DATE-1998-LuSJ</a></dt><dd>Technology Mapping for Minimizing Gate and Routing Area (<abbr title="Aiguo Lu">AL</abbr>, <abbr title="Guenter Stenz">GS</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 664–669.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-OhP.html">DATE-1998-OhP</a></dt><dd>Gated Clock Routing Minimizing the Switched Capacitance (<abbr title="Jaewon Oh">JO</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 692–697.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-RudnickVECPR.html">DATE-1998-RudnickVECPR</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Roberto Vietti">RV</abbr>, <abbr title="Akilah Ellis">AE</abbr>, <abbr title="Fulvio Corno">FC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>), pp. 570–576.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-BeniniMMPS.html">EDTC-1997-BeniniMMPS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Riccardo Scarsi">RS</abbr>), pp. 514–520.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1995-TuP.html">PLDI-1995-TuP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Building and Placing of Gating Functions (<abbr title="Peng Tu">PT</abbr>, <abbr title="David A. Padua">DAP</abbr>), pp. 47–55.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1995-MaassW.html">ICML-1995-MaassW</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Learning with Virtual Threshold Gates (<abbr title="Wolfgang Maass">WM</abbr>, <abbr title="Manfred K. Warmuth">MKW</abbr>), pp. 378–386.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-DongenR.html">EDAC-1994-DongenR</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Advanced Analog Circuit Design on a Digital Sea-of-Gates Array (<abbr title="R. van Dongen">RvD</abbr>, <abbr title="V. Rikkink">VR</abbr>), pp. 70–74.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-KunzmannB.html">EDAC-1994-KunzmannB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Gate-Delay Fault Test with Conventional Scan-Design (<abbr title="Arno Kunzmann">AK</abbr>, <abbr title="Frank Böhland">FB</abbr>), pp. 524–528.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WuM.html">EDAC-1994-WuM</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Router for 2-D Field Programmable Gate Arrays (<abbr title="Yu-Liang Wu">YLW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 412–416.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-XueDJ.html">EDAC-1994-XueDJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Probability Analysis for CMOS Floating Gate Faults (<abbr title="Hua Xue">HX</abbr>, <abbr title="Chennian Di">CD</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-Grolmusz.html">STOC-1994-Grolmusz</a></dt><dd>A weight-size trade-off for circuits with MOD m gates (<abbr title="Vince Grolmusz">VG</abbr>), pp. 68–74.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1994-KrauseP.html">STOC-1994-KrauseP</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/power%20of.html" title="power of">#power of</a></span></dt><dd>On the computational power of depth 2 circuits with threshold and modulo gates (<abbr title="Matthias Krause">MK</abbr>, <abbr title="Pavel Pudlák">PP</abbr>), pp. 48–57.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1992-Beigel.html">STOC-1992-Beigel</a></dt><dd>When Do Extra Majority Gates Help? Polylog(n) Majority Gates Are Equivalent to One (<abbr title="Richard Beigel">RB</abbr>), pp. 450–454.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../WSA-1992-GiannottiL.html">WSA-1992-GiannottiL</a> <span class="tag"><a href="../tag/abstract%20interpretation.html" title="abstract interpretation">#abstract interpretation</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Abstract Interpretation for Gate splitting in LOTOS Specifications (<abbr title="Fosca Giannotti">FG</abbr>, <abbr title="Diego Latella">DL</abbr>), pp. 194–204.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ML-1991-OliveiraS.html">ML-1991-OliveiraS</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Learning Concepts by Synthesizing Minimal Threshold Gate Networks (<abbr title="Arlindo L. Oliveira">ALO</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 193–197.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1990-Szegedy.html">STOC-1990-Szegedy</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Functions with Bounded Symmetric Communication Complexity and Circuits with mod m Gates (<abbr title="Mario Szegedy">MS</abbr>), pp. 278–286.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1986-BrzozowskiS.html">ICALP-1986-BrzozowskiS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Correspondence between Ternary Simulation and Binary Race Analysis in Gate Networks (Extended Summary) (<abbr title="Janusz A. Brzozowski">JAB</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 69–78.</dd> <div class="pagevis" style="width:9px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>