// Seed: 1016115767
module module_0 ();
  parameter id_1 = 1;
  wire id_2;
  ;
  assign id_2 = -1;
endmodule
module module_0 #(
    parameter id_1  = 32'd71,
    parameter id_10 = 32'd46
) (
    module_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire _id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  input wire _id_1;
  wire id_14;
  wire [-1 : ~  id_10] id_15;
  logic [id_1 : -1] id_16 = id_2;
endmodule
