#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28eaa80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28eac10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28db2d0 .functor NOT 1, L_0x29503f0, C4<0>, C4<0>, C4<0>;
L_0x29493d0 .functor XOR 2, L_0x2950170, L_0x2950210, C4<00>, C4<00>;
L_0x2949360 .functor XOR 2, L_0x29493d0, L_0x29502b0, C4<00>, C4<00>;
v0x2945810_0 .net *"_ivl_10", 1 0, L_0x29502b0;  1 drivers
v0x2945910_0 .net *"_ivl_12", 1 0, L_0x2949360;  1 drivers
v0x29459f0_0 .net *"_ivl_2", 1 0, L_0x29500d0;  1 drivers
v0x2945ab0_0 .net *"_ivl_4", 1 0, L_0x2950170;  1 drivers
v0x2945b90_0 .net *"_ivl_6", 1 0, L_0x2950210;  1 drivers
v0x2945cc0_0 .net *"_ivl_8", 1 0, L_0x29493d0;  1 drivers
v0x2945da0_0 .net "a", 0 0, v0x293f750_0;  1 drivers
v0x2945e40_0 .net "b", 0 0, v0x293f7f0_0;  1 drivers
v0x2945ee0_0 .net "c", 0 0, v0x293f890_0;  1 drivers
v0x2945f80_0 .var "clk", 0 0;
v0x2946020_0 .net "d", 0 0, v0x293f9d0_0;  1 drivers
v0x29460c0_0 .net "out_pos_dut", 0 0, L_0x294ff40;  1 drivers
v0x2946160_0 .net "out_pos_ref", 0 0, L_0x2947690;  1 drivers
v0x2946200_0 .net "out_sop_dut", 0 0, L_0x2949160;  1 drivers
v0x29462a0_0 .net "out_sop_ref", 0 0, L_0x2919f00;  1 drivers
v0x2946340_0 .var/2u "stats1", 223 0;
v0x29463e0_0 .var/2u "strobe", 0 0;
v0x2946480_0 .net "tb_match", 0 0, L_0x29503f0;  1 drivers
v0x2946550_0 .net "tb_mismatch", 0 0, L_0x28db2d0;  1 drivers
v0x29465f0_0 .net "wavedrom_enable", 0 0, v0x293fca0_0;  1 drivers
v0x29466c0_0 .net "wavedrom_title", 511 0, v0x293fd40_0;  1 drivers
L_0x29500d0 .concat [ 1 1 0 0], L_0x2947690, L_0x2919f00;
L_0x2950170 .concat [ 1 1 0 0], L_0x2947690, L_0x2919f00;
L_0x2950210 .concat [ 1 1 0 0], L_0x294ff40, L_0x2949160;
L_0x29502b0 .concat [ 1 1 0 0], L_0x2947690, L_0x2919f00;
L_0x29503f0 .cmp/eeq 2, L_0x29500d0, L_0x2949360;
S_0x28eada0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x28eac10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28db6b0 .functor AND 1, v0x293f890_0, v0x293f9d0_0, C4<1>, C4<1>;
L_0x28dba90 .functor NOT 1, v0x293f750_0, C4<0>, C4<0>, C4<0>;
L_0x28dbe70 .functor NOT 1, v0x293f7f0_0, C4<0>, C4<0>, C4<0>;
L_0x28dc0f0 .functor AND 1, L_0x28dba90, L_0x28dbe70, C4<1>, C4<1>;
L_0x28f5720 .functor AND 1, L_0x28dc0f0, v0x293f890_0, C4<1>, C4<1>;
L_0x2919f00 .functor OR 1, L_0x28db6b0, L_0x28f5720, C4<0>, C4<0>;
L_0x2946b10 .functor NOT 1, v0x293f7f0_0, C4<0>, C4<0>, C4<0>;
L_0x2946b80 .functor OR 1, L_0x2946b10, v0x293f9d0_0, C4<0>, C4<0>;
L_0x2946c90 .functor AND 1, v0x293f890_0, L_0x2946b80, C4<1>, C4<1>;
L_0x2946d50 .functor NOT 1, v0x293f750_0, C4<0>, C4<0>, C4<0>;
L_0x2946e20 .functor OR 1, L_0x2946d50, v0x293f7f0_0, C4<0>, C4<0>;
L_0x2946e90 .functor AND 1, L_0x2946c90, L_0x2946e20, C4<1>, C4<1>;
L_0x2947010 .functor NOT 1, v0x293f7f0_0, C4<0>, C4<0>, C4<0>;
L_0x2947080 .functor OR 1, L_0x2947010, v0x293f9d0_0, C4<0>, C4<0>;
L_0x2946fa0 .functor AND 1, v0x293f890_0, L_0x2947080, C4<1>, C4<1>;
L_0x2947210 .functor NOT 1, v0x293f750_0, C4<0>, C4<0>, C4<0>;
L_0x2947310 .functor OR 1, L_0x2947210, v0x293f9d0_0, C4<0>, C4<0>;
L_0x29473d0 .functor AND 1, L_0x2946fa0, L_0x2947310, C4<1>, C4<1>;
L_0x2947580 .functor XNOR 1, L_0x2946e90, L_0x29473d0, C4<0>, C4<0>;
v0x28dac00_0 .net *"_ivl_0", 0 0, L_0x28db6b0;  1 drivers
v0x28db000_0 .net *"_ivl_12", 0 0, L_0x2946b10;  1 drivers
v0x28db3e0_0 .net *"_ivl_14", 0 0, L_0x2946b80;  1 drivers
v0x28db7c0_0 .net *"_ivl_16", 0 0, L_0x2946c90;  1 drivers
v0x28dbba0_0 .net *"_ivl_18", 0 0, L_0x2946d50;  1 drivers
v0x28dbf80_0 .net *"_ivl_2", 0 0, L_0x28dba90;  1 drivers
v0x28dc200_0 .net *"_ivl_20", 0 0, L_0x2946e20;  1 drivers
v0x293dcc0_0 .net *"_ivl_24", 0 0, L_0x2947010;  1 drivers
v0x293dda0_0 .net *"_ivl_26", 0 0, L_0x2947080;  1 drivers
v0x293de80_0 .net *"_ivl_28", 0 0, L_0x2946fa0;  1 drivers
v0x293df60_0 .net *"_ivl_30", 0 0, L_0x2947210;  1 drivers
v0x293e040_0 .net *"_ivl_32", 0 0, L_0x2947310;  1 drivers
v0x293e120_0 .net *"_ivl_36", 0 0, L_0x2947580;  1 drivers
L_0x7f6f4f1e5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x293e1e0_0 .net *"_ivl_38", 0 0, L_0x7f6f4f1e5018;  1 drivers
v0x293e2c0_0 .net *"_ivl_4", 0 0, L_0x28dbe70;  1 drivers
v0x293e3a0_0 .net *"_ivl_6", 0 0, L_0x28dc0f0;  1 drivers
v0x293e480_0 .net *"_ivl_8", 0 0, L_0x28f5720;  1 drivers
v0x293e560_0 .net "a", 0 0, v0x293f750_0;  alias, 1 drivers
v0x293e620_0 .net "b", 0 0, v0x293f7f0_0;  alias, 1 drivers
v0x293e6e0_0 .net "c", 0 0, v0x293f890_0;  alias, 1 drivers
v0x293e7a0_0 .net "d", 0 0, v0x293f9d0_0;  alias, 1 drivers
v0x293e860_0 .net "out_pos", 0 0, L_0x2947690;  alias, 1 drivers
v0x293e920_0 .net "out_sop", 0 0, L_0x2919f00;  alias, 1 drivers
v0x293e9e0_0 .net "pos0", 0 0, L_0x2946e90;  1 drivers
v0x293eaa0_0 .net "pos1", 0 0, L_0x29473d0;  1 drivers
L_0x2947690 .functor MUXZ 1, L_0x7f6f4f1e5018, L_0x2946e90, L_0x2947580, C4<>;
S_0x293ec20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x28eac10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x293f750_0 .var "a", 0 0;
v0x293f7f0_0 .var "b", 0 0;
v0x293f890_0 .var "c", 0 0;
v0x293f930_0 .net "clk", 0 0, v0x2945f80_0;  1 drivers
v0x293f9d0_0 .var "d", 0 0;
v0x293fac0_0 .var/2u "fail", 0 0;
v0x293fb60_0 .var/2u "fail1", 0 0;
v0x293fc00_0 .net "tb_match", 0 0, L_0x29503f0;  alias, 1 drivers
v0x293fca0_0 .var "wavedrom_enable", 0 0;
v0x293fd40_0 .var "wavedrom_title", 511 0;
E_0x28e93f0/0 .event negedge, v0x293f930_0;
E_0x28e93f0/1 .event posedge, v0x293f930_0;
E_0x28e93f0 .event/or E_0x28e93f0/0, E_0x28e93f0/1;
S_0x293ef50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x293ec20;
 .timescale -12 -12;
v0x293f190_0 .var/2s "i", 31 0;
E_0x28e9290 .event posedge, v0x293f930_0;
S_0x293f290 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x293ec20;
 .timescale -12 -12;
v0x293f490_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x293f570 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x293ec20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x293ff20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x28eac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x29479f0 .functor AND 1, v0x293f750_0, L_0x2947840, C4<1>, C4<1>;
L_0x2947c80 .functor AND 1, L_0x29479f0, L_0x2947ad0, C4<1>, C4<1>;
L_0x2947f40 .functor AND 1, L_0x2947c80, L_0x2947d90, C4<1>, C4<1>;
L_0x29482d0 .functor AND 1, L_0x2948050, L_0x2948230, C4<1>, C4<1>;
L_0x29484f0 .functor AND 1, L_0x29482d0, L_0x2948410, C4<1>, C4<1>;
L_0x2948600 .functor AND 1, L_0x29484f0, v0x293f9d0_0, C4<1>, C4<1>;
L_0x2948700 .functor OR 1, L_0x2947f40, L_0x2948600, C4<0>, C4<0>;
L_0x29489a0 .functor AND 1, L_0x2948810, L_0x29488b0, C4<1>, C4<1>;
L_0x2948ba0 .functor AND 1, L_0x29489a0, L_0x2948b00, C4<1>, C4<1>;
L_0x2948db0 .functor AND 1, L_0x2948ba0, L_0x2948cb0, C4<1>, C4<1>;
L_0x2948f70 .functor AND 1, L_0x2948db0, L_0x2948ed0, C4<1>, C4<1>;
L_0x2949030 .functor AND 1, L_0x2948f70, v0x293f9d0_0, C4<1>, C4<1>;
L_0x2949160 .functor OR 1, L_0x2948700, L_0x2949030, C4<0>, C4<0>;
v0x29400e0_0 .net *"_ivl_1", 0 0, L_0x2947840;  1 drivers
v0x29401a0_0 .net *"_ivl_10", 0 0, L_0x2947f40;  1 drivers
v0x2940280_0 .net *"_ivl_101", 0 0, L_0x294b4e0;  1 drivers
v0x2940350_0 .net *"_ivl_102", 0 0, L_0x294b2c0;  1 drivers
v0x2940430_0 .net *"_ivl_104", 0 0, L_0x294b710;  1 drivers
v0x2940560_0 .net *"_ivl_107", 0 0, L_0x294bb60;  1 drivers
v0x2940640_0 .net *"_ivl_109", 0 0, L_0x294bca0;  1 drivers
v0x2940700_0 .net *"_ivl_110", 0 0, L_0x294bea0;  1 drivers
v0x29407e0_0 .net *"_ivl_113", 0 0, L_0x294bf90;  1 drivers
v0x2940930_0 .net *"_ivl_114", 0 0, L_0x294c3b0;  1 drivers
v0x2940a10_0 .net *"_ivl_117", 0 0, L_0x294c4f0;  1 drivers
v0x2940ad0_0 .net *"_ivl_118", 0 0, L_0x294c710;  1 drivers
v0x2940bb0_0 .net *"_ivl_121", 0 0, L_0x294c850;  1 drivers
v0x2940c90_0 .net *"_ivl_123", 0 0, L_0x294cb20;  1 drivers
v0x2940d50_0 .net *"_ivl_124", 0 0, L_0x294cbc0;  1 drivers
v0x2940e30_0 .net *"_ivl_126", 0 0, L_0x294d060;  1 drivers
v0x2940f10_0 .net *"_ivl_129", 0 0, L_0x294d150;  1 drivers
v0x29410e0_0 .net *"_ivl_13", 0 0, L_0x2948050;  1 drivers
v0x29411a0_0 .net *"_ivl_130", 0 0, L_0x294d3a0;  1 drivers
v0x2941280_0 .net *"_ivl_133", 0 0, L_0x294d4e0;  1 drivers
v0x2941360_0 .net *"_ivl_135", 0 0, L_0x294d7e0;  1 drivers
v0x2941420_0 .net *"_ivl_136", 0 0, L_0x294d880;  1 drivers
v0x2941500_0 .net *"_ivl_138", 0 0, L_0x294db40;  1 drivers
v0x29415e0_0 .net *"_ivl_140", 0 0, L_0x294dc30;  1 drivers
v0x29416c0_0 .net *"_ivl_143", 0 0, L_0x294df00;  1 drivers
v0x29417a0_0 .net *"_ivl_144", 0 0, L_0x294e040;  1 drivers
v0x2941880_0 .net *"_ivl_147", 0 0, L_0x294e2d0;  1 drivers
v0x2941940_0 .net *"_ivl_148", 0 0, L_0x294e370;  1 drivers
v0x2941a20_0 .net *"_ivl_15", 0 0, L_0x2948230;  1 drivers
v0x2941ae0_0 .net *"_ivl_151", 0 0, L_0x294e6b0;  1 drivers
v0x2941ba0_0 .net *"_ivl_152", 0 0, L_0x294e750;  1 drivers
v0x2941c80_0 .net *"_ivl_155", 0 0, L_0x294eaa0;  1 drivers
v0x2941d60_0 .net *"_ivl_156", 0 0, L_0x294ebe0;  1 drivers
v0x2942050_0 .net *"_ivl_159", 0 0, L_0x294eea0;  1 drivers
v0x2942110_0 .net *"_ivl_16", 0 0, L_0x29482d0;  1 drivers
v0x29421f0_0 .net *"_ivl_160", 0 0, L_0x294ef40;  1 drivers
v0x29422d0_0 .net *"_ivl_162", 0 0, L_0x294f2b0;  1 drivers
v0x29423b0_0 .net *"_ivl_165", 0 0, L_0x294f3a0;  1 drivers
v0x2942490_0 .net *"_ivl_166", 0 0, L_0x294f720;  1 drivers
v0x2942570_0 .net *"_ivl_168", 0 0, L_0x294f7c0;  1 drivers
v0x2942650_0 .net *"_ivl_171", 0 0, L_0x294fb00;  1 drivers
v0x2942710_0 .net *"_ivl_172", 0 0, L_0x294fba0;  1 drivers
v0x29427f0_0 .net *"_ivl_19", 0 0, L_0x2948410;  1 drivers
v0x29428b0_0 .net *"_ivl_2", 0 0, L_0x29479f0;  1 drivers
v0x2942990_0 .net *"_ivl_20", 0 0, L_0x29484f0;  1 drivers
v0x2942a70_0 .net *"_ivl_22", 0 0, L_0x2948600;  1 drivers
v0x2942b50_0 .net *"_ivl_24", 0 0, L_0x2948700;  1 drivers
v0x2942c30_0 .net *"_ivl_27", 0 0, L_0x2948810;  1 drivers
v0x2942cf0_0 .net *"_ivl_29", 0 0, L_0x29488b0;  1 drivers
v0x2942db0_0 .net *"_ivl_30", 0 0, L_0x29489a0;  1 drivers
v0x2942e90_0 .net *"_ivl_33", 0 0, L_0x2948b00;  1 drivers
v0x2942f50_0 .net *"_ivl_34", 0 0, L_0x2948ba0;  1 drivers
v0x2943030_0 .net *"_ivl_37", 0 0, L_0x2948cb0;  1 drivers
v0x29430f0_0 .net *"_ivl_38", 0 0, L_0x2948db0;  1 drivers
v0x29431d0_0 .net *"_ivl_41", 0 0, L_0x2948ed0;  1 drivers
v0x2943290_0 .net *"_ivl_42", 0 0, L_0x2948f70;  1 drivers
v0x2943370_0 .net *"_ivl_44", 0 0, L_0x2949030;  1 drivers
v0x2943450_0 .net *"_ivl_48", 0 0, L_0x29492c0;  1 drivers
v0x2943530_0 .net *"_ivl_5", 0 0, L_0x2947ad0;  1 drivers
v0x29435f0_0 .net *"_ivl_50", 0 0, L_0x2949440;  1 drivers
v0x29436d0_0 .net *"_ivl_52", 0 0, L_0x2949530;  1 drivers
v0x29437b0_0 .net *"_ivl_55", 0 0, L_0x29496a0;  1 drivers
v0x2943870_0 .net *"_ivl_57", 0 0, L_0x2949740;  1 drivers
v0x2943930_0 .net *"_ivl_58", 0 0, L_0x2949870;  1 drivers
v0x2943a10_0 .net *"_ivl_6", 0 0, L_0x2947c80;  1 drivers
v0x2943f00_0 .net *"_ivl_61", 0 0, L_0x29499b0;  1 drivers
v0x2943fc0_0 .net *"_ivl_62", 0 0, L_0x2949af0;  1 drivers
v0x29440a0_0 .net *"_ivl_64", 0 0, L_0x2949c30;  1 drivers
v0x2944180_0 .net *"_ivl_67", 0 0, L_0x2949a50;  1 drivers
v0x2944260_0 .net *"_ivl_69", 0 0, L_0x2949e70;  1 drivers
v0x2944320_0 .net *"_ivl_71", 0 0, L_0x2949fd0;  1 drivers
v0x29443e0_0 .net *"_ivl_72", 0 0, L_0x294a070;  1 drivers
v0x29444c0_0 .net *"_ivl_75", 0 0, L_0x294a280;  1 drivers
v0x2944580_0 .net *"_ivl_76", 0 0, L_0x294a320;  1 drivers
v0x2944660_0 .net *"_ivl_79", 0 0, L_0x294a540;  1 drivers
v0x2944720_0 .net *"_ivl_80", 0 0, L_0x294a5e0;  1 drivers
v0x2944800_0 .net *"_ivl_83", 0 0, L_0x294a810;  1 drivers
v0x29448e0_0 .net *"_ivl_85", 0 0, L_0x294a950;  1 drivers
v0x29449a0_0 .net *"_ivl_87", 0 0, L_0x294aaf0;  1 drivers
v0x2944a60_0 .net *"_ivl_88", 0 0, L_0x294ab90;  1 drivers
v0x2944b40_0 .net *"_ivl_9", 0 0, L_0x2947d90;  1 drivers
v0x2944c00_0 .net *"_ivl_90", 0 0, L_0x294ade0;  1 drivers
v0x2944ce0_0 .net *"_ivl_92", 0 0, L_0x294aed0;  1 drivers
v0x2944dc0_0 .net *"_ivl_95", 0 0, L_0x294b0e0;  1 drivers
v0x2944ea0_0 .net *"_ivl_97", 0 0, L_0x294b220;  1 drivers
v0x2944f60_0 .net *"_ivl_98", 0 0, L_0x294b3f0;  1 drivers
v0x2945040_0 .net "a", 0 0, v0x293f750_0;  alias, 1 drivers
v0x29450e0_0 .net "b", 0 0, v0x293f7f0_0;  alias, 1 drivers
v0x29451d0_0 .net "c", 0 0, v0x293f890_0;  alias, 1 drivers
v0x29452c0_0 .net "d", 0 0, v0x293f9d0_0;  alias, 1 drivers
v0x29453b0_0 .net "out_pos", 0 0, L_0x294ff40;  alias, 1 drivers
v0x2945470_0 .net "out_sop", 0 0, L_0x2949160;  alias, 1 drivers
L_0x2947840 .reduce/nor v0x293f7f0_0;
L_0x2947ad0 .reduce/nor v0x293f890_0;
L_0x2947d90 .reduce/nor v0x293f9d0_0;
L_0x2948050 .reduce/nor v0x293f750_0;
L_0x2948230 .reduce/nor v0x293f7f0_0;
L_0x2948410 .reduce/nor v0x293f890_0;
L_0x2948810 .reduce/nor v0x293f750_0;
L_0x29488b0 .reduce/nor v0x293f7f0_0;
L_0x2948b00 .reduce/nor v0x293f890_0;
L_0x2948cb0 .reduce/nor v0x293f9d0_0;
L_0x2948ed0 .reduce/nor v0x293f7f0_0;
L_0x29492c0 .arith/sum 1, v0x293f750_0, v0x293f7f0_0;
L_0x2949440 .arith/sum 1, L_0x29492c0, v0x293f890_0;
L_0x2949530 .arith/sum 1, L_0x2949440, v0x293f9d0_0;
L_0x29496a0 .reduce/nor v0x293f750_0;
L_0x2949740 .reduce/nor v0x293f7f0_0;
L_0x2949870 .arith/sum 1, L_0x29496a0, L_0x2949740;
L_0x29499b0 .reduce/nor v0x293f890_0;
L_0x2949af0 .arith/sum 1, L_0x2949870, L_0x29499b0;
L_0x2949c30 .arith/sum 1, L_0x2949af0, v0x293f9d0_0;
L_0x2949a50 .arith/mult 1, L_0x2949530, L_0x2949c30;
L_0x2949e70 .reduce/nor v0x293f750_0;
L_0x2949fd0 .reduce/nor v0x293f7f0_0;
L_0x294a070 .arith/sum 1, L_0x2949e70, L_0x2949fd0;
L_0x294a280 .reduce/nor v0x293f890_0;
L_0x294a320 .arith/sum 1, L_0x294a070, L_0x294a280;
L_0x294a540 .reduce/nor v0x293f9d0_0;
L_0x294a5e0 .arith/sum 1, L_0x294a320, L_0x294a540;
L_0x294a810 .arith/mult 1, L_0x2949a50, L_0x294a5e0;
L_0x294a950 .reduce/nor v0x293f750_0;
L_0x294aaf0 .reduce/nor v0x293f7f0_0;
L_0x294ab90 .arith/sum 1, L_0x294a950, L_0x294aaf0;
L_0x294ade0 .arith/sum 1, L_0x294ab90, v0x293f890_0;
L_0x294aed0 .arith/sum 1, L_0x294ade0, v0x293f9d0_0;
L_0x294b0e0 .arith/mult 1, L_0x294a810, L_0x294aed0;
L_0x294b220 .reduce/nor v0x293f750_0;
L_0x294b3f0 .arith/sum 1, L_0x294b220, v0x293f7f0_0;
L_0x294b4e0 .reduce/nor v0x293f890_0;
L_0x294b2c0 .arith/sum 1, L_0x294b3f0, L_0x294b4e0;
L_0x294b710 .arith/sum 1, L_0x294b2c0, v0x293f9d0_0;
L_0x294bb60 .arith/mult 1, L_0x294b0e0, L_0x294b710;
L_0x294bca0 .reduce/nor v0x293f7f0_0;
L_0x294bea0 .arith/sum 1, v0x293f750_0, L_0x294bca0;
L_0x294bf90 .reduce/nor v0x293f890_0;
L_0x294c3b0 .arith/sum 1, L_0x294bea0, L_0x294bf90;
L_0x294c4f0 .reduce/nor v0x293f9d0_0;
L_0x294c710 .arith/sum 1, L_0x294c3b0, L_0x294c4f0;
L_0x294c850 .arith/mult 1, L_0x294bb60, L_0x294c710;
L_0x294cb20 .reduce/nor v0x293f7f0_0;
L_0x294cbc0 .arith/sum 1, v0x293f750_0, L_0x294cb20;
L_0x294d060 .arith/sum 1, L_0x294cbc0, v0x293f890_0;
L_0x294d150 .reduce/nor v0x293f9d0_0;
L_0x294d3a0 .arith/sum 1, L_0x294d060, L_0x294d150;
L_0x294d4e0 .arith/mult 1, L_0x294c850, L_0x294d3a0;
L_0x294d7e0 .reduce/nor v0x293f7f0_0;
L_0x294d880 .arith/sum 1, v0x293f750_0, L_0x294d7e0;
L_0x294db40 .arith/sum 1, L_0x294d880, v0x293f890_0;
L_0x294dc30 .arith/sum 1, L_0x294db40, v0x293f9d0_0;
L_0x294df00 .arith/mult 1, L_0x294d4e0, L_0x294dc30;
L_0x294e040 .arith/sum 1, v0x293f750_0, v0x293f7f0_0;
L_0x294e2d0 .reduce/nor v0x293f890_0;
L_0x294e370 .arith/sum 1, L_0x294e040, L_0x294e2d0;
L_0x294e6b0 .reduce/nor v0x293f9d0_0;
L_0x294e750 .arith/sum 1, L_0x294e370, L_0x294e6b0;
L_0x294eaa0 .arith/mult 1, L_0x294df00, L_0x294e750;
L_0x294ebe0 .arith/sum 1, v0x293f750_0, v0x293f7f0_0;
L_0x294eea0 .reduce/nor v0x293f890_0;
L_0x294ef40 .arith/sum 1, L_0x294ebe0, L_0x294eea0;
L_0x294f2b0 .arith/sum 1, L_0x294ef40, v0x293f9d0_0;
L_0x294f3a0 .arith/mult 1, L_0x294eaa0, L_0x294f2b0;
L_0x294f720 .arith/sum 1, v0x293f750_0, v0x293f7f0_0;
L_0x294f7c0 .arith/sum 1, L_0x294f720, v0x293f890_0;
L_0x294fb00 .reduce/nor v0x293f9d0_0;
L_0x294fba0 .arith/sum 1, L_0x294f7c0, L_0x294fb00;
L_0x294ff40 .arith/mult 1, L_0x294f3a0, L_0x294fba0;
S_0x29455f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x28eac10;
 .timescale -12 -12;
E_0x28d09f0 .event anyedge, v0x29463e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x29463e0_0;
    %nor/r;
    %assign/vec4 v0x29463e0_0, 0;
    %wait E_0x28d09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x293ec20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x293fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x293fb60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x293ec20;
T_4 ;
    %wait E_0x28e93f0;
    %load/vec4 v0x293fc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x293fac0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x293ec20;
T_5 ;
    %wait E_0x28e9290;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %wait E_0x28e9290;
    %load/vec4 v0x293fac0_0;
    %store/vec4 v0x293fb60_0, 0, 1;
    %fork t_1, S_0x293ef50;
    %jmp t_0;
    .scope S_0x293ef50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x293f190_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x293f190_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x28e9290;
    %load/vec4 v0x293f190_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x293f190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x293f190_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x293ec20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28e93f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x293f9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x293f7f0_0, 0;
    %assign/vec4 v0x293f750_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x293fac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x293fb60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28eac10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2945f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29463e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x28eac10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2945f80_0;
    %inv;
    %store/vec4 v0x2945f80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x28eac10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x293f930_0, v0x2946550_0, v0x2945da0_0, v0x2945e40_0, v0x2945ee0_0, v0x2946020_0, v0x29462a0_0, v0x2946200_0, v0x2946160_0, v0x29460c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x28eac10;
T_9 ;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2946340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x28eac10;
T_10 ;
    %wait E_0x28e93f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2946340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2946340_0, 4, 32;
    %load/vec4 v0x2946480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2946340_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2946340_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2946340_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x29462a0_0;
    %load/vec4 v0x29462a0_0;
    %load/vec4 v0x2946200_0;
    %xor;
    %load/vec4 v0x29462a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2946340_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2946340_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2946160_0;
    %load/vec4 v0x2946160_0;
    %load/vec4 v0x29460c0_0;
    %xor;
    %load/vec4 v0x2946160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2946340_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2946340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2946340_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2013_q2/iter0/response0/top_module.sv";
