// Seed: 3634848419
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input tri1 id_2
);
  assign id_4 = id_2;
  assign id_4 = {1{1'd0 <= id_4}} !=? id_2;
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri id_6,
    output tri0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    output tri0 id_11,
    input wor id_12,
    output uwire id_13,
    input uwire id_14,
    output wire id_15,
    input uwire id_16,
    output tri0 id_17,
    output wand id_18,
    input wand id_19,
    input wire id_20,
    output uwire id_21,
    input tri1 id_22,
    output tri id_23
    , id_40,
    input supply0 id_24,
    input wire id_25,
    input tri0 id_26,
    output wor id_27,
    output wand id_28,
    input tri0 id_29,
    input supply1 id_30,
    input tri1 id_31,
    input tri0 id_32,
    input tri1 id_33,
    output wor id_34,
    input tri0 id_35,
    input wire id_36,
    input wand id_37,
    input tri0 id_38
);
  wire id_41;
  xor (
      id_17,
      id_26,
      id_20,
      id_33,
      id_3,
      id_12,
      id_14,
      id_19,
      id_9,
      id_25,
      id_31,
      id_35,
      id_4,
      id_37,
      id_36,
      id_30,
      id_41,
      id_8,
      id_40,
      id_29,
      id_16,
      id_38,
      id_22,
      id_1,
      id_10,
      id_5,
      id_32,
      id_24
  );
  module_0(
      id_35, id_9, id_26
  );
endmodule
