{"index": 675, "svad": "This property verifies that when the active-high Reset signal is asserted, the Mdc signal becomes 0 exactly one clock cycle later on the rising edge of the Clk.\n\nSpecifically, whenever Reset equals 1 at a rising edge of Clk, the property expects that at the next rising edge of Clk, Mdc must be 0.\n\nThe property is disabled and not checked when Reset is 0.", "reference_sva": "property p_Mdc_reset_logic;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 Mdc == 0;\nendproperty\nassert_p_Mdc_reset_logic: assert property (p_Mdc_reset_logic) else $error(\"Assertion failed: Mdc signal is not 0 one cycle after Reset is asserted\");", "generated_sva": "property reset_clears_mdc;\n  @(posedge Clk) disable iff (!Reset)\n  Reset |=> (Mdc == 1'b0);\nendproperty\n\nassert property (reset_clears_mdc);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_Mdc_reset_logic\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `Mdc`\n\n* **Clocks & Resets:**\n    * Primary Clock: `Clk` (posedge)\n    * Reset Signal: `Reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `Reset == 1`\n    * Response condition: `##1 Mdc == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `Reset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 Mdc == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (Reset == 0)`\n    * Property is disabled when reset `Reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge Clk) Reset == 1 |-> ##1 Mdc == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_Mdc_reset_logic;\n    @(posedge Clk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 Mdc == 0;\nendproperty\nassert_p_Mdc_reset_logic: assert property (p_Mdc_reset_logic) else $error(\"Assertion failed: Mdc signal is not 0 one cycle after Reset is asserted\");\n```\n\n**Summary:**\nProperty `p_Mdc_reset_logic` uses overlapping implication synchronized to `Clk`.", "error_message": null, "generation_time": 37.565120458602905, "verification_time": 0.015312433242797852, "from_cache": false}