# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do measureTime_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation {C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:04:24 on Jun 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation" C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/SdRambuffer.v 
# -- Compiling module SdRambuffer
# 
# Top level modules:
# 	SdRambuffer
# End time: 07:04:24 on Jun 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation {C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/processBuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:04:24 on Jun 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation" C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/processBuffer.v 
# -- Compiling module processBuffer
# 
# Top level modules:
# 	processBuffer
# End time: 07:04:24 on Jun 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation {C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/fillBuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:04:25 on Jun 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation" C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/fillBuffer.v 
# -- Compiling module fillBuffer
# 
# Top level modules:
# 	fillBuffer
# End time: 07:04:25 on Jun 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation {C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:04:25 on Jun 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation" C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 07:04:25 on Jun 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation {C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/sendDataToFillbuffer_fake.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:04:25 on Jun 23,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation" C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/sendDataToFillbuffer_fake.sv 
# -- Compiling module sendDataToFillbuffer_fake
# 
# Top level modules:
# 	sendDataToFillbuffer_fake
# End time: 07:04:25 on Jun 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation {C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/clockgen_fake.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:04:26 on Jun 23,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation" C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/clockgen_fake.sv 
# -- Compiling module clockgen_fake
# 
# Top level modules:
# 	clockgen_fake
# End time: 07:04:26 on Jun 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation {C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/simulation_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:04:26 on Jun 23,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation" C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/simulation_tb.sv 
# -- Compiling module simulation_tb
# 
# Top level modules:
# 	simulation_tb
# End time: 07:04:26 on Jun 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  simulation_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" simulation_tb 
# Start time: 07:04:27 on Jun 23,2017
# Loading sv_std.std
# Loading work.simulation_tb
# Loading work.clockgen_fake
# Loading work.SdRambuffer
# Loading altera_mf_ver.altsyncram
# Loading work.fillBuffer
# Loading work.processBuffer
# Loading work.sendDataToFillbuffer_fake
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/simulation_tb.sv(65)
#    Time: 174243840 ns  Iteration: 0  Instance: /simulation_tb
# Break in Module simulation_tb at C:/Users/kite/Documents/programacao/quartus/bufferBetweenARMAndFPGA_simulation/simulation_tb.sv line 65
# End time: 07:29:48 on Jun 23,2017, Elapsed time: 0:25:21
# Errors: 0, Warnings: 0
