Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun  1 12:33:52 2024
| Host         : MOERJIE_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.022       -0.022                      1                14275        0.047        0.000                      0                14275        1.858        0.000                       0                  3318  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
CLK_IN_D_0_clk_p[0]  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN_D_0_clk_p[0]       -0.022       -0.022                      1                14275        0.047        0.000                      0                14275        1.858        0.000                       0                  3318  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               CLK_IN_D_0_clk_p[0]                       
(none)                                    CLK_IN_D_0_clk_p[0]  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN_D_0_clk_p[0]
  To Clock:  CLK_IN_D_0_clk_p[0]

Setup :            1  Failing Endpoint ,  Worst Slack       -0.022ns,  Total Violation       -0.022ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.192ns (24.000%)  route 3.775ns (76.000%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 9.115 - 5.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.271     4.495    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X39Y214        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_fdce_C_Q)         0.223     4.718 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/Q
                         net (fo=2, routed)           0.381     5.099    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]
    SLICE_X38Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.142 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34/O
                         net (fo=2, routed)           0.369     5.510    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34_n_0
    SLICE_X38Y213        LUT5 (Prop_lut5_I1_O)        0.043     5.553 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16/O
                         net (fo=16, routed)          0.283     5.836    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I0_O)        0.043     5.879 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.657     6.536    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X49Y218        LUT2 (Prop_lut2_I1_O)        0.043     6.579 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g128_b4_i_1/O
                         net (fo=128, routed)         0.826     7.404    top_i/DataSource_Scrambler_0/inst/u_sigSource/g128_b4_i_1_n_0
    SLICE_X50Y219        LUT6 (Prop_lut6_I0_O)        0.043     7.447 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g134_b4/O
                         net (fo=1, routed)           0.000     7.447    top_i/DataSource_Scrambler_0/inst/u_sigSource/g134_b4_n_0
    SLICE_X50Y219        MUXF7 (Prop_muxf7_I0_O)      0.115     7.562 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_200/O
                         net (fo=1, routed)           0.490     8.052    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_200_n_0
    SLICE_X47Y219        LUT6 (Prop_lut6_I0_O)        0.122     8.174 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[4]_i_100/O
                         net (fo=1, routed)           0.000     8.174    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[4]_i_100_n_0
    SLICE_X47Y219        MUXF7 (Prop_muxf7_I0_O)      0.120     8.294 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_60/O
                         net (fo=1, routed)           0.000     8.294    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_60_n_0
    SLICE_X47Y219        MUXF8 (Prop_muxf8_I0_O)      0.045     8.339 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_27/O
                         net (fo=1, routed)           0.537     8.876    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_27_n_0
    SLICE_X42Y221        LUT6 (Prop_lut6_I5_O)        0.126     9.002 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[4]_i_8/O
                         net (fo=1, routed)           0.000     9.002    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[4]_i_8_n_0
    SLICE_X42Y221        MUXF7 (Prop_muxf7_I1_O)      0.103     9.105 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_3/O
                         net (fo=1, routed)           0.233     9.338    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_3_n_0
    SLICE_X45Y221        LUT6 (Prop_lut6_I5_O)        0.123     9.461 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[4]_i_1/O
                         net (fo=1, routed)           0.000     9.461    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[4]
    SLICE_X45Y221        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.124     9.115    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X45Y221        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[4]/C
                         clock pessimism              0.325     9.441    
                         clock uncertainty           -0.035     9.405    
    SLICE_X45Y221        FDCE (Setup_fdce_C_D)        0.034     9.439    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[4]
  -------------------------------------------------------------------
                         required time                          9.439    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.997ns (20.254%)  route 3.925ns (79.746%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 9.126 - 5.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.271     4.495    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X39Y214        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_fdce_C_Q)         0.223     4.718 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/Q
                         net (fo=2, routed)           0.381     5.099    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]
    SLICE_X38Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.142 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34/O
                         net (fo=2, routed)           0.369     5.510    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34_n_0
    SLICE_X38Y213        LUT5 (Prop_lut5_I1_O)        0.043     5.553 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16/O
                         net (fo=16, routed)          0.283     5.836    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I0_O)        0.043     5.879 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.710     6.589    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X33Y216        LUT2 (Prop_lut2_I1_O)        0.043     6.632 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b5_i_4/O
                         net (fo=125, routed)         0.781     7.413    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b5_i_4_n_0
    SLICE_X22Y219        LUT4 (Prop_lut4_I1_O)        0.043     7.456 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g2_b5/O
                         net (fo=1, routed)           0.382     7.839    top_i/DataSource_Scrambler_0/inst/u_sigSource/g2_b5_n_0
    SLICE_X24Y221        LUT5 (Prop_lut5_I1_O)        0.043     7.882 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_87/O
                         net (fo=1, routed)           0.000     7.882    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_87_n_0
    SLICE_X24Y221        MUXF7 (Prop_muxf7_I0_O)      0.107     7.989 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_54/O
                         net (fo=1, routed)           0.431     8.420    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_54_n_0
    SLICE_X24Y220        LUT6 (Prop_lut6_I5_O)        0.124     8.544 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_23/O
                         net (fo=1, routed)           0.439     8.983    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_23_n_0
    SLICE_X29Y219        LUT6 (Prop_lut6_I5_O)        0.043     9.026 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_7/O
                         net (fo=1, routed)           0.000     9.026    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_7_n_0
    SLICE_X29Y219        MUXF7 (Prop_muxf7_I0_O)      0.120     9.146 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_3/O
                         net (fo=1, routed)           0.149     9.295    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_3_n_0
    SLICE_X29Y219        LUT6 (Prop_lut6_I5_O)        0.122     9.417 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_1/O
                         net (fo=1, routed)           0.000     9.417    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[5]
    SLICE_X29Y219        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.135     9.126    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X29Y219        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[5]/C
                         clock pessimism              0.325     9.452    
                         clock uncertainty           -0.035     9.416    
    SLICE_X29Y219        FDCE (Setup_fdce_C_D)        0.033     9.449    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[5]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.008ns (20.618%)  route 3.881ns (79.382%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.271     4.495    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X39Y214        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_fdce_C_Q)         0.223     4.718 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/Q
                         net (fo=2, routed)           0.381     5.099    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]
    SLICE_X38Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.142 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34/O
                         net (fo=2, routed)           0.369     5.510    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34_n_0
    SLICE_X38Y213        LUT5 (Prop_lut5_I1_O)        0.043     5.553 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16/O
                         net (fo=16, routed)          0.283     5.836    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I0_O)        0.043     5.879 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.629     6.508    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X38Y218        LUT2 (Prop_lut2_I1_O)        0.043     6.551 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b7_i_4/O
                         net (fo=125, routed)         0.802     7.354    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b7_i_4_n_0
    SLICE_X37Y226        LUT6 (Prop_lut6_I3_O)        0.043     7.397 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b7/O
                         net (fo=1, routed)           0.316     7.713    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b7_n_0
    SLICE_X36Y225        LUT5 (Prop_lut5_I4_O)        0.043     7.756 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_107/O
                         net (fo=1, routed)           0.000     7.756    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_107_n_0
    SLICE_X36Y225        MUXF7 (Prop_muxf7_I0_O)      0.120     7.876 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_73/O
                         net (fo=1, routed)           0.467     8.343    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_73_n_0
    SLICE_X37Y223        LUT6 (Prop_lut6_I5_O)        0.122     8.465 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_41/O
                         net (fo=1, routed)           0.373     8.838    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_41_n_0
    SLICE_X36Y220        LUT6 (Prop_lut6_I5_O)        0.043     8.881 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_17/O
                         net (fo=1, routed)           0.000     8.881    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_17_n_0
    SLICE_X36Y220        MUXF7 (Prop_muxf7_I0_O)      0.120     9.001 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_7/O
                         net (fo=1, routed)           0.261     9.262    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_7_n_0
    SLICE_X37Y219        LUT6 (Prop_lut6_I5_O)        0.122     9.384 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_2/O
                         net (fo=1, routed)           0.000     9.384    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[7]
    SLICE_X37Y219        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.131     9.122    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X37Y219        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[7]/C
                         clock pessimism              0.325     9.448    
                         clock uncertainty           -0.035     9.412    
    SLICE_X37Y219        FDCE (Setup_fdce_C_D)        0.034     9.446    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[7]
  -------------------------------------------------------------------
                         required time                          9.446    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 1.178ns (24.198%)  route 3.690ns (75.802%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.132ns = ( 9.132 - 5.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.271     4.495    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X39Y214        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_fdce_C_Q)         0.223     4.718 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/Q
                         net (fo=2, routed)           0.381     5.099    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]
    SLICE_X38Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.142 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34/O
                         net (fo=2, routed)           0.369     5.510    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34_n_0
    SLICE_X38Y213        LUT5 (Prop_lut5_I1_O)        0.043     5.553 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16/O
                         net (fo=16, routed)          0.283     5.836    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I0_O)        0.043     5.879 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.555     6.434    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X34Y212        LUT2 (Prop_lut2_I1_O)        0.043     6.477 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b2_i_1/O
                         net (fo=125, routed)         0.972     7.449    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b2_i_1_n_0
    SLICE_X23Y218        LUT6 (Prop_lut6_I0_O)        0.043     7.492 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g57_b2/O
                         net (fo=1, routed)           0.000     7.492    top_i/DataSource_Scrambler_0/inst/u_sigSource/g57_b2_n_0
    SLICE_X23Y218        MUXF7 (Prop_muxf7_I1_O)      0.108     7.600 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_151/O
                         net (fo=1, routed)           0.386     7.986    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_151_n_0
    SLICE_X26Y215        LUT6 (Prop_lut6_I5_O)        0.124     8.110 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[2]_i_73/O
                         net (fo=1, routed)           0.000     8.110    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[2]_i_73_n_0
    SLICE_X26Y215        MUXF7 (Prop_muxf7_I1_O)      0.108     8.218 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_49/O
                         net (fo=1, routed)           0.000     8.218    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_49_n_0
    SLICE_X26Y215        MUXF8 (Prop_muxf8_I1_O)      0.043     8.261 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_22/O
                         net (fo=1, routed)           0.552     8.813    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_22_n_0
    SLICE_X29Y211        LUT6 (Prop_lut6_I3_O)        0.126     8.939 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[2]_i_7/O
                         net (fo=1, routed)           0.000     8.939    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[2]_i_7_n_0
    SLICE_X29Y211        MUXF7 (Prop_muxf7_I0_O)      0.107     9.046 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_3/O
                         net (fo=1, routed)           0.193     9.239    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_3_n_0
    SLICE_X26Y211        LUT6 (Prop_lut6_I5_O)        0.124     9.363 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[2]_i_1/O
                         net (fo=1, routed)           0.000     9.363    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[2]
    SLICE_X26Y211        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.141     9.132    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X26Y211        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[2]/C
                         clock pessimism              0.325     9.458    
                         clock uncertainty           -0.035     9.422    
    SLICE_X26Y211        FDCE (Setup_fdce_C_D)        0.034     9.456    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[2]
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.196ns (24.596%)  route 3.667ns (75.404%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 9.133 - 5.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.271     4.495    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X39Y214        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_fdce_C_Q)         0.223     4.718 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/Q
                         net (fo=2, routed)           0.381     5.099    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]
    SLICE_X38Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.142 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34/O
                         net (fo=2, routed)           0.369     5.510    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34_n_0
    SLICE_X38Y213        LUT5 (Prop_lut5_I1_O)        0.043     5.553 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16/O
                         net (fo=16, routed)          0.283     5.836    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I0_O)        0.043     5.879 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.539     6.418    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X38Y208        LUT2 (Prop_lut2_I1_O)        0.043     6.461 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b1_i_1/O
                         net (fo=125, routed)         0.835     7.296    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b1_i_1_n_0
    SLICE_X38Y203        LUT6 (Prop_lut6_I0_O)        0.043     7.339 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g63_b1/O
                         net (fo=1, routed)           0.000     7.339    top_i/DataSource_Scrambler_0/inst/u_sigSource/g63_b1_n_0
    SLICE_X38Y203        MUXF7 (Prop_muxf7_I1_O)      0.117     7.456 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[1]_i_149/O
                         net (fo=1, routed)           0.547     8.003    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[1]_i_149_n_0
    SLICE_X34Y203        LUT6 (Prop_lut6_I0_O)        0.122     8.125 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[1]_i_74/O
                         net (fo=1, routed)           0.000     8.125    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[1]_i_74_n_0
    SLICE_X34Y203        MUXF7 (Prop_muxf7_I1_O)      0.108     8.233 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[1]_i_50/O
                         net (fo=1, routed)           0.000     8.233    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[1]_i_50_n_0
    SLICE_X34Y203        MUXF8 (Prop_muxf8_I1_O)      0.043     8.276 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[1]_i_22/O
                         net (fo=1, routed)           0.452     8.728    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[1]_i_22_n_0
    SLICE_X32Y206        LUT6 (Prop_lut6_I3_O)        0.126     8.854 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[1]_i_7/O
                         net (fo=1, routed)           0.000     8.854    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[1]_i_7_n_0
    SLICE_X32Y206        MUXF7 (Prop_muxf7_I0_O)      0.120     8.974 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[1]_i_3/O
                         net (fo=1, routed)           0.261     9.235    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[1]_i_3_n_0
    SLICE_X33Y206        LUT6 (Prop_lut6_I5_O)        0.122     9.357 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[1]_i_1/O
                         net (fo=1, routed)           0.000     9.357    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[1]
    SLICE_X33Y206        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.142     9.133    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X33Y206        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[1]/C
                         clock pessimism              0.325     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X33Y206        FDCE (Setup_fdce_C_D)        0.034     9.457    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.204ns (25.016%)  route 3.609ns (74.984%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.271     4.495    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X39Y214        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_fdce_C_Q)         0.223     4.718 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/Q
                         net (fo=2, routed)           0.381     5.099    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]
    SLICE_X38Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.142 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34/O
                         net (fo=2, routed)           0.369     5.510    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34_n_0
    SLICE_X38Y213        LUT5 (Prop_lut5_I1_O)        0.043     5.553 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16/O
                         net (fo=16, routed)          0.283     5.836    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I0_O)        0.043     5.879 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.480     6.359    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X41Y212        LUT2 (Prop_lut2_I1_O)        0.043     6.402 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b6_i_3/O
                         net (fo=125, routed)         0.995     7.397    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b6_i_3_n_0
    SLICE_X53Y214        LUT6 (Prop_lut6_I2_O)        0.043     7.440 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g67_b6/O
                         net (fo=1, routed)           0.000     7.440    top_i/DataSource_Scrambler_0/inst/u_sigSource/g67_b6_n_0
    SLICE_X53Y214        MUXF7 (Prop_muxf7_I1_O)      0.122     7.562 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_122/O
                         net (fo=1, routed)           0.565     8.127    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_122_n_0
    SLICE_X44Y215        LUT6 (Prop_lut6_I3_O)        0.122     8.249 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[6]_i_66/O
                         net (fo=1, routed)           0.000     8.249    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[6]_i_66_n_0
    SLICE_X44Y215        MUXF7 (Prop_muxf7_I0_O)      0.120     8.369 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_46/O
                         net (fo=1, routed)           0.000     8.369    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_46_n_0
    SLICE_X44Y215        MUXF8 (Prop_muxf8_I0_O)      0.045     8.414 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_21/O
                         net (fo=1, routed)           0.360     8.774    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_21_n_0
    SLICE_X45Y214        LUT6 (Prop_lut6_I1_O)        0.126     8.900 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[6]_i_7/O
                         net (fo=1, routed)           0.000     8.900    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[6]_i_7_n_0
    SLICE_X45Y214        MUXF7 (Prop_muxf7_I0_O)      0.107     9.007 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_3/O
                         net (fo=1, routed)           0.176     9.183    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_3_n_0
    SLICE_X43Y214        LUT6 (Prop_lut6_I5_O)        0.124     9.307 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[6]_i_1/O
                         net (fo=1, routed)           0.000     9.307    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[6]
    SLICE_X43Y214        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.131     9.122    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X43Y214        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[6]/C
                         clock pessimism              0.325     9.448    
                         clock uncertainty           -0.035     9.412    
    SLICE_X43Y214        FDCE (Setup_fdce_C_D)        0.034     9.446    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[6]
  -------------------------------------------------------------------
                         required time                          9.446    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.171ns (24.392%)  route 3.630ns (75.608%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.125ns = ( 9.125 - 5.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.271     4.495    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X39Y214        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_fdce_C_Q)         0.223     4.718 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/Q
                         net (fo=2, routed)           0.381     5.099    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]
    SLICE_X38Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.142 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34/O
                         net (fo=2, routed)           0.369     5.510    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34_n_0
    SLICE_X38Y213        LUT5 (Prop_lut5_I1_O)        0.043     5.553 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16/O
                         net (fo=16, routed)          0.283     5.836    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I0_O)        0.043     5.879 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.531     6.410    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X39Y208        LUT2 (Prop_lut2_I1_O)        0.043     6.453 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b3_i_5/O
                         net (fo=125, routed)         0.809     7.262    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b3_i_5_n_0
    SLICE_X43Y204        LUT6 (Prop_lut6_I4_O)        0.043     7.305 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g125_b3/O
                         net (fo=1, routed)           0.000     7.305    top_i/DataSource_Scrambler_0/inst/u_sigSource/g125_b3_n_0
    SLICE_X43Y204        MUXF7 (Prop_muxf7_I1_O)      0.108     7.413 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_118/O
                         net (fo=1, routed)           0.493     7.906    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_118_n_0
    SLICE_X44Y207        LUT6 (Prop_lut6_I1_O)        0.124     8.030 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[3]_i_66/O
                         net (fo=1, routed)           0.000     8.030    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[3]_i_66_n_0
    SLICE_X44Y207        MUXF7 (Prop_muxf7_I1_O)      0.108     8.138 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_46/O
                         net (fo=1, routed)           0.000     8.138    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_46_n_0
    SLICE_X44Y207        MUXF8 (Prop_muxf8_I1_O)      0.043     8.181 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_20/O
                         net (fo=1, routed)           0.586     8.767    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_20_n_0
    SLICE_X46Y202        LUT6 (Prop_lut6_I0_O)        0.126     8.893 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[3]_i_7/O
                         net (fo=1, routed)           0.000     8.893    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[3]_i_7_n_0
    SLICE_X46Y202        MUXF7 (Prop_muxf7_I0_O)      0.101     8.994 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_3/O
                         net (fo=1, routed)           0.178     9.172    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_3_n_0
    SLICE_X47Y203        LUT6 (Prop_lut6_I5_O)        0.123     9.295 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[3]_i_1/O
                         net (fo=1, routed)           0.000     9.295    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[3]
    SLICE_X47Y203        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.134     9.125    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X47Y203        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[3]/C
                         clock pessimism              0.325     9.451    
                         clock uncertainty           -0.035     9.415    
    SLICE_X47Y203        FDCE (Setup_fdce_C_D)        0.034     9.449    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[3]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.294ns (27.240%)  route 3.456ns (72.760%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.125ns = ( 9.125 - 5.000 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.271     4.495    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X39Y214        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_fdce_C_Q)         0.223     4.718 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]/Q
                         net (fo=2, routed)           0.381     5.099    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[20]
    SLICE_X38Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.142 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34/O
                         net (fo=2, routed)           0.369     5.510    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_34_n_0
    SLICE_X38Y213        LUT5 (Prop_lut5_I1_O)        0.043     5.553 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16/O
                         net (fo=16, routed)          0.283     5.836    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_16_n_0
    SLICE_X38Y212        LUT6 (Prop_lut6_I0_O)        0.043     5.879 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.480     6.359    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X41Y212        LUT2 (Prop_lut2_I1_O)        0.054     6.413 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g128_b0_i_5/O
                         net (fo=128, routed)         0.913     7.326    top_i/DataSource_Scrambler_0/inst/u_sigSource/g128_b0_i_5_n_0
    SLICE_X53Y207        LUT6 (Prop_lut6_I4_O)        0.137     7.463 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g146_b0/O
                         net (fo=1, routed)           0.000     7.463    top_i/DataSource_Scrambler_0/inst/u_sigSource/g146_b0_n_0
    SLICE_X53Y207        MUXF7 (Prop_muxf7_I0_O)      0.107     7.570 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_211/O
                         net (fo=1, routed)           0.590     8.160    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_211_n_0
    SLICE_X45Y208        LUT6 (Prop_lut6_I3_O)        0.124     8.284 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[0]_i_103/O
                         net (fo=1, routed)           0.000     8.284    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[0]_i_103_n_0
    SLICE_X45Y208        MUXF7 (Prop_muxf7_I0_O)      0.107     8.391 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_62/O
                         net (fo=1, routed)           0.000     8.391    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_62_n_0
    SLICE_X45Y208        MUXF8 (Prop_muxf8_I1_O)      0.043     8.434 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_28/O
                         net (fo=1, routed)           0.292     8.727    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_28_n_0
    SLICE_X43Y209        LUT6 (Prop_lut6_I5_O)        0.126     8.853 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[0]_i_9/O
                         net (fo=1, routed)           0.000     8.853    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[0]_i_9_n_0
    SLICE_X43Y209        MUXF7 (Prop_muxf7_I1_O)      0.122     8.975 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_3/O
                         net (fo=1, routed)           0.148     9.123    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_3_n_0
    SLICE_X43Y209        LUT6 (Prop_lut6_I4_O)        0.122     9.245 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[0]_i_1/O
                         net (fo=1, routed)           0.000     9.245    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[0]
    SLICE_X43Y209        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.134     9.125    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X43Y209        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[0]/C
                         clock pessimism              0.325     9.451    
                         clock uncertainty           -0.035     9.415    
    SLICE_X43Y209        FDCE (Setup_fdce_C_D)        0.034     9.449    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/Integer_Input_RS_Encoder_HDL_Optimized_out_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/datainReg_1_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.517ns (11.977%)  route 3.800ns (88.023%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.121ns = ( 9.121 - 5.000 ) 
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.279     4.503    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X38Y164        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/Integer_Input_RS_Encoder_HDL_Optimized_out_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.259     4.762 r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/Integer_Input_RS_Encoder_HDL_Optimized_out_1_reg[3]/Q
                         net (fo=1, routed)           0.784     5.545    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/Integer_Input_RS_Encoder_HDL_Optimized_out_1[3]
    SLICE_X38Y182        LUT4 (Prop_lut4_I0_O)        0.043     5.588 r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/RS_Out[3]_INST_0/O
                         net (fo=13, routed)          1.260     6.849    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/DataIn[3]
    SLICE_X17Y215        LUT6 (Prop_lut6_I5_O)        0.043     6.892 r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/InterOut[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.262     7.154    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/InterOut[3]_INST_0_i_4_n_0
    SLICE_X17Y217        LUT6 (Prop_lut6_I5_O)        0.043     7.197 r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/InterOut[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.670     7.867    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_0_out[3]
    SLICE_X24Y225        LUT4 (Prop_lut4_I0_O)        0.043     7.910 r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/InterOut[3]_INST_0/O
                         net (fo=2, routed)           0.470     8.380    top_i/dec2bin_0/inst/DEC_IN[3]
    SLICE_X24Y225        LUT6 (Prop_lut6_I1_O)        0.043     8.423 r  top_i/dec2bin_0/inst/BIN_OUT_INST_0_i_2/O
                         net (fo=1, routed)           0.353     8.776    top_i/dec2bin_0/inst/BIN_OUT_INST_0_i_2_n_0
    SLICE_X25Y225        LUT6 (Prop_lut6_I2_O)        0.043     8.819 r  top_i/dec2bin_0/inst/BIN_OUT_INST_0/O
                         net (fo=1, routed)           0.000     8.819    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/In1
    SLICE_X25Y225        FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/datainReg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.130     9.121    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X25Y225        FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/datainReg_1_reg/C
                         clock pessimism              0.232     9.354    
                         clock uncertainty           -0.035     9.318    
    SLICE_X25Y225        FDCE (Setup_fdce_C_D)        0.034     9.352    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/datainReg_1_reg
  -------------------------------------------------------------------
                         required time                          9.352    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.223ns (5.352%)  route 3.944ns (94.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 9.314 - 5.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.290     4.514    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X11Y208        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y208        FDRE (Prop_fdre_C_Q)         0.223     4.737 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          3.944     8.680    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X11Y126        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.323     9.314    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X11Y126        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.232     9.547    
                         clock uncertainty           -0.035     9.511    
    SLICE_X11Y126        FDRE (Setup_fdre_C_CE)      -0.201     9.310    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[35].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  0.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.587%)  route 0.115ns (53.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.590     2.066    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X17Y196        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y196        FDRE (Prop_fdre_C_Q)         0.100     2.166 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.115     2.281    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[38][0]_0
    SLICE_X16Y195        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.791     2.421    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/aclk
    SLICE_X16Y195        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/CLK
                         clock pessimism             -0.340     2.080    
    SLICE_X16Y195        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.234    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.679%)  route 0.115ns (49.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.589     2.065    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X16Y190        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y190        FDRE (Prop_fdre_C_Q)         0.118     2.183 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.115     2.298    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[34][1]_0
    SLICE_X16Y189        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.789     2.419    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly/aclk
    SLICE_X16Y189        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][1]_srl32/CLK
                         clock pessimism             -0.340     2.078    
    SLICE_X16Y189        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.232    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][1]_srl25/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.582     2.058    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X17Y169        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y169        FDRE (Prop_fdre_C_Q)         0.091     2.149 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.106     2.256    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[25][1]_0
    SLICE_X16Y169        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][1]_srl25/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.781     2.411    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/aclk
    SLICE_X16Y169        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][1]_srl25/CLK
                         clock pessimism             -0.341     2.069    
    SLICE_X16Y169        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     2.185    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][1]_srl25
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.727%)  route 0.140ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.578     2.054    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X11Y203        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y203        FDRE (Prop_fdre_C_Q)         0.100     2.154 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.140     2.294    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[35][1]_0
    SLICE_X10Y201        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.784     2.414    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly/aclk
    SLICE_X10Y201        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][1]_srl32/CLK
                         clock pessimism             -0.344     2.069    
    SLICE_X10Y201        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.223    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][1]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.326%)  route 0.101ns (48.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.591     2.067    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X16Y151        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y151        FDRE (Prop_fdre_C_Q)         0.107     2.174 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[20].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.101     2.276    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[18][1]_0
    SLICE_X16Y150        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][1]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.792     2.422    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/aclk
    SLICE_X16Y150        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][1]_srl18/CLK
                         clock pessimism             -0.340     2.081    
    SLICE_X16Y150        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     2.197    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[21].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[17][1]_srl18
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][1]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.407%)  route 0.147ns (59.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.579     2.055    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X17Y177        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.100     2.155 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.147     2.303    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][1]_0
    SLICE_X18Y177        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][1]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.778     2.408    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclk
    SLICE_X18Y177        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][1]_srl30/CLK
                         clock pessimism             -0.340     2.067    
    SLICE_X18Y177        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.221    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][1]_srl30
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.576     2.052    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X11Y211        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y211        FDRE (Prop_fdre_C_Q)         0.100     2.152 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/Q
                         net (fo=1, routed)           0.095     2.247    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[1]
    SLICE_X10Y210        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.781     2.411    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X10Y210        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
                         clock pessimism             -0.344     2.066    
    SLICE_X10Y210        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.164    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][0]_srl25/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.735%)  route 0.114ns (53.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.578     2.054    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X11Y175        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y175        FDRE (Prop_fdre_C_Q)         0.100     2.154 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.114     2.268    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[25][0]_0
    SLICE_X12Y175        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][0]_srl25/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.775     2.405    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/aclk
    SLICE_X12Y175        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][0]_srl25/CLK
                         clock pessimism             -0.321     2.083    
    SLICE_X12Y175        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.185    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[24][0]_srl25
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[20][0]_srl21/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.311%)  route 0.099ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.581     2.057    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X11Y171        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDRE (Prop_fdre_C_Q)         0.100     2.157 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[17].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.099     2.256    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[21][0]_0
    SLICE_X10Y170        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[20][0]_srl21/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.781     2.411    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_data_casc_dly/aclk
    SLICE_X10Y170        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[20][0]_srl21/CLK
                         clock pessimism             -0.340     2.070    
    SLICE_X10Y170        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.172    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[20][0]_srl21
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.205%)  route 0.191ns (61.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.587     2.063    top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y186         FDRE                                         r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y186         FDRE (Prop_fdre_C_Q)         0.118     2.181 r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/Q
                         net (fo=1, routed)           0.191     2.372    top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[2]
    RAMB18_X0Y72         RAMB18E1                                     r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.815     2.444    top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y72         RAMB18E1                                     r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.340     2.104    
    RAMB18_X0Y72         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.287    top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN_D_0_clk_p[0]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_IN_D_0_clk_p[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y59   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y61   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg11_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y63   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y62   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X1Y60   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X1Y62   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg15_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y66   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y67   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X1Y64   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y65   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg5_reg/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X12Y220  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X12Y220  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X14Y221  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X14Y221  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X6Y216   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X6Y216   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y213  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y213  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y224  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y224  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X12Y220  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X12Y220  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X14Y221  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X14Y221  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X6Y216   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X6Y216   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y213  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y213  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y224  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X16Y224  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_IN_D_0_clk_p[0]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/terminal_0/inst/OUT_port_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_port_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 3.595ns (59.766%)  route 2.420ns (40.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.282     4.506    top_i/terminal_0/inst/clk
    SLICE_X10Y173        FDRE                                         r  top_i/terminal_0/inst/OUT_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y173        FDRE (Prop_fdre_C_Q)         0.259     4.765 r  top_i/terminal_0/inst/OUT_port_reg/Q
                         net (fo=1, routed)           2.420     7.185    OUT_port_0_OBUF
    D28                  OBUF (Prop_obuf_I_O)         3.336    10.521 r  OUT_port_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.521    OUT_port_0
    D28                                                               r  OUT_port_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/terminal_0/inst/OUT_port_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_port_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.561ns (59.674%)  route 1.055ns (40.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.579     2.055    top_i/terminal_0/inst/clk
    SLICE_X10Y173        FDRE                                         r  top_i/terminal_0/inst/OUT_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y173        FDRE (Prop_fdre_C_Q)         0.118     2.173 r  top_i/terminal_0/inst/OUT_port_reg/Q
                         net (fo=1, routed)           1.055     3.229    OUT_port_0_OBUF
    D28                  OBUF (Prop_obuf_I_O)         1.443     4.672 r  OUT_port_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.672    OUT_port_0
    D28                                                               r  OUT_port_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_IN_D_0_clk_p[0]

Max Delay          1527 Endpoints
Min Delay          1527 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][0]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.290ns  (logic 1.623ns (22.259%)  route 5.667ns (77.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.861     3.431    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y219        LUT1 (Prop_lut1_I0_O)        0.053     3.484 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.806     7.290    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/rst_n_0
    SLICE_X19Y214        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.145     4.136    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y214        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][1]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.290ns  (logic 1.623ns (22.259%)  route 5.667ns (77.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.861     3.431    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y219        LUT1 (Prop_lut1_I0_O)        0.053     3.484 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.806     7.290    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/rst_n_0
    SLICE_X19Y214        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.145     4.136    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y214        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][1]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][6]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.290ns  (logic 1.623ns (22.259%)  route 5.667ns (77.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.861     3.431    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y219        LUT1 (Prop_lut1_I0_O)        0.053     3.484 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.806     7.290    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/rst_n_0
    SLICE_X19Y214        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.145     4.136    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y214        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][6]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][7]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.290ns  (logic 1.623ns (22.259%)  route 5.667ns (77.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.861     3.431    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y219        LUT1 (Prop_lut1_I0_O)        0.053     3.484 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.806     7.290    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/rst_n_0
    SLICE_X19Y214        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.145     4.136    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y214        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg[50][7]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][0]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.623ns (22.508%)  route 5.587ns (77.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.861     3.431    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y219        LUT1 (Prop_lut1_I0_O)        0.053     3.484 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.725     7.209    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/rst_n_0
    SLICE_X15Y216        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.144     4.135    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X15Y216        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][1]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.623ns (22.508%)  route 5.587ns (77.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.861     3.431    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y219        LUT1 (Prop_lut1_I0_O)        0.053     3.484 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.725     7.209    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/rst_n_0
    SLICE_X15Y216        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.144     4.135    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X15Y216        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][1]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][6]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.623ns (22.508%)  route 5.587ns (77.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.861     3.431    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y219        LUT1 (Prop_lut1_I0_O)        0.053     3.484 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.725     7.209    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/rst_n_0
    SLICE_X15Y216        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.144     4.135    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X15Y216        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][6]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][7]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.209ns  (logic 1.623ns (22.508%)  route 5.587ns (77.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.861     3.431    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y219        LUT1 (Prop_lut1_I0_O)        0.053     3.484 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.725     7.209    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/rst_n_0
    SLICE_X15Y216        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.144     4.135    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X15Y216        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_11_reg_reg[186][7]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_2_reg_reg[33][4]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.205ns  (logic 1.623ns (22.523%)  route 5.582ns (77.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.861     3.431    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y219        LUT1 (Prop_lut1_I0_O)        0.053     3.484 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.721     7.205    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/rst_n_0
    SLICE_X19Y213        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_2_reg_reg[33][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.146     4.137    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y213        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_2_reg_reg[33][4]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_2_reg_reg[33][5]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.205ns  (logic 1.623ns (22.523%)  route 5.582ns (77.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.861     3.431    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y219        LUT1 (Prop_lut1_I0_O)        0.053     3.484 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.721     7.205    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/rst_n_0
    SLICE_X19Y213        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_2_reg_reg[33][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        1.146     4.137    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y213        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_2_reg_reg[33][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/PolarityShift_1/inst/dataTemp_reg[0]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.522ns (40.410%)  route 0.770ns (59.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.627     1.121    top_i/PolarityShift_1/inst/rst_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.028     1.149 f  top_i/PolarityShift_1/inst/dataTemp[1]_i_1/O
                         net (fo=2, routed)           0.143     1.292    top_i/PolarityShift_1/inst/dataTemp[1]_i_1_n_0
    SLICE_X11Y212        FDCE                                         f  top_i/PolarityShift_1/inst/dataTemp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.779     2.409    top_i/PolarityShift_1/inst/clk
    SLICE_X11Y212        FDCE                                         r  top_i/PolarityShift_1/inst/dataTemp_reg[0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/PolarityShift_1/inst/dataTemp_reg[1]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.522ns (40.410%)  route 0.770ns (59.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.627     1.121    top_i/PolarityShift_1/inst/rst_n
    SLICE_X11Y212        LUT1 (Prop_lut1_I0_O)        0.028     1.149 f  top_i/PolarityShift_1/inst/dataTemp[1]_i_1/O
                         net (fo=2, routed)           0.143     1.292    top_i/PolarityShift_1/inst/dataTemp[1]_i_1_n_0
    SLICE_X11Y212        FDCE                                         f  top_i/PolarityShift_1/inst/dataTemp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.779     2.409    top_i/PolarityShift_1/inst/clk
    SLICE_X11Y212        FDCE                                         r  top_i/PolarityShift_1/inst/dataTemp_reg[1]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/PolarityShift_0/inst/dataTemp_reg[0]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.522ns (37.171%)  route 0.882ns (62.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.733     1.227    top_i/PolarityShift_0/inst/rst_n
    SLICE_X17Y210        LUT1 (Prop_lut1_I0_O)        0.028     1.255 f  top_i/PolarityShift_0/inst/dataTemp[1]_i_1/O
                         net (fo=2, routed)           0.149     1.404    top_i/PolarityShift_0/inst/dataTemp[1]_i_1_n_0
    SLICE_X17Y210        FDCE                                         f  top_i/PolarityShift_0/inst/dataTemp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.780     2.410    top_i/PolarityShift_0/inst/clk
    SLICE_X17Y210        FDCE                                         r  top_i/PolarityShift_0/inst/dataTemp_reg[0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/PolarityShift_0/inst/dataTemp_reg[1]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.522ns (36.977%)  route 0.890ns (63.023%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.733     1.227    top_i/PolarityShift_0/inst/rst_n
    SLICE_X17Y210        LUT1 (Prop_lut1_I0_O)        0.028     1.255 f  top_i/PolarityShift_0/inst/dataTemp[1]_i_1/O
                         net (fo=2, routed)           0.157     1.412    top_i/PolarityShift_0/inst/dataTemp[1]_i_1_n_0
    SLICE_X15Y210        FDCE                                         f  top_i/PolarityShift_0/inst/dataTemp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.781     2.411    top_i/PolarityShift_0/inst/clk
    SLICE_X15Y210        FDCE                                         r  top_i/PolarityShift_0/inst/dataTemp_reg[1]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[0]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.524ns (35.937%)  route 0.934ns (64.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.733     1.227    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X17Y210        LUT1 (Prop_lut1_I0_O)        0.030     1.257 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.201     1.458    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X15Y214        FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.778     2.408    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X15Y214        FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[1]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.524ns (35.937%)  route 0.934ns (64.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.733     1.227    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X17Y210        LUT1 (Prop_lut1_I0_O)        0.030     1.257 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.201     1.458    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X15Y214        FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.778     2.408    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X15Y214        FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[1]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/enbSig_1_reg/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.524ns (35.937%)  route 0.934ns (64.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.733     1.227    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X17Y210        LUT1 (Prop_lut1_I0_O)        0.030     1.257 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.201     1.458    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X15Y214        FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/enbSig_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.778     2.408    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X15Y214        FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/enbSig_1_reg/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/bitinreg_1_reg/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.524ns (34.898%)  route 0.978ns (65.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.733     1.227    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X17Y210        LUT1 (Prop_lut1_I0_O)        0.030     1.257 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.244     1.502    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X15Y215        FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/bitinreg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.777     2.407    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X15Y215        FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/bitinreg_1_reg/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.524ns (34.898%)  route 0.978ns (65.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.733     1.227    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X17Y210        LUT1 (Prop_lut1_I0_O)        0.030     1.257 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.244     1.502    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X15Y215        FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.777     2.407    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X15Y215        FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.524ns (34.898%)  route 0.978ns (65.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.733     1.227    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X17Y210        LUT1 (Prop_lut1_I0_O)        0.030     1.257 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.244     1.502    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X15Y215        FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT_0_sn_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=3317, routed)        0.777     2.407    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X15Y215        FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[1]/C





