Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Tue Oct 25 10:09:40 2022


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E1                    1 use

I/O ports: 8
GTP_INBUF                   2 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 1 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 8 of 240 (3.33%)


Number of unique control sets : 0


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_pll               | 1       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_pll_clk          | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared                 0           5  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_25m_75 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.269         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.529       2.798 f       u_pll_clk/u_pll_e1/CLKOUT4 (GTP_PLL_E1)
                                   net (fanout=1)        0.957       3.755         nt_clk_25m_75    
                                                                                   clk_25m_75_obuf/I (GTP_OUTBUF)
                                   td                    2.409       6.164 f       clk_25m_75_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.164         clk_25m_75       
 clk_25m_75                                                                f       clk_25m_75 (port)

 Data arrival time                                                   6.164         Logic Levels: 3  
                                                                                   Logic: 4.250ns(68.949%), Route: 1.914ns(31.051%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_25m (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.269         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.795 f       u_pll_clk/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=1)        0.957       3.752         nt_clk_25m       
                                                                                   clk_25m_obuf/I (GTP_OUTBUF)
                                   td                    2.409       6.161 f       clk_25m_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.161         clk_25m          
 clk_25m                                                                   f       clk_25m (port)   

 Data arrival time                                                   6.161         Logic Levels: 3  
                                                                                   Logic: 4.247ns(68.934%), Route: 1.914ns(31.066%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_50m (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.269         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.795 f       u_pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=1)        0.957       3.752         nt_clk_50m       
                                                                                   clk_50m_obuf/I (GTP_OUTBUF)
                                   td                    2.409       6.161 f       clk_50m_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.161         clk_50m          
 clk_50m                                                                   f       clk_50m (port)   

 Data arrival time                                                   6.161         Logic Levels: 3  
                                                                                   Logic: 4.247ns(68.934%), Route: 1.914ns(31.066%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_100m (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       u_pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.957       3.646         nt_clk_100m      
                                                                                   clk_100m_obuf/I (GTP_OUTBUF)
                                   td                    2.269       5.915 r       clk_100m_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.915         clk_100m         
 clk_100m                                                                  r       clk_100m (port)  

 Data arrival time                                                   5.915         Logic Levels: 3  
                                                                                   Logic: 4.001ns(67.642%), Route: 1.914ns(32.358%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_100m_180deg (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.691 r       u_pll_clk/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.957       3.648         nt_clk_100m_180deg
                                                                                   clk_100m_180deg_obuf/I (GTP_OUTBUF)
                                   td                    2.269       5.917 r       clk_100m_180deg_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.917         clk_100m_180deg  
 clk_100m_180deg                                                           r       clk_100m_180deg (port)

 Data arrival time                                                   5.917         Logic Levels: 3  
                                                                                   Logic: 4.003ns(67.653%), Route: 1.914ns(32.347%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_25m (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       u_pll_clk/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=1)        0.957       3.651         nt_clk_25m       
                                                                                   clk_25m_obuf/I (GTP_OUTBUF)
                                   td                    2.269       5.920 r       clk_25m_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.920         clk_25m          
 clk_25m                                                                   r       clk_25m (port)   

 Data arrival time                                                   5.920         Logic Levels: 3  
                                                                                   Logic: 4.006ns(67.669%), Route: 1.914ns(32.331%)
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------+
| Type       | File Name                                                                 
+-----------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/compile/ip_pll_comp.adf       
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/ip_pll.fdc                    
| Output     | C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/synthesize/ip_pll_syn.adf     
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/synthesize/ip_pll_syn.vm      
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_pll/prj/synthesize/ip_pll.snr         
+-----------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 198,995,968 bytes
Total CPU  time to synthesize completion : 1.984 sec
Process Total CPU  time to synthesize completion : 1.984 sec
Total real time to synthesize completion : 3.000 sec
