$date
	Sat Nov 30 22:20:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_q4 $end
$var wire 1 ! div $end
$var wire 1 " p $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module uut $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 * d $end
$var wire 1 ! div $end
$var wire 1 " p $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
1!
0"
0&
0*
0%
0)
0$
0(
0#
0'
#20
0!
1&
1*
#30
1"
0&
0*
1%
1)
#40
1!
1&
1*
#50
0"
0&
0*
1$
1(
#60
0!
1"
1&
1*
#70
0"
0&
0*
0%
0)
