{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581648507307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECTNew EP3C25F324C8 " "Selected device EP3C25F324C8 for design \"ECTNew\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581648507371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581648507443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581648507443 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[0\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2003 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1581648507522 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2004 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1581648507522 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2005 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1581648507522 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[3\] 1 20 0 0 " "Implementing clock multiplication of 1, clock division of 20, and phase shift of 0 degrees (0 ps) for altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2006 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1581648507522 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[4\] 3 2 180 16667 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 180 degrees (16667 ps) for altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2007 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1581648507522 ""}  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2003 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1581648507522 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581648507657 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C8 " "Device EP3C40F324C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1581648507875 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1581648507875 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 12832 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1581648507888 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 12834 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1581648507888 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 12836 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1581648507888 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 12838 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1581648507888 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581648507888 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581648507893 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1581648507927 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bpl1 " "Entity dcfifo_bpl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_9f9:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_9f9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1581648509853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_8f9:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_8f9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1581648509853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1581648509853 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1581648509853 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ECTNew.sdc " "Synopsys Design Constraints File file not found: 'ECTNew.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1581648509880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1581648509884 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1581648509890 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1581648509928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581648509931 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1581648509938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581648510145 ""}  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2003 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581648510145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1) " "Automatically promoted node altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581648510145 ""}  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2003 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581648510145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581648510145 ""}  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2003 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581648510145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581648510146 ""}  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2003 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581648510146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1) " "Automatically promoted node altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581648510146 ""}  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2003 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581648510146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|dop_reg:dop\|sin_o\[13\]  " "Automatically promoted node DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|dop_reg:dop\|sin_o\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581648510146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DigitalDemodulation:b2v_inst9\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|mac_mult3 " "Destination node DigitalDemodulation:b2v_inst9\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|mac_mult3" {  } { { "db/ded_mult_ef81.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/ded_mult_ef81.tdf" 40 2 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_mult3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 3515 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581648510146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sync~output " "Destination node Sync~output" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 81 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sync~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 12693 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581648510146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SineOut\[13\]~output " "Destination node SineOut\[13\]~output" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 86 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SineOut[13]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 12723 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581648510146 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581648510146 ""}  } { { "dop_reg.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/dop_reg.v" 39 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop|sin_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 548 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581648510146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SysInit:b2v_inst3\|TrigOut  " "Automatically promoted node SysInit:b2v_inst3\|TrigOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581648510146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|altsyncram_el31:fifo_ram\|address_reg_b\[0\] " "Destination node USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|altsyncram_el31:fifo_ram\|address_reg_b\[0\]" {  } { { "db/altsyncram_el31.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_el31.tdf" 46 15 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|address_reg_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 1726 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581648510146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBCtrl:b2v_inst15\|Done " "Destination node USBCtrl:b2v_inst15\|Done" {  } { { "Modules/USBCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/USBCtrl.v" 76 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USBCtrl:b2v_inst15|Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 2080 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581648510146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBCtrl:b2v_inst15\|USBRreq~1 " "Destination node USBCtrl:b2v_inst15\|USBRreq~1" {  } { { "Modules/USBCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/USBCtrl.v" 73 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USBCtrl:b2v_inst15|USBRreq~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 5163 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581648510146 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581648510146 ""}  } { { "Modules/sysInit.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/sysInit.v" 34 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SysInit:b2v_inst3|TrigOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 0 { 0 ""} 0 1609 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581648510146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581648511443 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581648511453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581648511455 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581648511466 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581648511479 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581648511488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581648512771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1581648512782 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581648512782 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1 clk\[2\] ADCLK1~output " "PLL \"altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"ADCLK1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "IPs/altpll0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/altpll0.v" 119 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 253 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 74 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1581648512892 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1 clk\[2\] ADCLK2~output " "PLL \"altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"ADCLK2~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "IPs/altpll0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/altpll0.v" 119 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 253 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 73 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1581648512893 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1 clk\[2\] DDSClk~output " "PLL \"altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"DDSClk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "IPs/altpll0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/altpll0.v" 119 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 253 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 66 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1581648512893 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1 clk\[4\] IFClk~output " "PLL \"altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"IFClk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "IPs/altpll0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/altpll0.v" 119 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 253 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 75 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1581648512894 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD " "Node \"RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1581648513036 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TXD " "Node \"TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1581648513036 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1581648513036 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581648513038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581648514648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581648515471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581648515504 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581648519764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581648519766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581648521174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1581648524541 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581648524541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581648527002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1581648527007 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1581648527007 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.35 " "Total time spent on timing analysis during the Fitter is 5.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1581648527134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581648527178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581648528022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581648528054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581648529200 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581648530799 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581648531578 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/output_files/ECTNew.fit.smsg " "Generated suppressed messages file D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/output_files/ECTNew.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581648531947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1197 " "Peak virtual memory: 1197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1581648532877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 10:48:52 2020 " "Processing ended: Fri Feb 14 10:48:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1581648532877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1581648532877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1581648532877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581648532877 ""}
