$comment
	File created using the following command:
		vcd file ULA.msim.vcd -direction
$end
$date
	Mon Nov 20 19:56:49 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_vlg_vec_tst $end
$var reg 1 ! Cin $end
$var reg 3 " S [2:0] $end
$var reg 8 # X [7:0] $end
$var reg 8 $ Y [7:0] $end
$var wire 1 % Cout $end
$var wire 1 & flag_n $end
$var wire 1 ' flag_z $end
$var wire 1 ( Z [7] $end
$var wire 1 ) Z [6] $end
$var wire 1 * Z [5] $end
$var wire 1 + Z [4] $end
$var wire 1 , Z [3] $end
$var wire 1 - Z [2] $end
$var wire 1 . Z [1] $end
$var wire 1 / Z [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 inst|inst4|inst5~1_combout $end
$var wire 1 8 inst8|inst7|inst3~11_combout $end
$var wire 1 9 inst8|inst1|inst3~11_combout $end
$var wire 1 : inst|inst1|inst5~0_combout $end
$var wire 1 ; Cout~output_o $end
$var wire 1 < flag_n~output_o $end
$var wire 1 = Z[7]~output_o $end
$var wire 1 > Z[6]~output_o $end
$var wire 1 ? Z[5]~output_o $end
$var wire 1 @ Z[4]~output_o $end
$var wire 1 A Z[3]~output_o $end
$var wire 1 B Z[2]~output_o $end
$var wire 1 C Z[1]~output_o $end
$var wire 1 D Z[0]~output_o $end
$var wire 1 E flag_z~output_o $end
$var wire 1 F Y[7]~input_o $end
$var wire 1 G X[7]~input_o $end
$var wire 1 H X[6]~input_o $end
$var wire 1 I Y[6]~input_o $end
$var wire 1 J Y[2]~input_o $end
$var wire 1 K X[1]~input_o $end
$var wire 1 L Y[1]~input_o $end
$var wire 1 M inst|inst1|inst5~1_combout $end
$var wire 1 N inst|inst3|inst5~0_combout $end
$var wire 1 O Y[3]~input_o $end
$var wire 1 P X[3]~input_o $end
$var wire 1 Q inst|inst3|inst5~1_combout $end
$var wire 1 R inst|inst4|inst5~0_combout $end
$var wire 1 S X[5]~input_o $end
$var wire 1 T Y[5]~input_o $end
$var wire 1 U inst|inst5|inst5~0_combout $end
$var wire 1 V inst|inst7|inst5~0_combout $end
$var wire 1 W inst|inst7|inst5~1_combout $end
$var wire 1 X S[1]~input_o $end
$var wire 1 Y inst8|inst7|inst3~9_combout $end
$var wire 1 Z S[0]~input_o $end
$var wire 1 [ inst8|inst7|inst3~8_combout $end
$var wire 1 \ S[2]~input_o $end
$var wire 1 ] inst8|inst7|inst3~10_combout $end
$var wire 1 ^ inst8|inst6|inst3~0_combout $end
$var wire 1 _ inst8|inst6|inst3~1_combout $end
$var wire 1 ` inst8|inst6|inst3~2_combout $end
$var wire 1 a inst8|inst5|inst3~1_combout $end
$var wire 1 b inst8|inst5|inst3~0_combout $end
$var wire 1 c inst8|inst5|inst3~2_combout $end
$var wire 1 d inst8|inst5|inst3~3_combout $end
$var wire 1 e inst8|inst4|inst3~1_combout $end
$var wire 1 f X[4]~input_o $end
$var wire 1 g inst8|inst4|inst3~0_combout $end
$var wire 1 h Y[4]~input_o $end
$var wire 1 i inst8|inst4|inst3~2_combout $end
$var wire 1 j inst8|inst3|inst3~9_combout $end
$var wire 1 k inst8|inst3|inst3~11_combout $end
$var wire 1 l inst8|inst3|inst3~8_combout $end
$var wire 1 m inst8|inst3|inst3~10_combout $end
$var wire 1 n X[2]~input_o $end
$var wire 1 o inst8|inst2|inst3~1_combout $end
$var wire 1 p inst8|inst2|inst3~0_combout $end
$var wire 1 q inst8|inst2|inst3~2_combout $end
$var wire 1 r inst8|inst1|inst3~8_combout $end
$var wire 1 s inst8|inst1|inst3~9_combout $end
$var wire 1 t inst8|inst1|inst3~10_combout $end
$var wire 1 u Cin~input_o $end
$var wire 1 v inst8|inst|inst3~0_combout $end
$var wire 1 w X[0]~input_o $end
$var wire 1 x inst8|inst|inst3~1_combout $end
$var wire 1 y Y[0]~input_o $end
$var wire 1 z inst8|inst|inst3~2_combout $end
$var wire 1 { inst9~0_combout $end
$var wire 1 | inst9~1_combout $end
$var wire 1 } inst9~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b100 "
b10001010 #
b1010010 $
0%
0&
0'
0/
1.
0-
0,
1+
0*
1)
0(
x0
01
12
x3
14
15
16
07
08
09
0:
0;
0<
0=
1>
0?
1@
0A
0B
1C
0D
0E
0F
1G
0H
1I
0J
1K
1L
1M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
1[
1\
0]
0^
0_
1`
0a
0b
0c
0d
0e
0f
0g
1h
1i
0j
0k
1l
0m
0n
0o
1p
0q
1r
0s
1t
0u
0v
0w
0x
0y
0z
1{
1|
1}
$end
#1000000
