Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May  4 12:39:25 2025
| Host         : Roland running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.261       -2.118                     23                  747        0.181        0.000                      0                  747        4.500        0.000                       0                   336  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.261       -2.118                     23                  747        0.181        0.000                      0                  747        4.500        0.000                       0                   336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           23  Failing Endpoints,  Worst Slack       -0.261ns,  Total Violation       -2.118ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/instruction__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 3.564ns (35.069%)  route 6.599ns (64.931%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.892     8.288    inst_ID/Instruction[6]
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  inst_ID/RAM_reg_i_72/O
                         net (fo=1, routed)           0.000     8.412    inst_ID/RAM_reg_i_72_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  inst_ID/RAM_reg_i_17/O
                         net (fo=5, routed)           0.917     9.543    inst_ID/RD2[6]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.297     9.840 r  inst_ID/minusOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.840    inst_EX/RAM_reg_i_44_0[2]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.238 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    inst_EX/minusOp_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    inst_EX/minusOp_carry__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    inst_EX/minusOp_carry__2_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    inst_EX/minusOp_carry__3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    inst_EX/minusOp_carry__4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  inst_EX/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    inst_EX/minusOp_carry__5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.142 f  inst_EX/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.746    11.887    inst_IF/minusOp[29]
    SLICE_X9Y74          LUT5 (Prop_lut5_I2_O)        0.303    12.190 f  inst_IF/reg_file[1][29]_i_3/O
                         net (fo=1, routed)           0.149    12.339    inst_IF/reg_file[1][29]_i_3_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.124    12.463 f  inst_IF/reg_file[1][29]_i_2/O
                         net (fo=3, routed)           0.587    13.050    inst_IF/ALURes__0[29]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.124    13.174 f  inst_IF/instruction__0_i_12/O
                         net (fo=1, routed)           0.404    13.578    inst_IF/instruction__0_i_12_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    13.702 f  inst_IF/instruction__0_i_8/O
                         net (fo=4, routed)           0.534    14.237    inst_IF/instruction__0_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  inst_IF/instruction__0_i_5/O
                         net (fo=27, routed)          0.592    14.952    inst_IF/Zero
    SLICE_X11Y57         LUT6 (Prop_lut6_I3_O)        0.124    15.076 r  inst_IF/instruction__4_i_1/O
                         net (fo=2, routed)           0.331    15.408    inst_IF/instruction__4_i_1_n_0
    SLICE_X11Y56         FDRE                                         r  inst_IF/instruction__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    14.950    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  inst_IF/instruction__4/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)       -0.043    15.146    inst_IF/instruction__4
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -15.408    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/instruction__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.157ns  (logic 3.564ns (35.090%)  route 6.593ns (64.910%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.892     8.288    inst_ID/Instruction[6]
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  inst_ID/RAM_reg_i_72/O
                         net (fo=1, routed)           0.000     8.412    inst_ID/RAM_reg_i_72_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  inst_ID/RAM_reg_i_17/O
                         net (fo=5, routed)           0.917     9.543    inst_ID/RD2[6]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.297     9.840 r  inst_ID/minusOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.840    inst_EX/RAM_reg_i_44_0[2]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.238 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    inst_EX/minusOp_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    inst_EX/minusOp_carry__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    inst_EX/minusOp_carry__2_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    inst_EX/minusOp_carry__3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    inst_EX/minusOp_carry__4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  inst_EX/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    inst_EX/minusOp_carry__5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.142 f  inst_EX/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.746    11.887    inst_IF/minusOp[29]
    SLICE_X9Y74          LUT5 (Prop_lut5_I2_O)        0.303    12.190 f  inst_IF/reg_file[1][29]_i_3/O
                         net (fo=1, routed)           0.149    12.339    inst_IF/reg_file[1][29]_i_3_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.124    12.463 f  inst_IF/reg_file[1][29]_i_2/O
                         net (fo=3, routed)           0.587    13.050    inst_IF/ALURes__0[29]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.124    13.174 f  inst_IF/instruction__0_i_12/O
                         net (fo=1, routed)           0.404    13.578    inst_IF/instruction__0_i_12_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    13.702 f  inst_IF/instruction__0_i_8/O
                         net (fo=4, routed)           0.534    14.237    inst_IF/instruction__0_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  inst_IF/instruction__0_i_5/O
                         net (fo=27, routed)          0.418    14.779    inst_IF/Zero
    SLICE_X13Y64         LUT5 (Prop_lut5_I3_O)        0.124    14.903 r  inst_IF/instruction__1_i_1/O
                         net (fo=2, routed)           0.499    15.401    inst_IF/instruction__1_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.522    14.945    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__1/C
                         clock pessimism              0.300    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)       -0.047    15.162    inst_IF/instruction__1
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_p4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 3.564ns (35.329%)  route 6.524ns (64.671%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.892     8.288    inst_ID/Instruction[6]
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  inst_ID/RAM_reg_i_72/O
                         net (fo=1, routed)           0.000     8.412    inst_ID/RAM_reg_i_72_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  inst_ID/RAM_reg_i_17/O
                         net (fo=5, routed)           0.917     9.543    inst_ID/RD2[6]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.297     9.840 r  inst_ID/minusOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.840    inst_EX/RAM_reg_i_44_0[2]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.238 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    inst_EX/minusOp_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    inst_EX/minusOp_carry__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    inst_EX/minusOp_carry__2_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    inst_EX/minusOp_carry__3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    inst_EX/minusOp_carry__4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  inst_EX/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    inst_EX/minusOp_carry__5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.142 f  inst_EX/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.746    11.887    inst_IF/minusOp[29]
    SLICE_X9Y74          LUT5 (Prop_lut5_I2_O)        0.303    12.190 f  inst_IF/reg_file[1][29]_i_3/O
                         net (fo=1, routed)           0.149    12.339    inst_IF/reg_file[1][29]_i_3_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.124    12.463 f  inst_IF/reg_file[1][29]_i_2/O
                         net (fo=3, routed)           0.587    13.050    inst_IF/ALURes__0[29]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.124    13.174 f  inst_IF/instruction__0_i_12/O
                         net (fo=1, routed)           0.404    13.578    inst_IF/instruction__0_i_12_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    13.702 f  inst_IF/instruction__0_i_8/O
                         net (fo=4, routed)           0.534    14.237    inst_IF/instruction__0_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  inst_IF/instruction__0_i_5/O
                         net (fo=27, routed)          0.249    14.610    inst_IF/Zero
    SLICE_X11Y64         LUT5 (Prop_lut5_I3_O)        0.124    14.734 r  inst_IF/instruction__0_i_3/O
                         net (fo=2, routed)           0.599    15.333    inst_IF/instruction__0_i_3_n_0
    SLICE_X11Y65         FDRE                                         r  inst_IF/PC_p4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.521    14.944    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  inst_IF/PC_p4_reg[9]/C
                         clock pessimism              0.275    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)       -0.081    15.102    inst_IF/PC_p4_reg[9]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -15.333    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/instruction__7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.082ns  (logic 3.440ns (34.120%)  route 6.642ns (65.880%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.892     8.288    inst_ID/Instruction[6]
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  inst_ID/RAM_reg_i_72/O
                         net (fo=1, routed)           0.000     8.412    inst_ID/RAM_reg_i_72_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  inst_ID/RAM_reg_i_17/O
                         net (fo=5, routed)           0.917     9.543    inst_ID/RD2[6]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.297     9.840 r  inst_ID/minusOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.840    inst_EX/RAM_reg_i_44_0[2]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.238 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    inst_EX/minusOp_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    inst_EX/minusOp_carry__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    inst_EX/minusOp_carry__2_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    inst_EX/minusOp_carry__3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    inst_EX/minusOp_carry__4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  inst_EX/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    inst_EX/minusOp_carry__5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.142 r  inst_EX/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.746    11.887    inst_IF/minusOp[29]
    SLICE_X9Y74          LUT5 (Prop_lut5_I2_O)        0.303    12.190 r  inst_IF/reg_file[1][29]_i_3/O
                         net (fo=1, routed)           0.149    12.339    inst_IF/reg_file[1][29]_i_3_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.124    12.463 r  inst_IF/reg_file[1][29]_i_2/O
                         net (fo=3, routed)           0.587    13.050    inst_IF/ALURes__0[29]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.124    13.174 r  inst_IF/instruction__0_i_12/O
                         net (fo=1, routed)           0.404    13.578    inst_IF/instruction__0_i_12_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    13.702 r  inst_IF/instruction__0_i_8/O
                         net (fo=4, routed)           0.860    14.563    inst_IF/instruction__0_i_8_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    14.687 r  inst_IF/instruction__7_i_1_comp/O
                         net (fo=2, routed)           0.640    15.327    inst_IF/instruction__7_i_1_n_0
    SLICE_X11Y60         FDRE                                         r  inst_IF/instruction__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.525    14.948    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y60         FDRE                                         r  inst_IF/instruction__7/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)       -0.061    15.126    inst_IF/instruction__7
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 -0.200    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_p4_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.156ns  (logic 3.564ns (35.093%)  route 6.592ns (64.907%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.892     8.288    inst_ID/Instruction[6]
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  inst_ID/RAM_reg_i_72/O
                         net (fo=1, routed)           0.000     8.412    inst_ID/RAM_reg_i_72_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  inst_ID/RAM_reg_i_17/O
                         net (fo=5, routed)           0.917     9.543    inst_ID/RD2[6]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.297     9.840 r  inst_ID/minusOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.840    inst_EX/RAM_reg_i_44_0[2]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.238 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    inst_EX/minusOp_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    inst_EX/minusOp_carry__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    inst_EX/minusOp_carry__2_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    inst_EX/minusOp_carry__3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    inst_EX/minusOp_carry__4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  inst_EX/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    inst_EX/minusOp_carry__5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.142 f  inst_EX/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.746    11.887    inst_IF/minusOp[29]
    SLICE_X9Y74          LUT5 (Prop_lut5_I2_O)        0.303    12.190 f  inst_IF/reg_file[1][29]_i_3/O
                         net (fo=1, routed)           0.149    12.339    inst_IF/reg_file[1][29]_i_3_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.124    12.463 f  inst_IF/reg_file[1][29]_i_2/O
                         net (fo=3, routed)           0.587    13.050    inst_IF/ALURes__0[29]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.124    13.174 f  inst_IF/instruction__0_i_12/O
                         net (fo=1, routed)           0.404    13.578    inst_IF/instruction__0_i_12_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    13.702 f  inst_IF/instruction__0_i_8/O
                         net (fo=4, routed)           0.534    14.237    inst_IF/instruction__0_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  inst_IF/instruction__0_i_5/O
                         net (fo=27, routed)          0.916    15.277    inst_IF/Zero
    SLICE_X12Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.401 r  inst_IF/PC_p4[29]_i_1/O
                         net (fo=1, routed)           0.000    15.401    inst_IF/p_0_in[29]
    SLICE_X12Y66         FDRE                                         r  inst_IF/PC_p4_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.517    14.940    inst_IF/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  inst_IF/PC_p4_reg[29]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X12Y66         FDRE (Setup_fdre_C_D)        0.079    15.242    inst_IF/PC_p4_reg[29]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_p4_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 3.564ns (34.990%)  route 6.622ns (65.010%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.892     8.288    inst_ID/Instruction[6]
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  inst_ID/RAM_reg_i_72/O
                         net (fo=1, routed)           0.000     8.412    inst_ID/RAM_reg_i_72_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  inst_ID/RAM_reg_i_17/O
                         net (fo=5, routed)           0.917     9.543    inst_ID/RD2[6]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.297     9.840 r  inst_ID/minusOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.840    inst_EX/RAM_reg_i_44_0[2]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.238 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    inst_EX/minusOp_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    inst_EX/minusOp_carry__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    inst_EX/minusOp_carry__2_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    inst_EX/minusOp_carry__3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    inst_EX/minusOp_carry__4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  inst_EX/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    inst_EX/minusOp_carry__5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.142 f  inst_EX/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.746    11.887    inst_IF/minusOp[29]
    SLICE_X9Y74          LUT5 (Prop_lut5_I2_O)        0.303    12.190 f  inst_IF/reg_file[1][29]_i_3/O
                         net (fo=1, routed)           0.149    12.339    inst_IF/reg_file[1][29]_i_3_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.124    12.463 f  inst_IF/reg_file[1][29]_i_2/O
                         net (fo=3, routed)           0.587    13.050    inst_IF/ALURes__0[29]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.124    13.174 f  inst_IF/instruction__0_i_12/O
                         net (fo=1, routed)           0.404    13.578    inst_IF/instruction__0_i_12_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    13.702 f  inst_IF/instruction__0_i_8/O
                         net (fo=4, routed)           0.534    14.237    inst_IF/instruction__0_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  inst_IF/instruction__0_i_5/O
                         net (fo=27, routed)          0.946    15.307    inst_IF/Zero
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    15.431 r  inst_IF/PC_p4[31]_i_1/O
                         net (fo=1, routed)           0.000    15.431    inst_IF/p_0_in[31]
    SLICE_X3Y67          FDRE                                         r  inst_IF/PC_p4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.597    15.020    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  inst_IF/PC_p4_reg[31]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y67          FDRE (Setup_fdre_C_D)        0.029    15.272    inst_IF/PC_p4_reg[31]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -15.431    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/instruction__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.970ns  (logic 3.564ns (35.746%)  route 6.406ns (64.254%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.892     8.288    inst_ID/Instruction[6]
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  inst_ID/RAM_reg_i_72/O
                         net (fo=1, routed)           0.000     8.412    inst_ID/RAM_reg_i_72_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  inst_ID/RAM_reg_i_17/O
                         net (fo=5, routed)           0.917     9.543    inst_ID/RD2[6]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.297     9.840 r  inst_ID/minusOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.840    inst_EX/RAM_reg_i_44_0[2]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.238 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    inst_EX/minusOp_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    inst_EX/minusOp_carry__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    inst_EX/minusOp_carry__2_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    inst_EX/minusOp_carry__3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    inst_EX/minusOp_carry__4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  inst_EX/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    inst_EX/minusOp_carry__5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.142 f  inst_EX/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.746    11.887    inst_IF/minusOp[29]
    SLICE_X9Y74          LUT5 (Prop_lut5_I2_O)        0.303    12.190 f  inst_IF/reg_file[1][29]_i_3/O
                         net (fo=1, routed)           0.149    12.339    inst_IF/reg_file[1][29]_i_3_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.124    12.463 f  inst_IF/reg_file[1][29]_i_2/O
                         net (fo=3, routed)           0.587    13.050    inst_IF/ALURes__0[29]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.124    13.174 f  inst_IF/instruction__0_i_12/O
                         net (fo=1, routed)           0.404    13.578    inst_IF/instruction__0_i_12_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    13.702 f  inst_IF/instruction__0_i_8/O
                         net (fo=4, routed)           0.534    14.237    inst_IF/instruction__0_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  inst_IF/instruction__0_i_5/O
                         net (fo=27, routed)          0.390    14.751    inst_IF/Zero
    SLICE_X11Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.875 r  inst_IF/instruction__3_i_1/O
                         net (fo=2, routed)           0.340    15.215    inst_IF/instruction__3_i_1_n_0
    SLICE_X11Y65         FDRE                                         r  inst_IF/instruction__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.521    14.944    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  inst_IF/instruction__3/C
                         clock pessimism              0.275    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)       -0.067    15.116    inst_IF/instruction__3
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -15.215    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_p4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 3.564ns (35.264%)  route 6.543ns (64.736%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.892     8.288    inst_ID/Instruction[6]
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  inst_ID/RAM_reg_i_72/O
                         net (fo=1, routed)           0.000     8.412    inst_ID/RAM_reg_i_72_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  inst_ID/RAM_reg_i_17/O
                         net (fo=5, routed)           0.917     9.543    inst_ID/RD2[6]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.297     9.840 r  inst_ID/minusOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.840    inst_EX/RAM_reg_i_44_0[2]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.238 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    inst_EX/minusOp_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    inst_EX/minusOp_carry__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    inst_EX/minusOp_carry__2_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    inst_EX/minusOp_carry__3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    inst_EX/minusOp_carry__4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  inst_EX/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    inst_EX/minusOp_carry__5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.142 f  inst_EX/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.746    11.887    inst_IF/minusOp[29]
    SLICE_X9Y74          LUT5 (Prop_lut5_I2_O)        0.303    12.190 f  inst_IF/reg_file[1][29]_i_3/O
                         net (fo=1, routed)           0.149    12.339    inst_IF/reg_file[1][29]_i_3_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.124    12.463 f  inst_IF/reg_file[1][29]_i_2/O
                         net (fo=3, routed)           0.587    13.050    inst_IF/ALURes__0[29]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.124    13.174 f  inst_IF/instruction__0_i_12/O
                         net (fo=1, routed)           0.404    13.578    inst_IF/instruction__0_i_12_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    13.702 f  inst_IF/instruction__0_i_8/O
                         net (fo=4, routed)           0.534    14.237    inst_IF/instruction__0_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  inst_IF/instruction__0_i_5/O
                         net (fo=27, routed)          0.867    15.227    inst_IF/Zero
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124    15.351 r  inst_IF/PC_p4[21]_i_1/O
                         net (fo=1, routed)           0.000    15.351    inst_IF/p_0_in[21]
    SLICE_X3Y68          FDRE                                         r  inst_IF/PC_p4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.595    15.018    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  inst_IF/PC_p4_reg[21]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y68          FDRE (Setup_fdre_C_D)        0.029    15.270    inst_IF/PC_p4_reg[21]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_p4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 3.564ns (35.095%)  route 6.591ns (64.905%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.892     8.288    inst_ID/Instruction[6]
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  inst_ID/RAM_reg_i_72/O
                         net (fo=1, routed)           0.000     8.412    inst_ID/RAM_reg_i_72_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  inst_ID/RAM_reg_i_17/O
                         net (fo=5, routed)           0.917     9.543    inst_ID/RD2[6]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.297     9.840 r  inst_ID/minusOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.840    inst_EX/RAM_reg_i_44_0[2]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.238 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    inst_EX/minusOp_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    inst_EX/minusOp_carry__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    inst_EX/minusOp_carry__2_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    inst_EX/minusOp_carry__3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    inst_EX/minusOp_carry__4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  inst_EX/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    inst_EX/minusOp_carry__5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.142 f  inst_EX/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.746    11.887    inst_IF/minusOp[29]
    SLICE_X9Y74          LUT5 (Prop_lut5_I2_O)        0.303    12.190 f  inst_IF/reg_file[1][29]_i_3/O
                         net (fo=1, routed)           0.149    12.339    inst_IF/reg_file[1][29]_i_3_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.124    12.463 f  inst_IF/reg_file[1][29]_i_2/O
                         net (fo=3, routed)           0.587    13.050    inst_IF/ALURes__0[29]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.124    13.174 f  inst_IF/instruction__0_i_12/O
                         net (fo=1, routed)           0.404    13.578    inst_IF/instruction__0_i_12_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    13.702 f  inst_IF/instruction__0_i_8/O
                         net (fo=4, routed)           0.534    14.237    inst_IF/instruction__0_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  inst_IF/instruction__0_i_5/O
                         net (fo=27, routed)          0.916    15.276    inst_IF/Zero
    SLICE_X6Y66          LUT5 (Prop_lut5_I3_O)        0.124    15.400 r  inst_IF/PC_p4[13]_i_1/O
                         net (fo=1, routed)           0.000    15.400    inst_IF/p_0_in[13]
    SLICE_X6Y66          FDRE                                         r  inst_IF/PC_p4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.596    15.019    inst_IF/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  inst_IF/PC_p4_reg[13]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)        0.077    15.319    inst_IF/PC_p4_reg[13]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -15.400    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_p4_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 3.564ns (35.109%)  route 6.587ns (64.891%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.892     8.288    inst_ID/Instruction[6]
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.412 r  inst_ID/RAM_reg_i_72/O
                         net (fo=1, routed)           0.000     8.412    inst_ID/RAM_reg_i_72_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  inst_ID/RAM_reg_i_17/O
                         net (fo=5, routed)           0.917     9.543    inst_ID/RD2[6]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.297     9.840 r  inst_ID/minusOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.840    inst_EX/RAM_reg_i_44_0[2]
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.238 r  inst_EX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    inst_EX/minusOp_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  inst_EX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    inst_EX/minusOp_carry__1_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  inst_EX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    inst_EX/minusOp_carry__2_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  inst_EX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    inst_EX/minusOp_carry__3_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  inst_EX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    inst_EX/minusOp_carry__4_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  inst_EX/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    inst_EX/minusOp_carry__5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.142 f  inst_EX/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.746    11.887    inst_IF/minusOp[29]
    SLICE_X9Y74          LUT5 (Prop_lut5_I2_O)        0.303    12.190 f  inst_IF/reg_file[1][29]_i_3/O
                         net (fo=1, routed)           0.149    12.339    inst_IF/reg_file[1][29]_i_3_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I3_O)        0.124    12.463 f  inst_IF/reg_file[1][29]_i_2/O
                         net (fo=3, routed)           0.587    13.050    inst_IF/ALURes__0[29]
    SLICE_X9Y73          LUT4 (Prop_lut4_I1_O)        0.124    13.174 f  inst_IF/instruction__0_i_12/O
                         net (fo=1, routed)           0.404    13.578    inst_IF/instruction__0_i_12_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    13.702 f  inst_IF/instruction__0_i_8/O
                         net (fo=4, routed)           0.534    14.237    inst_IF/instruction__0_i_8_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  inst_IF/instruction__0_i_5/O
                         net (fo=27, routed)          0.912    15.272    inst_IF/Zero
    SLICE_X6Y66          LUT6 (Prop_lut6_I3_O)        0.124    15.396 r  inst_IF/PC_p4[18]_i_1/O
                         net (fo=1, routed)           0.000    15.396    inst_IF/p_0_in[18]
    SLICE_X6Y66          FDRE                                         r  inst_IF/PC_p4_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.596    15.019    inst_IF/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  inst_IF/PC_p4_reg[18]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)        0.079    15.321    inst_IF/PC_p4_reg[18]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -15.396    
  -------------------------------------------------------------------
                         slack                                 -0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 monopulse1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.594     1.513    monopulse1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  monopulse1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  monopulse1/Q1_reg/Q
                         net (fo=1, routed)           0.120     1.774    monopulse1/Q1
    SLICE_X1Y75          FDRE                                         r  monopulse1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.861     2.026    monopulse1/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  monopulse1/Q2_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.070     1.593    monopulse1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 monopulse2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.594     1.513    monopulse2/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  monopulse2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  monopulse2/Q1_reg/Q
                         net (fo=1, routed)           0.118     1.772    monopulse2/Q1_reg_n_0
    SLICE_X1Y75          FDRE                                         r  monopulse2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.861     2.026    monopulse2/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  monopulse2/Q2_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.066     1.589    monopulse2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 monopulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.544%)  route 0.198ns (58.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.591     1.510    monopulse1/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  monopulse1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  monopulse1/Q2_reg/Q
                         net (fo=3, routed)           0.198     1.850    monopulse1/Q2
    SLICE_X3Y72          FDRE                                         r  monopulse1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.864     2.029    monopulse1/clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  monopulse1/Q3_reg/C
                         clock pessimism             -0.479     1.549    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.070     1.619    monopulse1/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 monopulse2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse2/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.457%)  route 0.208ns (59.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.591     1.510    monopulse2/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  monopulse2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  monopulse2/Q2_reg/Q
                         net (fo=2, routed)           0.208     1.859    monopulse2/Q2
    SLICE_X1Y74          FDRE                                         r  monopulse2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.861     2.026    monopulse2/clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  monopulse2/Q3_reg/C
                         clock pessimism             -0.479     1.546    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.070     1.616    monopulse2/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_IF/PC_p4_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_p4_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.598     1.517    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  inst_IF/PC_p4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  inst_IF/PC_p4_reg[31]/Q
                         net (fo=4, routed)           0.168     1.827    inst_IF/Q[29]
    SLICE_X3Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.872 r  inst_IF/PC_p4[31]_i_1/O
                         net (fo=1, routed)           0.000     1.872    inst_IF/p_0_in[31]
    SLICE_X3Y67          FDRE                                         r  inst_IF/PC_p4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.869     2.034    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  inst_IF/PC_p4_reg[31]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.091     1.608    inst_IF/PC_p4_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.593     1.512    monopulse1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  monopulse1/count_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  monopulse1/count_int_reg[7]/Q
                         net (fo=2, routed)           0.119     1.773    monopulse1/monopulse2/count_int_reg[7]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  monopulse1/count_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    monopulse1/count_int_reg[4]_i_1_n_4
    SLICE_X5Y78          FDRE                                         r  monopulse1/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.862     2.027    monopulse1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  monopulse1/count_int_reg[7]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.105     1.617    monopulse1/count_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.594     1.513    monopulse1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  monopulse1/count_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  monopulse1/count_int_reg[11]/Q
                         net (fo=2, routed)           0.119     1.774    monopulse1/monopulse2/count_int_reg[11]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  monopulse1/count_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    monopulse1/count_int_reg[8]_i_1_n_4
    SLICE_X5Y79          FDRE                                         r  monopulse1/count_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.028    monopulse1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  monopulse1/count_int_reg[11]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    monopulse1/count_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.595     1.514    monopulse1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  monopulse1/count_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  monopulse1/count_int_reg[15]/Q
                         net (fo=2, routed)           0.119     1.775    monopulse1/monopulse2/count_int_reg[15]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  monopulse1/count_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    monopulse1/count_int_reg[12]_i_1_n_4
    SLICE_X5Y80          FDRE                                         r  monopulse1/count_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.864     2.029    monopulse1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  monopulse1/count_int_reg[15]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    monopulse1/count_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 monopulse1/count_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse1/count_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.593     1.512    monopulse1/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  monopulse1/count_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  monopulse1/count_int_reg[3]/Q
                         net (fo=2, routed)           0.119     1.773    monopulse1/monopulse2/count_int_reg[3]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  monopulse1/count_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    monopulse1/count_int_reg[0]_i_1_n_4
    SLICE_X5Y77          FDRE                                         r  monopulse1/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.861     2.026    monopulse1/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  monopulse1/count_int_reg[3]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.105     1.617    monopulse1/count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_IF/PC_p4_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/PC_p4_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.594     1.513    inst_IF/clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  inst_IF/PC_p4_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  inst_IF/PC_p4_reg[30]/Q
                         net (fo=5, routed)           0.175     1.853    inst_IF/Q[28]
    SLICE_X6Y70          LUT6 (Prop_lut6_I0_O)        0.045     1.898 r  inst_IF/PC_p4[30]_i_1/O
                         net (fo=1, routed)           0.000     1.898    inst_IF/p_0_in[30]
    SLICE_X6Y70          FDRE                                         r  inst_IF/PC_p4_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.863     2.028    inst_IF/clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  inst_IF/PC_p4_reg[30]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.120     1.633    inst_IF/PC_p4_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26    inst_MEM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26    inst_MEM/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y71     display/CNT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y73     display/CNT_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y73     display/CNT_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y74     display/CNT_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y74     display/CNT_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y74     display/CNT_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y74     display/CNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y71     display/CNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y71     display/CNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73     display/CNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73     display/CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73     display/CNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73     display/CNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     display/CNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     display/CNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     display/CNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     display/CNT_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y71     display/CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y71     display/CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73     display/CNT_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73     display/CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73     display/CNT_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73     display/CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     display/CNT_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     display/CNT_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     display/CNT_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     display/CNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.516ns  (logic 5.544ns (35.729%)  route 9.972ns (64.271%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.070     5.568    inst_IF/sw_IBUF[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     5.692 r  inst_IF/cat_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.670     6.362    inst_IF/cat_OBUF[6]_inst_i_78_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  inst_IF/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.311     7.796    inst_IF/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.630     8.551    inst_IF/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.124     8.675 r  inst_IF/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.291    11.965    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.516 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.516    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.925ns  (logic 5.549ns (37.179%)  route 9.376ns (62.821%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.070     5.568    inst_IF/sw_IBUF[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     5.692 r  inst_IF/cat_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.670     6.362    inst_IF/cat_OBUF[6]_inst_i_78_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  inst_IF/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.311     7.796    inst_IF/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.022     8.943    inst_IF/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.124     9.067 r  inst_IF/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.303    11.369    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.925 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.925    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.904ns  (logic 5.486ns (36.812%)  route 9.418ns (63.188%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.070     5.568    inst_IF/sw_IBUF[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     5.692 r  inst_IF/cat_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.670     6.362    inst_IF/cat_OBUF[6]_inst_i_78_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  inst_IF/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.311     7.796    inst_IF/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.635     8.555    inst_IF/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I1_O)        0.124     8.679 r  inst_IF/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.732    11.411    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.904 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.904    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.889ns  (logic 5.790ns (38.889%)  route 9.099ns (61.111%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.070     5.568    inst_IF/sw_IBUF[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     5.692 r  inst_IF/cat_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.670     6.362    inst_IF/cat_OBUF[6]_inst_i_78_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  inst_IF/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.311     7.796    inst_IF/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.022     8.943    inst_IF/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I1_O)        0.152     9.095 r  inst_IF/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.025    11.120    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    14.889 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.889    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.725ns  (logic 5.769ns (39.180%)  route 8.956ns (60.820%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.070     5.568    inst_IF/sw_IBUF[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     5.692 r  inst_IF/cat_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.670     6.362    inst_IF/cat_OBUF[6]_inst_i_78_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  inst_IF/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.311     7.796    inst_IF/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.635     8.555    inst_IF/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.120     8.675 r  inst_IF/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.270    10.945    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    14.725 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.725    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.215ns  (logic 5.531ns (38.906%)  route 8.685ns (61.094%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.070     5.568    inst_IF/sw_IBUF[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     5.692 r  inst_IF/cat_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.670     6.362    inst_IF/cat_OBUF[6]_inst_i_78_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  inst_IF/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.311     7.796    inst_IF/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.294     8.214    inst_IF/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.124     8.338 r  inst_IF/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.340    10.678    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.215 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.215    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.139ns  (logic 5.728ns (40.511%)  route 8.411ns (59.489%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.070     5.568    inst_IF/sw_IBUF[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124     5.692 r  inst_IF/cat_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.670     6.362    inst_IF/cat_OBUF[6]_inst_i_78_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  inst_IF/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.311     7.796    inst_IF/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I2_O)        0.124     7.920 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.630     8.551    inst_IF/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.117     8.668 r  inst_IF/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.730    10.398    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.139 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.139    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.742ns (55.239%)  route 1.412ns (44.761%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.605     0.867    inst_ID/sw_IBUF[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  inst_ID/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.049     0.961    inst_IF/cat_OBUF[6]_inst_i_3_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.006 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.106     1.112    inst_IF/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.157 r  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.294     1.451    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.044     1.495 r  inst_IF/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.853    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.154 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.154    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.222ns  (logic 1.680ns (52.133%)  route 1.543ns (47.867%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.605     0.867    inst_ID/sw_IBUF[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  inst_ID/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.049     0.961    inst_IF/cat_OBUF[6]_inst_i_3_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.006 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.106     1.112    inst_IF/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.157 r  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.154     1.311    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.045     1.356 r  inst_IF/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.628     1.984    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.222 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.222    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.246ns  (logic 1.768ns (54.470%)  route 1.478ns (45.530%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.605     0.867    inst_ID/sw_IBUF[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  inst_ID/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.049     0.961    inst_IF/cat_OBUF[6]_inst_i_3_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.006 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.106     1.112    inst_IF/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.157 r  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.229     1.386    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.043     1.429 r  inst_IF/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.488     1.918    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.328     3.246 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.246    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.287ns  (logic 1.698ns (51.653%)  route 1.589ns (48.347%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.605     0.867    inst_ID/sw_IBUF[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  inst_ID/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.049     0.961    inst_IF/cat_OBUF[6]_inst_i_3_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.006 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.106     1.112    inst_IF/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.157 r  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.229     1.386    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.045     1.431 r  inst_IF/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.600     2.031    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.287 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.287    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.431ns  (logic 1.783ns (51.980%)  route 1.647ns (48.020%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.605     0.867    inst_ID/sw_IBUF[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  inst_ID/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.049     0.961    inst_IF/cat_OBUF[6]_inst_i_3_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.006 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.106     1.112    inst_IF/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.157 r  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.297     1.454    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I1_O)        0.044     1.498 r  inst_IF/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.088    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.342     3.431 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.431    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.493ns  (logic 1.636ns (46.837%)  route 1.857ns (53.163%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.605     0.867    inst_ID/sw_IBUF[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.912 f  inst_ID/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.049     0.961    inst_IF/cat_OBUF[6]_inst_i_3_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.006 f  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.106     1.112    inst_IF/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.157 f  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.297     1.454    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.045     1.499 r  inst_IF/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.800     2.299    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.493 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.493    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.781ns  (logic 1.693ns (44.767%)  route 2.089ns (55.233%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.605     0.867    inst_ID/sw_IBUF[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  inst_ID/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.049     0.961    inst_IF/cat_OBUF[6]_inst_i_3_4
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.006 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.106     1.112    inst_IF/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.157 r  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.294     1.451    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.045     1.496 r  inst_IF/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.034     2.530    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.781 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.781    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.089ns  (logic 7.126ns (39.395%)  route 10.963ns (60.605%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.740     8.136    inst_ID/Instruction[6]
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.260 r  inst_ID/RAM_reg_i_84/O
                         net (fo=2, routed)           0.000     8.260    inst_ID/reg_file_reg[5][0]_0
    SLICE_X11Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     8.477 r  inst_ID/RAM_reg_i_23/O
                         net (fo=4, routed)           0.813     9.291    inst_ID/RD2[0]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.299     9.590 r  inst_ID/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.590    inst_EX/RAM_reg_i_52[0]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.103 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.103    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.220    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.337    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.454 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.454    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.571 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.571    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.688 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.907 r  inst_EX/plusOp_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.691    11.598    inst_IF/plusOp[24]
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.295    11.893 r  inst_IF/reg_file[1][24]_i_3/O
                         net (fo=1, routed)           0.435    12.328    inst_IF/reg_file[1][24]_i_3_n_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124    12.452 r  inst_IF/reg_file[1][24]_i_2/O
                         net (fo=3, routed)           0.413    12.865    inst_IF/ALURes__0[24]
    SLICE_X9Y75          LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  inst_IF/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.297    14.286    inst_IF/cat_OBUF[6]_inst_i_42_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124    14.410 r  inst_IF/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.004    15.414    inst_IF/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    15.538 r  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831    16.369    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.124    16.493 r  inst_IF/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.291    19.784    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    23.334 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.334    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.471ns  (logic 7.069ns (40.461%)  route 10.402ns (59.539%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.740     8.136    inst_ID/Instruction[6]
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.260 r  inst_ID/RAM_reg_i_84/O
                         net (fo=2, routed)           0.000     8.260    inst_ID/reg_file_reg[5][0]_0
    SLICE_X11Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     8.477 r  inst_ID/RAM_reg_i_23/O
                         net (fo=4, routed)           0.813     9.291    inst_ID/RD2[0]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.299     9.590 r  inst_ID/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.590    inst_EX/RAM_reg_i_52[0]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.103 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.103    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.220    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.337    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.454 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.454    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.571 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.571    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.688 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.907 f  inst_EX/plusOp_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.691    11.598    inst_IF/plusOp[24]
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.295    11.893 f  inst_IF/reg_file[1][24]_i_3/O
                         net (fo=1, routed)           0.435    12.328    inst_IF/reg_file[1][24]_i_3_n_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124    12.452 f  inst_IF/reg_file[1][24]_i_2/O
                         net (fo=3, routed)           0.413    12.865    inst_IF/ALURes__0[24]
    SLICE_X9Y75          LUT5 (Prop_lut5_I2_O)        0.124    12.989 f  inst_IF/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.297    14.286    inst_IF/cat_OBUF[6]_inst_i_42_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124    14.410 f  inst_IF/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.004    15.414    inst_IF/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    15.538 f  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.830    16.367    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.124    16.491 r  inst_IF/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.732    19.223    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.716 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.716    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.327ns  (logic 7.386ns (42.628%)  route 9.941ns (57.372%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.740     8.136    inst_ID/Instruction[6]
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.260 r  inst_ID/RAM_reg_i_84/O
                         net (fo=2, routed)           0.000     8.260    inst_ID/reg_file_reg[5][0]_0
    SLICE_X11Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     8.477 r  inst_ID/RAM_reg_i_23/O
                         net (fo=4, routed)           0.813     9.291    inst_ID/RD2[0]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.299     9.590 r  inst_ID/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.590    inst_EX/RAM_reg_i_52[0]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.103 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.103    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.220    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.337    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.454 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.454    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.571 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.571    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.688 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.907 r  inst_EX/plusOp_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.691    11.598    inst_IF/plusOp[24]
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.295    11.893 r  inst_IF/reg_file[1][24]_i_3/O
                         net (fo=1, routed)           0.435    12.328    inst_IF/reg_file[1][24]_i_3_n_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124    12.452 r  inst_IF/reg_file[1][24]_i_2/O
                         net (fo=3, routed)           0.413    12.865    inst_IF/ALURes__0[24]
    SLICE_X9Y75          LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  inst_IF/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.297    14.286    inst_IF/cat_OBUF[6]_inst_i_42_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124    14.410 r  inst_IF/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.004    15.414    inst_IF/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    15.538 r  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.830    16.367    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I1_O)        0.154    16.521 r  inst_IF/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.270    18.791    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    22.571 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.571    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.075ns  (logic 6.988ns (40.926%)  route 10.087ns (59.074%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.740     8.136    inst_ID/Instruction[6]
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.260 r  inst_ID/RAM_reg_i_84/O
                         net (fo=2, routed)           0.000     8.260    inst_ID/reg_file_reg[5][0]_0
    SLICE_X11Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     8.477 r  inst_ID/RAM_reg_i_23/O
                         net (fo=4, routed)           0.813     9.291    inst_ID/RD2[0]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.299     9.590 r  inst_ID/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.590    inst_EX/RAM_reg_i_52[0]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.103 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.103    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.220    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.543 r  inst_EX/plusOp_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.772    11.314    inst_IF/plusOp[9]
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.306    11.620 r  inst_IF/reg_file[1][9]_i_3/O
                         net (fo=1, routed)           0.263    11.883    inst_IF/reg_file[1][9]_i_3_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I3_O)        0.124    12.007 r  inst_IF/reg_file[1][9]_i_2/O
                         net (fo=3, routed)           1.002    13.009    inst_IF/ALURes__0[9]
    SLICE_X13Y65         LUT5 (Prop_lut5_I2_O)        0.150    13.159 r  inst_IF/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.020    14.180    inst_IF/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.326    14.506 r  inst_IF/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.883    15.389    inst_IF/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124    15.513 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.806    16.319    inst_IF/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124    16.443 r  inst_IF/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.340    18.783    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    22.320 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.320    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.060ns  (logic 7.006ns (41.070%)  route 10.053ns (58.930%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.740     8.136    inst_ID/Instruction[6]
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.260 r  inst_ID/RAM_reg_i_84/O
                         net (fo=2, routed)           0.000     8.260    inst_ID/reg_file_reg[5][0]_0
    SLICE_X11Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     8.477 r  inst_ID/RAM_reg_i_23/O
                         net (fo=4, routed)           0.813     9.291    inst_ID/RD2[0]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.299     9.590 r  inst_ID/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.590    inst_EX/RAM_reg_i_52[0]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.103 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.103    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.220    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.543 r  inst_EX/plusOp_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.772    11.314    inst_IF/plusOp[9]
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.306    11.620 r  inst_IF/reg_file[1][9]_i_3/O
                         net (fo=1, routed)           0.263    11.883    inst_IF/reg_file[1][9]_i_3_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I3_O)        0.124    12.007 r  inst_IF/reg_file[1][9]_i_2/O
                         net (fo=3, routed)           1.002    13.009    inst_IF/ALURes__0[9]
    SLICE_X13Y65         LUT5 (Prop_lut5_I2_O)        0.150    13.159 r  inst_IF/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.020    14.180    inst_IF/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.326    14.506 r  inst_IF/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.883    15.389    inst_IF/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124    15.513 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.810    16.323    inst_IF/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I1_O)        0.124    16.447 r  inst_IF/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.303    18.749    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    22.305 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.305    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.024ns  (logic 7.248ns (42.574%)  route 9.776ns (57.426%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.740     8.136    inst_ID/Instruction[6]
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.260 r  inst_ID/RAM_reg_i_84/O
                         net (fo=2, routed)           0.000     8.260    inst_ID/reg_file_reg[5][0]_0
    SLICE_X11Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     8.477 r  inst_ID/RAM_reg_i_23/O
                         net (fo=4, routed)           0.813     9.291    inst_ID/RD2[0]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.299     9.590 r  inst_ID/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.590    inst_EX/RAM_reg_i_52[0]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.103 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.103    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.220    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.543 r  inst_EX/plusOp_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.772    11.314    inst_IF/plusOp[9]
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.306    11.620 r  inst_IF/reg_file[1][9]_i_3/O
                         net (fo=1, routed)           0.263    11.883    inst_IF/reg_file[1][9]_i_3_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I3_O)        0.124    12.007 r  inst_IF/reg_file[1][9]_i_2/O
                         net (fo=3, routed)           1.002    13.009    inst_IF/ALURes__0[9]
    SLICE_X13Y65         LUT5 (Prop_lut5_I2_O)        0.150    13.159 r  inst_IF/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.020    14.180    inst_IF/cat_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.326    14.506 r  inst_IF/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.883    15.389    inst_IF/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124    15.513 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.810    16.323    inst_IF/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.152    16.475 r  inst_IF/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.025    18.500    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    22.269 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.269    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.745ns  (logic 7.343ns (43.850%)  route 9.402ns (56.150%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          0.876     7.272    inst_IF/instruction__0_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  inst_IF/PC_p4[19]_i_2/O
                         net (fo=73, routed)          0.740     8.136    inst_ID/Instruction[6]
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.260 r  inst_ID/RAM_reg_i_84/O
                         net (fo=2, routed)           0.000     8.260    inst_ID/reg_file_reg[5][0]_0
    SLICE_X11Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     8.477 r  inst_ID/RAM_reg_i_23/O
                         net (fo=4, routed)           0.813     9.291    inst_ID/RD2[0]
    SLICE_X8Y63          LUT4 (Prop_lut4_I1_O)        0.299     9.590 r  inst_ID/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.590    inst_EX/RAM_reg_i_52[0]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.103 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.103    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.220    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.337    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.454 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.454    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.571 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.571    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.688 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.688    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.907 r  inst_EX/plusOp_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.691    11.598    inst_IF/plusOp[24]
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.295    11.893 r  inst_IF/reg_file[1][24]_i_3/O
                         net (fo=1, routed)           0.435    12.328    inst_IF/reg_file[1][24]_i_3_n_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I3_O)        0.124    12.452 r  inst_IF/reg_file[1][24]_i_2/O
                         net (fo=3, routed)           0.413    12.865    inst_IF/ALURes__0[24]
    SLICE_X9Y75          LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  inst_IF/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           1.297    14.286    inst_IF/cat_OBUF[6]_inst_i_42_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124    14.410 r  inst_IF/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.004    15.414    inst_IF/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124    15.538 r  inst_IF/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831    16.369    inst_IF/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.149    16.518 r  inst_IF/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.730    18.248    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    21.989 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.989    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.292ns  (logic 4.239ns (37.544%)  route 7.052ns (62.456%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.642     5.245    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  inst_IF/instruction__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  inst_IF/instruction__0/Q
                         net (fo=1, routed)           0.571     6.272    inst_IF/instruction__0_n_0
    SLICE_X11Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.396 f  inst_IF/led_OBUF[10]_inst_i_2/O
                         net (fo=38, routed)          1.586     7.982    inst_IF/instruction__0_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.124     8.106 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=65, routed)          4.895    13.001    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    16.536 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.536    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.139ns  (logic 4.098ns (36.784%)  route 7.042ns (63.216%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.705     5.308    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/CNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  display/CNT_reg[14]/Q
                         net (fo=25, routed)          1.707     7.470    display/sel0[0]
    SLICE_X1Y69          LUT3 (Prop_lut3_I2_O)        0.124     7.594 r  display/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.335    12.930    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    16.447 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.447    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.872ns  (logic 4.269ns (43.238%)  route 5.604ns (56.762%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.647     5.250    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  inst_IF/instruction__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.419     5.669 f  inst_IF/instruction__4/Q
                         net (fo=38, routed)          2.246     7.915    inst_IF/instruction__3_0[3]
    SLICE_X4Y71          LUT6 (Prop_lut6_I3_O)        0.297     8.212 r  inst_IF/led_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           3.358    11.569    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.122 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.122    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_IF/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.442ns (64.276%)  route 0.801ns (35.724%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.571     1.490    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  inst_IF/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 f  inst_IF/instruction__3/Q
                         net (fo=38, routed)          0.483     2.114    inst_IF/instruction__3_0[4]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.045     2.159 r  inst_IF/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.478    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.733 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.733    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.497ns (65.536%)  route 0.787ns (34.464%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  display/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  display/CNT_reg[16]/Q
                         net (fo=13, routed)          0.393     2.044    display/sel0[2]
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.042     2.086 r  display/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.481    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.795 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.795    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.434ns (61.910%)  route 0.882ns (38.090%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.571     1.490    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  inst_IF/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  inst_IF/instruction__3/Q
                         net (fo=38, routed)          0.601     2.232    inst_IF/instruction__3_0[4]
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.045     2.277 r  inst_IF/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.559    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.807 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.807    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.439ns (62.176%)  route 0.875ns (37.824%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.574     1.493    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  inst_IF/instruction__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  inst_IF/instruction__5/Q
                         net (fo=38, routed)          0.534     2.168    inst_IF/instruction__3_0[2]
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.045     2.213 r  inst_IF/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.555    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.808 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.808    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.422ns (61.455%)  route 0.892ns (38.545%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  display/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/CNT_reg[16]/Q
                         net (fo=13, routed)          0.255     1.906    display/sel0[2]
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.045     1.951 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.637     2.589    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.825 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.825    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.437ns (61.327%)  route 0.906ns (38.673%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  display/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  display/CNT_reg[16]/Q
                         net (fo=13, routed)          0.393     2.044    display/sel0[2]
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.045     2.089 r  display/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.513     2.602    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.853 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.853    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.442ns (60.569%)  route 0.939ns (39.431%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.571     1.490    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  inst_IF/instruction__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  inst_IF/instruction__3/Q
                         net (fo=38, routed)          0.587     2.219    inst_IF/instruction__3_0[4]
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.045     2.264 r  inst_IF/led_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.351     2.615    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.871 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.871    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.536ns (63.082%)  route 0.899ns (36.918%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/CNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/CNT_reg[15]/Q
                         net (fo=13, routed)          0.311     1.962    inst_IF/sel0[1]
    SLICE_X3Y69          LUT6 (Prop_lut6_I4_O)        0.045     2.007 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.231     2.238    inst_IF/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.049     2.287 r  inst_IF/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.644    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.946 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.946    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/instruction__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.441ns (57.747%)  route 1.054ns (42.253%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.574     1.493    inst_IF/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  inst_IF/instruction__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  inst_IF/instruction__5/Q
                         net (fo=38, routed)          0.773     2.407    inst_IF/instruction__3_0[2]
    SLICE_X1Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.452 r  inst_IF/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.734    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.989 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.989    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/CNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.501ns (60.435%)  route 0.983ns (39.565%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.591     1.510    display/clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  display/CNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  display/CNT_reg[15]/Q
                         net (fo=13, routed)          0.450     2.102    display/sel0[1]
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.044     2.146 r  display/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.678    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     3.994 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.994    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            monopulse2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.838ns  (logic 1.486ns (52.346%)  route 1.353ns (47.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.353     2.838    monopulse2/btn_IBUF[0]
    SLICE_X0Y77          FDRE                                         r  monopulse2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.591     5.014    monopulse2/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  monopulse2/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            monopulse1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.424ns  (logic 1.477ns (60.910%)  route 0.948ns (39.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.948     2.424    monopulse1/btn_IBUF[0]
    SLICE_X0Y77          FDRE                                         r  monopulse1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.591     5.014    monopulse1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  monopulse1/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            monopulse1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.244ns (39.423%)  route 0.376ns (60.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.376     0.620    monopulse1/btn_IBUF[0]
    SLICE_X0Y77          FDRE                                         r  monopulse1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.864     2.029    monopulse1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  monopulse1/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            monopulse2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.254ns (31.810%)  route 0.544ns (68.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.544     0.797    monopulse2/btn_IBUF[0]
    SLICE_X0Y77          FDRE                                         r  monopulse2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.864     2.029    monopulse2/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  monopulse2/Q1_reg/C





