#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 23 08:50:19 2023
# Process ID: 14444
# Current directory: E:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.runs/base_sobel_accel_1_0_synth_1
# Command line: vivado.exe -log base_sobel_accel_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_sobel_accel_1_0.tcl
# Log file: E:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.runs/base_sobel_accel_1_0_synth_1/base_sobel_accel_1_0.vds
# Journal file: E:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.runs/base_sobel_accel_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source base_sobel_accel_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_HLS/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.cache/ip 
Command: synth_design -top base_sobel_accel_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 998.918 ; gain = 234.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_sobel_accel_1_0' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ip/base_sobel_accel_1_0/synth/base_sobel_accel_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel.v:12]
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_CONTROL_BUS_s_axi' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_CONTROL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_CONTROL_BUS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_CONTROL_BUS_s_axi' (1#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_CONTROL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Block_proc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (2#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AXIvideo2Mat.v:118]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (3#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (4#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (5#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (5#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (5#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (5#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (5#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (5#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (5#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (6#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/CvtColor_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mul_mbkb' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mul_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mul_mbkb_DSP48_0' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mul_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mul_mbkb_DSP48_0' (7#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mul_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mul_mbkb' (8#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mul_mbkb.v:13]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mcud' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mcud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mcud_DSP48_1' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mcud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mcud_DSP48_1' (9#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mcud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mcud' (10#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mcud.v:30]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mdEe' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mdEe.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mdEe_DSP48_2' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mdEe.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mdEe_DSP48_2' (11#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mdEe.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mdEe' (12#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mdEe.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/CvtColor_1.v:642]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1' (13#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'GaussianBlur' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/GaussianBlur.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/GaussianBlur.v:58]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_1' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_1_k_buf_eOg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1_k_buf_eOg.v:50]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_1_k_buf_eOg_ram' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1_k_buf_eOg.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1_k_buf_eOg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_1_k_buf_eOg_ram' (14#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1_k_buf_eOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_1_k_buf_eOg' (15#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1_k_buf_eOg.v:50]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mux_3hbi' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mux_3hbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mux_3hbi' (16#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mux_3hbi.v:8]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mul_mibs' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mul_mibs.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mul_mibs_DSP48_3' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mul_mibs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mul_mibs_DSP48_3' (17#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mul_mibs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mul_mibs' (18#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mul_mibs.v:13]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mjbC' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mjbC.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mjbC_DSP48_4' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mjbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mjbC_DSP48_4' (19#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mjbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mjbC' (20#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mjbC.v:30]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_ama_akbM' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_ama_akbM.v:36]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter din3_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_ama_akbM_DSP48_5' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_ama_akbM.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_ama_akbM_DSP48_5' (21#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_ama_akbM.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_ama_akbM' (22#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_ama_akbM.v:36]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mlbW' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mlbW.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mlbW_DSP48_6' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mlbW.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mlbW_DSP48_6' (23#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mlbW.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mlbW' (24#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mlbW.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1282]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:1378]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_1' (25#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'GaussianBlur' (26#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/GaussianBlur.v:10]
INFO: [Synth 8-6157] synthesizing module 'Duplicate' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Duplicate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Duplicate.v:67]
INFO: [Synth 8-6155] done synthesizing module 'Duplicate' (27#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Duplicate.v:10]
INFO: [Synth 8-6157] synthesizing module 'Sobel' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Sobel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Sobel.v:58]
INFO: [Synth 8-6157] synthesizing module 'Filter2D' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:61]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:280]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:287]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mpcA' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mpcA.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mpcA_DSP48_7' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mpcA.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mpcA_DSP48_7' (28#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mpcA.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mpcA' (29#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mpcA.v:30]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mqcK' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mqcK.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mqcK_DSP48_8' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mqcK.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mqcK_DSP48_8' (30#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mqcK.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mqcK' (31#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mqcK.v:30]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mrcU' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mrcU.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_mrcU_DSP48_9' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mrcU.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mrcU_DSP48_9' (32#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mrcU.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_mrcU' (33#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_mrcU.v:30]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_msc4' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_msc4.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_mac_msc4_DSP48_10' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_msc4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_msc4_DSP48_10' (34#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_msc4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_mac_msc4' (35#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_mac_msc4.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1282]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1284]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1306]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1360]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D' (36#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Sobel' (37#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Sobel.v:10]
INFO: [Synth 8-6157] synthesizing module 'Sobel_1' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Sobel_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Sobel_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'Sobel_1' (38#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Sobel_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvertScaleAbs273' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state15 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:52]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_sitodtde' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_sitodtde.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_accel_ap_sitodp_4_no_dsp_32' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_sitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_sitodp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'sobel_accel_ap_sitodp_4_no_dsp_32' (52#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_sitodtde' (53#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_sitodtde.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:868]
INFO: [Synth 8-6155] done synthesizing module 'ConvertScaleAbs273' (54#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvertScaleAbs' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state15 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:868]
INFO: [Synth 8-6155] done synthesizing module 'ConvertScaleAbs' (55#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:10]
INFO: [Synth 8-6157] synthesizing module 'AddWeighted' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state31 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:95]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_dadd_udo' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_dadd_udo.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_accel_ap_dadd_3_full_dsp_64' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_dadd_3_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'sobel_accel_ap_dadd_3_full_dsp_64' (71#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_dadd_udo' (72#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_dadd_udo.v:8]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_dmul_vdy' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_dmul_vdy.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_accel_ap_dmul_4_max_dsp_64' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_dmul_4_max_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'sobel_accel_ap_dmul_4_max_dsp_64' (79#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_dmul_vdy' (80#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_dmul_vdy.v:8]
INFO: [Synth 8-6157] synthesizing module 'sobel_accel_uitodwdI' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_uitodwdI.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_accel_ap_uitodp_4_no_dsp_32' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_uitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_uitodp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'sobel_accel_ap_uitodp_4_no_dsp_32' (82#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/ip/sobel_accel_ap_uitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel_uitodwdI' (83#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel_uitodwdI.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1478]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:1554]
INFO: [Synth 8-6155] done synthesizing module 'AddWeighted' (84#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/AddWeighted.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/CvtColor.v:88]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (85#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Mat2AXIvideo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (86#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w11_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w11_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A_shiftReg' (87#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w11_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A' (88#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w11_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w12_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w12_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A_shiftReg' (89#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w12_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A' (90#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w12_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d8_A' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w11_d8_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d8_A_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w11_d8_A.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d8_A_shiftReg' (91#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w11_d8_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d8_A' (92#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w11_d8_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d8_A' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w12_d8_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d8_A_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w12_d8_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d8_A_shiftReg' (93#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w12_d8_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d8_A' (94#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w12_d8_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w8_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w8_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (95#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (96#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w16_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (97#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (98#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_AddWeigxdS' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_AddWeigxdS.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'start_for_AddWeigxdS_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_AddWeigxdS.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AddWeigxdS_shiftReg' (99#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_AddWeigxdS.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AddWeigxdS' (100#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_AddWeigxdS.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoyd2' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_CvtColoyd2.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoyd2_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_CvtColoyd2.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoyd2_shiftReg' (101#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_CvtColoyd2.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoyd2' (102#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_CvtColoyd2.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Gaussiazec' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Gaussiazec.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Gaussiazec_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Gaussiazec.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Gaussiazec_shiftReg' (103#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Gaussiazec.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Gaussiazec' (104#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Gaussiazec.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_DuplicaAem' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_DuplicaAem.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_DuplicaAem_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_DuplicaAem.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_DuplicaAem_shiftReg' (105#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_DuplicaAem.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_DuplicaAem' (106#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_DuplicaAem.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_U0' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Sobel_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_U0_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Sobel_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_U0_shiftReg' (107#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Sobel_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_U0' (108#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Sobel_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_1Bew' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Sobel_1Bew.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Sobel_1Bew_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Sobel_1Bew.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_1Bew_shiftReg' (109#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Sobel_1Bew.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Sobel_1Bew' (110#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Sobel_1Bew.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_ConvertCeG' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_ConvertCeG.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_ConvertCeG_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_ConvertCeG.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_ConvertCeG_shiftReg' (111#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_ConvertCeG.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_ConvertCeG' (112#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_ConvertCeG.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_ConvertDeQ' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_ConvertDeQ.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_ConvertDeQ_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_ConvertDeQ.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_ConvertDeQ_shiftReg' (113#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_ConvertDeQ.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_ConvertDeQ' (114#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_ConvertDeQ.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoEe0' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_CvtColoEe0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoEe0_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_CvtColoEe0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoEe0_shiftReg' (115#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_CvtColoEe0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoEe0' (116#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_CvtColoEe0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIFfa' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Mat2AXIFfa.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIFfa_shiftReg' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Mat2AXIFfa.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIFfa_shiftReg' (117#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Mat2AXIFfa.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIFfa' (118#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_Mat2AXIFfa.v:42]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel.v:1184]
WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel.v:1192]
INFO: [Synth 8-6155] done synthesizing module 'sobel_accel' (119#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/sobel_accel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'base_sobel_accel_1_0' (120#1) [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ip/base_sobel_accel_1_0/synth/base_sobel_accel_1_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized98 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized98 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized98 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[62]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[61]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[60]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[59]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[58]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[57]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[56]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[55]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[54]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[53]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[52]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[51]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[50]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[49]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[48]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[47]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[46]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[45]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[44]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[43]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[42]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[41]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[40]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[39]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[38]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[37]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[36]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[35]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[34]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[33]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[32]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1238.293 ; gain = 474.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1238.293 ; gain = 474.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1238.293 ; gain = 474.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1238.293 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1692 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ip/base_sobel_accel_1_0/constraints/sobel_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ip/base_sobel_accel_1_0/constraints/sobel_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.runs/base_sobel_accel_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.runs/base_sobel_accel_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1360.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  FDE => FDRE: 74 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.494 . Memory (MB): peak = 1364.484 ; gain = 3.867
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 1364.484 ; gain = 600.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 1364.484 ; gain = 600.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.runs/base_sobel_accel_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 1364.484 ; gain = 600.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sobel_accel_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sobel_accel_CONTROL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1504_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1498_reg[10:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D_1.v:716]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1477_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1471_reg[10:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:718]
INFO: [Synth 8-4471] merging register 'tmp_41_reg_1541_reg[0:0]' into 'p_Result_s_reg_1524_reg[0:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:735]
INFO: [Synth 8-4471] merging register 'zext_ln1118_5_reg_1361_reg[10:3]' into 'zext_ln1118_4_reg_1351_reg[11:4]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:1242]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'x_assign_reg_807_reg' and it is trimmed from '64' to '63' bits. [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs273.v:550]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'x_assign_reg_807_reg' and it is trimmed from '64' to '63' bits. [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/ConvertScaleAbs.v:550]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w11_d8_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/fifo_w12_d8_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/start_for_AddWeigxdS.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sobel_accel_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'sobel_accel_CONTROL_BUS_s_axi'
INFO: [Synth 8-3971] The signal "Filter2D_1_k_buf_eOg_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 1364.484 ; gain = 600.273
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized14) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized14) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized4) to 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized4) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized14) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized14) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized14) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized14) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (regslice_both__parameterized1) to 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/zext_ln1118_5_reg_1361_reg[2:0]' into 'grp_Filter2D_fu_52/zext_ln1118_5_reg_1361_reg[2:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:757]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/sext_ln1118_3_reg_1356_reg[9:0]' into 'grp_Filter2D_fu_52/sext_ln1118_3_reg_1356_reg[9:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:754]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1483_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1483_reg[7:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:687]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1483_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1483_reg[7:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:687]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_154_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_154_reg[7:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:763]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/mul_ln1118_5_reg_1518_reg[10:0]' into 'grp_Filter2D_fu_52/mul_ln1118_5_reg_1518_reg[10:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:726]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/mul_ln1118_4_reg_1512_reg[9:0]' into 'grp_Filter2D_fu_52/mul_ln1118_4_reg_1512_reg[9:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:725]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/zext_ln1118_5_reg_1361_reg[2:0]' into 'grp_Filter2D_fu_52/zext_ln1118_5_reg_1361_reg[2:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:757]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/sext_ln1118_3_reg_1356_reg[9:0]' into 'grp_Filter2D_fu_52/sext_ln1118_3_reg_1356_reg[9:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:754]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1483_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1483_reg[7:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:687]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1483_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1483_reg[7:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:687]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_154_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_154_reg[7:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:763]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/mul_ln1118_5_reg_1518_reg[10:0]' into 'grp_Filter2D_fu_52/mul_ln1118_5_reg_1518_reg[10:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:726]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/mul_ln1118_4_reg_1512_reg[9:0]' into 'grp_Filter2D_fu_52/mul_ln1118_4_reg_1512_reg[9:0]' [e:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.srcs/sources_1/bd/base/ipshared/6875/hdl/verilog/Filter2D.v:725]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
CRITICAL WARNING: [Synth 8-5796] RAM (inst/GaussianBlur_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (inst/Sobel_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (inst/Sobel_1_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\sobel_accel_uitodwdI_U93/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\sobel_accel_uitodwdI_U92/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[31]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[28]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[29]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[30]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[27]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[24]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[25]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[26]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[23]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[20]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[21]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[22]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[19]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[16]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[17]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[18]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[15]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[12]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[13]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[14]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[11]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[8]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[9]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/din0_buf1_reg[10]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[31]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[28]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[29]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[30]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[27]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[24]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[25]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[26]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[23]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[20]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[21]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[22]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[19]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[16]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[17]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[18]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[15]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[12]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[13]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[14]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[11]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[8]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[9]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/din0_buf1_reg[10]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[63]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[63]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/ce_r_reg' (FD) to 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/ce_r_reg' (FD) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[0]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[1]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[2]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[3]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[4]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[5]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[6]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[7]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[8]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[9]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[10]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[11]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[12]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[13]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[14]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[15]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[16]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[0]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[1]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[2]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[3]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[4]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[5]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[6]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[7]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[8]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[9]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[10]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[11]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[12]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[13]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[14]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[15]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[16]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[52]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[53]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[54]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[55]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[56]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[57]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[58]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[59]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[60]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[61]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[62]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[17]' (FDE) to 'inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/din1_buf1_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AddWeighted_U0/\sobel_accel_dmul_vdy_U90/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\sobel_accel_dadd_udo_U89/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/GaussianBlur_U0/\grp_Filter2D_1_fu_40/sub_ln1118_reg_1533_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Sobel_1_U0/\grp_Filter2D_fu_52/zext_ln1118_5_reg_1361_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_1_U0/\grp_Filter2D_fu_52/zext_ln1118_5_reg_1361_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Sobel_U0/\grp_Filter2D_fu_52/sext_ln1118_3_reg_1356_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_U0/\grp_Filter2D_fu_52/zext_ln1118_5_reg_1361_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AddWeighted_U0/\p_Result_21_reg_1133_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AddWeighted_U0/\man_V_1_reg_1138_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\p_Result_21_reg_1133_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ConvertScaleAbs_U0/\zext_ln635_reg_941_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ConvertScaleAbs_U0/\Range2_V_2_reg_946_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ConvertScaleAbs_U0/\Range1_all_zeros_2_reg_952_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ConvertScaleAbs273_U0/\zext_ln635_reg_941_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ConvertScaleAbs273_U0/\Range2_V_1_reg_946_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ConvertScaleAbs273_U0/\Range1_all_zeros_1_reg_952_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1256_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ConvertScaleAbs273_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ConvertScaleAbs_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Duplicate_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/GaussianBlur_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIvideo_U0/\regslice_both_AXI_video_strm_V_id_V_U/ibuf_inst/ireg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIvideo_U0/\regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIvideo_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_accel_CONTROL_BUS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\sobel_accel_uitodwdI_U93/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\sobel_accel_uitodwdI_U92/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\sobel_accel_dadd_udo_U89/sobel_accel_ap_dadd_3_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_1_U0/\grp_Filter2D_fu_52/mul_ln1118_5_reg_1518_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_U0/\grp_Filter2D_fu_52/mul_ln1118_5_reg_1518_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\sobel_accel_uitodwdI_U93/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\sobel_accel_uitodwdI_U92/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module sobel_accel_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module sobel_accel_CONTROL_BUS_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_1_U0/\grp_Filter2D_fu_52/mul_ln1118_5_reg_1518_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_U0/\grp_Filter2D_fu_52/mul_ln1118_5_reg_1518_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_g_cols_V_c29_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_g_rows_V_c28_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\rows_V_reg_1029_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_rows_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_rows_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_g_cols_V_c29_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sobel_g_rows_V_c28_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_rows_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_rows_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_cols_V_c27_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_cols_V_c27_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_rows_V_c26_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_rows_V_c26_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\p_src_rows_V_read_reg_239_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AXIvideo2Mat_U0/\rows_V_reg_469_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/\rows_V_reg_469_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_cols_V_c27_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_cols_V_c27_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_rows_V_c26_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_rows_V_c26_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/CvtColor_1_U0/\p_src_rows_V_read_reg_354_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_1_U0/\p_src_rows_V_read_reg_354_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:17 . Memory (MB): peak = 1364.484 ; gain = 600.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:37 . Memory (MB): peak = 1409.309 ; gain = 645.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:45 . Memory (MB): peak = 1456.746 ; gain = 692.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:53 . Memory (MB): peak = 1509.719 ; gain = 745.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:59 . Memory (MB): peak = 1513.387 ; gain = 749.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:59 . Memory (MB): peak = 1513.387 ; gain = 749.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:03:01 . Memory (MB): peak = 1513.387 ; gain = 749.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:03:01 . Memory (MB): peak = 1513.387 ; gain = 749.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:03:01 . Memory (MB): peak = 1514.488 ; gain = 750.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:03:01 . Memory (MB): peak = 1514.488 ; gain = 750.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   255|
|2     |DSP48E1_1  |     1|
|3     |DSP48E1_10 |     2|
|4     |DSP48E1_11 |     2|
|5     |DSP48E1_12 |     1|
|6     |DSP48E1_13 |     6|
|7     |DSP48E1_14 |     2|
|8     |DSP48E1_15 |     2|
|9     |DSP48E1_16 |     2|
|10    |DSP48E1_17 |     2|
|11    |DSP48E1_18 |     2|
|12    |DSP48E1_19 |     2|
|13    |DSP48E1_2  |     1|
|14    |DSP48E1_20 |     2|
|15    |DSP48E1_21 |     2|
|16    |DSP48E1_22 |     2|
|17    |DSP48E1_23 |     2|
|18    |DSP48E1_24 |     2|
|19    |DSP48E1_3  |     1|
|20    |DSP48E1_5  |     1|
|21    |DSP48E1_6  |     1|
|22    |DSP48E1_7  |     2|
|23    |DSP48E1_8  |     2|
|24    |DSP48E1_9  |     1|
|25    |LUT1       |   251|
|26    |LUT2       |   778|
|27    |LUT3       |  1354|
|28    |LUT4       |   969|
|29    |LUT5       |   840|
|30    |LUT6       |  2716|
|31    |MUXCY      |   884|
|32    |MUXF7      |    65|
|33    |MUXF8      |     9|
|34    |RAMB18E1   |     9|
|35    |SRL16E     |    36|
|36    |XORCY      |   582|
|37    |FDE        |    74|
|38    |FDRE       |  5577|
|39    |FDSE       |    94|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:03:01 . Memory (MB): peak = 1514.488 ; gain = 750.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 483 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:02:48 . Memory (MB): peak = 1514.488 ; gain = 624.086
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:03:02 . Memory (MB): peak = 1514.488 ; gain = 750.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 1514.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1921 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1532.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 314 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 240 instances
  FDE => FDRE: 74 instances

INFO: [Common 17-83] Releasing license: Synthesis
565 Infos, 197 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:03:16 . Memory (MB): peak = 1532.383 ; gain = 1062.605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1532.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.runs/base_sobel_accel_1_0_synth_1/base_sobel_accel_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_sobel_accel_1_0, cache-ID = 34415c76a1064368
INFO: [Coretcl 2-1174] Renamed 574 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1532.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/pgprogram/tcd_pgprogram/5m01IntegratedSystemDesign/lab04_VVD/lab04_VVD.runs/base_sobel_accel_1_0_synth_1/base_sobel_accel_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_sobel_accel_1_0_utilization_synth.rpt -pb base_sobel_accel_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 08:54:06 2023...
