# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../final_project.srcs/sources_1/new" \
"../../../../final_project.srcs/sources_1/imports/new/ALU.sv" \
"../../../../final_project.srcs/sources_1/imports/new/adder.sv" \
"../../../../final_project.srcs/sources_1/imports/new/addsub.sv" \
"../../../../final_project.srcs/sources_1/imports/new/comparator.sv" \
"../../../../final_project.srcs/sources_1/imports/sources_1/new/controller.sv" \
"../../../../final_project.srcs/sources_1/imports/sources_1/imports/new/datapath.sv" \
"../../../../final_project.srcs/sources_1/imports/new/fulladder.sv" \
"../../../../final_project.srcs/sources_1/imports/new/logical.sv" \
"../../../../final_project.srcs/sources_1/new/memIO.sv" \
"../../../../final_project.srcs/sources_1/imports/new/mips.sv" \
"../../../../final_project.srcs/sources_1/imports/new/ram_module.sv" \
"../../../../final_project.srcs/sources_1/new/ram_module_2port.sv" \
"../../../../final_project.srcs/sources_1/imports/sources_1/new/register_file.sv" \
"../../../../final_project.srcs/sources_1/imports/new/rom_module.sv" \
"../../../../final_project.srcs/sources_1/imports/new/shifter.sv" \
"../../../../final_project.srcs/sources_1/new/top.sv" \
"../../../../final_project.srcs/sources_1/imports/new/vgadisplaydriver.sv" \
"../../../../final_project.srcs/sources_1/imports/new/vgatimer.sv" \
"../../../../final_project.srcs/sources_1/imports/new/xycounter.sv" \
"../../../../final_project.srcs/sim_1/new/project_screentest.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
