$date
	Sat Oct 22 19:10:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#645038
b101 &
b101 %
1$
b101 !
1"
#645039
0"
#645042
b10000 &
b10000 %
#645046
b1000 &
b1000 %
#645050
b100 &
b100 %
#645054
b10 &
b10 %
#645058
b1 &
b1 %
1#
#645062
b0 &
0#
b0 %
0$
#1599948
1"
#1599950
b101 &
b101 %
1$
#1599951
0"
#1599954
b10000 &
b10000 %
#1599958
b1000 &
b1000 %
#1599962
b100 &
b100 %
#1599966
b10 &
b10 %
#1599970
b1 &
b1 %
1#
#1599974
b0 &
0#
b0 %
0$
#2612182
b10110 &
b10110 %
1$
b10110 !
1"
#2612183
0"
#2612186
b1011 &
b1011 %
#2612190
b100010 &
b100010 %
#2612194
b10001 &
b10001 %
#2612198
b110100 &
b110100 %
#2612202
b11010 &
b11010 %
#2612206
b1101 &
b1101 %
#2612210
b101000 &
b101000 %
#2612214
b10100 &
b10100 %
#2612218
b1010 &
b1010 %
#2612222
b101 &
b101 %
#2612226
b10000 &
b10000 %
#2612230
b1000 &
b1000 %
#2612234
b100 &
b100 %
#2612238
b10 &
b10 %
#2612242
b1 &
b1 %
1#
#2612246
b0 &
0#
b0 %
0$
#4500012
