sat
b1
#0
0 0000 dut_count#0
1 00000000 dut_entries_0#0
2 00000000 dut_entries_1#0
3 00000000 dut_entries_2#0
4 00000000 dut_entries_3#0
5 00000000 dut_entries_4#0
6 00000000 dut_entries_5#0
7 00000000 dut_entries_6#0
8 00000000 dut_entries_7#0
10 000 reference_enq_ptr_value#0
11 000 reference_deq_ptr_value#0
12 0 reference_maybe_full#0
@0
0 1 reset@0
1 1 tryPush_valid@0
2 00000000 tryPush_bits@0
3 1 tryPop@0
4 00000000 dut_next_value_7_invalid@0
5 111 reference__GEN_0_invalid@0
6 0 reference__GEN_3_invalid@0
7 11111111 reference__GEN_4_invalid@0
@1
0 0 reset@1
1 1 tryPush_valid@1
2 01111110 tryPush_bits@1
3 0 tryPop@1
4 00000000 dut_next_value_7_invalid@1
5 111 reference__GEN_0_invalid@1
6 0 reference__GEN_3_invalid@1
7 11111111 reference__GEN_4_invalid@1
@2
0 0 reset@2
1 1 tryPush_valid@2
2 11000001 tryPush_bits@2
3 0 tryPop@2
4 00000000 dut_next_value_7_invalid@2
5 001 reference__GEN_0_invalid@2
6 0 reference__GEN_3_invalid@2
7 01100000 reference__GEN_4_invalid@2
@3
0 0 reset@3
1 1 tryPush_valid@3
2 01111110 tryPush_bits@3
3 0 tryPop@3
4 10010110 dut_next_value_7_invalid@3
5 010 reference__GEN_0_invalid@3
6 0 reference__GEN_3_invalid@3
7 01011110 reference__GEN_4_invalid@3
@4
0 0 reset@4
1 1 tryPush_valid@4
2 01111110 tryPush_bits@4
3 0 tryPop@4
4 01000000 dut_next_value_7_invalid@4
5 011 reference__GEN_0_invalid@4
6 0 reference__GEN_3_invalid@4
7 00000110 reference__GEN_4_invalid@4
@5
0 0 reset@5
1 1 tryPush_valid@5
2 00111110 tryPush_bits@5
3 0 tryPop@5
4 00000000 dut_next_value_7_invalid@5
5 100 reference__GEN_0_invalid@5
6 0 reference__GEN_3_invalid@5
7 11100011 reference__GEN_4_invalid@5
@6
0 0 reset@6
1 1 tryPush_valid@6
2 00011111 tryPush_bits@6
3 0 tryPop@6
4 00000000 dut_next_value_7_invalid@6
5 100 reference__GEN_0_invalid@6
6 0 reference__GEN_3_invalid@6
7 10001001 reference__GEN_4_invalid@6
@7
0 0 reset@7
1 1 tryPush_valid@7
2 00011101 tryPush_bits@7
3 0 tryPop@7
4 00000000 dut_next_value_7_invalid@7
5 011 reference__GEN_0_invalid@7
6 0 reference__GEN_3_invalid@7
7 11011110 reference__GEN_4_invalid@7
@8
0 0 reset@8
1 1 tryPush_valid@8
2 00011111 tryPush_bits@8
3 0 tryPop@8
4 00011110 dut_next_value_7_invalid@8
5 011 reference__GEN_0_invalid@8
6 0 reference__GEN_3_invalid@8
7 11011110 reference__GEN_4_invalid@8
@9
0 0 reset@9
1 0 tryPush_valid@9
2 00100001 tryPush_bits@9
3 1 tryPop@9
4 00000000 dut_next_value_7_invalid@9
5 110 reference__GEN_0_invalid@9
6 0 reference__GEN_3_invalid@9
7 00011101 reference__GEN_4_invalid@9
@10
0 0 reset@10
1 1 tryPush_valid@10
2 00010000 tryPush_bits@10
3 1 tryPop@10
4 00000000 dut_next_value_7_invalid@10
5 111 reference__GEN_0_invalid@10
6 0 reference__GEN_3_invalid@10
7 01011100 reference__GEN_4_invalid@10
@11
0 0 reset@11
1 0 tryPush_valid@11
2 10010111 tryPush_bits@11
3 1 tryPop@11
4 00000000 dut_next_value_7_invalid@11
5 001 reference__GEN_0_invalid@11
6 0 reference__GEN_3_invalid@11
7 00011110 reference__GEN_4_invalid@11
@12
0 0 reset@12
1 0 tryPush_valid@12
2 00000000 tryPush_bits@12
3 1 tryPop@12
4 00000000 dut_next_value_7_invalid@12
5 000 reference__GEN_0_invalid@12
6 0 reference__GEN_3_invalid@12
7 00011111 reference__GEN_4_invalid@12
@13
0 0 reset@13
1 0 tryPush_valid@13
2 11011111 tryPush_bits@13
3 1 tryPop@13
4 00000000 dut_next_value_7_invalid@13
5 000 reference__GEN_0_invalid@13
6 0 reference__GEN_3_invalid@13
7 00011110 reference__GEN_4_invalid@13
@14
0 0 reset@14
1 0 tryPush_valid@14
2 01011111 tryPush_bits@14
3 1 tryPop@14
4 00000000 dut_next_value_7_invalid@14
5 001 reference__GEN_0_invalid@14
6 0 reference__GEN_3_invalid@14
7 00011110 reference__GEN_4_invalid@14
@15
0 0 reset@15
1 1 tryPush_valid@15
2 00011111 tryPush_bits@15
3 1 tryPop@15
4 00000000 dut_next_value_7_invalid@15
5 000 reference__GEN_0_invalid@15
6 0 reference__GEN_3_invalid@15
7 11011110 reference__GEN_4_invalid@15
@16
0 0 reset@16
1 0 tryPush_valid@16
2 00011111 tryPush_bits@16
3 1 tryPop@16
4 00000000 dut_next_value_7_invalid@16
5 000 reference__GEN_0_invalid@16
6 0 reference__GEN_3_invalid@16
7 00000000 reference__GEN_4_invalid@16
.
