

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Mon Nov  2 21:11:56 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.424|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  461832|  461832|  461832|  461832|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |                                   |                        |     Latency     |     Interval    | Pipeline|
        |              Instance             |         Module         |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |grp_dataflow_parent_loop_1_fu_114  |dataflow_parent_loop_1  |  461574|  461574|  461574|  461574|   none  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  256|  256|         1|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     34|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        6|     10|    1199|   2210|    0|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      15|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        7|     10|    1214|   2331|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      4|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |grp_dataflow_parent_loop_1_fu_114  |dataflow_parent_loop_1  |        6|     10|  1199|  2210|    0|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |Total                              |                        |        6|     10|  1199|  2210|    0|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |real_sample_U  |dft_real_sample  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                 |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |j_fu_133_p2                                         |     +    |      0|  0|  15|           9|           1|
    |ap_block_state2                                     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln9_fu_127_p2                                  |   icmp   |      0|  0|  13|           9|          10|
    |ap_sync_grp_dataflow_parent_loop_1_fu_114_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_1_fu_114_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                               |          |      0|  0|  34|          21|          14|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |j_0_i_i_reg_103             |   9|          2|    9|         18|
    |out_imag_stream_V_write     |   9|          2|    1|          2|
    |out_real_stream_V_write     |   9|          2|    1|          2|
    |real_sample_address0        |  15|          3|    8|         24|
    |real_sample_ce0             |  15|          3|    1|          3|
    |real_sample_stream_V_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  87|         18|   22|         55|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                               |  3|   0|    3|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_1_fu_114_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_1_fu_114_ap_ready  |  1|   0|    1|          0|
    |grp_dataflow_parent_loop_1_fu_114_ap_start_reg          |  1|   0|    1|          0|
    |j_0_i_i_reg_103                                         |  9|   0|    9|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   | 15|   0|   15|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |          dft         | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |          dft         | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |          dft         | return value |
|ap_done                       | out |    1| ap_ctrl_hs |          dft         | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |          dft         | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |          dft         | return value |
|real_sample_stream_V_dout     |  in |   32|   ap_fifo  | real_sample_stream_V |    pointer   |
|real_sample_stream_V_empty_n  |  in |    1|   ap_fifo  | real_sample_stream_V |    pointer   |
|real_sample_stream_V_read     | out |    1|   ap_fifo  | real_sample_stream_V |    pointer   |
|out_real_stream_V_din         | out |   32|   ap_fifo  |   out_real_stream_V  |    pointer   |
|out_real_stream_V_full_n      |  in |    1|   ap_fifo  |   out_real_stream_V  |    pointer   |
|out_real_stream_V_write       | out |    1|   ap_fifo  |   out_real_stream_V  |    pointer   |
|out_imag_stream_V_din         | out |   32|   ap_fifo  |   out_imag_stream_V  |    pointer   |
|out_imag_stream_V_full_n      |  in |    1|   ap_fifo  |   out_imag_stream_V  |    pointer   |
|out_imag_stream_V_write       | out |    1|   ap_fifo  |   out_imag_stream_V  |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

