[{"DBLP title": "Message from the ASAP 2016 chairs.", "DBLP authors": ["David Thomas", "Suhaib A. Fahmy"], "year": 2016, "MAG papers": [{"PaperId": 2559369873, "PaperTitle": "message from the asap 2016 chairs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of warwick": 1.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "Compressed L1 data cache and L2 cache in GPGPUs.", "DBLP authors": ["Ehsan Atoofian"], "year": 2016, "MAG papers": [{"PaperId": 2558644576, "PaperTitle": "compressed l1 data cache and l2 cache in gpgpus", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"lakehead university": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive ILP control to increase fault tolerance for VLIW processors.", "DBLP authors": ["Anderson Luiz Sartor", "Stephan Wong", "Antonio C. S. Beck"], "year": 2016, "MAG papers": [{"PaperId": 2557668838, "PaperTitle": "adaptive ilp control to increase fault tolerance for vliw processors", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"universidade federal do rio grande do sul": 2.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Supervised and unsupervised machine learning for side-channel based Trojan detection.", "DBLP authors": ["Dirmanto Jap", "Wei He", "Shivam Bhasin"], "year": 2016, "MAG papers": [{"PaperId": 2558555441, "PaperTitle": "supervised and unsupervised machine learning for side channel based trojan detection", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nanyang technological university": 3.0}}, {"PaperId": 2749792589, "PaperTitle": "supervised and unsupervised machine learning for side channel based trojan detection", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A grain in the silicon: SCA-protected AES in less than 30 slices.", "DBLP authors": ["Pascal Sasdrich", "Tim G\u00fcneysu"], "year": 2016, "MAG papers": [{"PaperId": 2558269651, "PaperTitle": "a grain in the silicon sca protected aes in less than 30 slices", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ruhr university bochum": 1.0, "university of bremen": 1.0}}], "source": "ES"}, {"DBLP title": "OpenCL-based erasure coding on heterogeneous architectures.", "DBLP authors": ["Guoyang Chen", "Huiyang Zhou", "Xipeng Shen", "Joshua Gahm", "Narayan Venkat", "Skip Booth", "John Marshall"], "year": 2016, "MAG papers": [{"PaperId": 2439220648, "PaperTitle": "opencl based erasure coding on heterogeneous architectures", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"north carolina state university": 3.0, "cisco systems inc": 4.0}}], "source": "ES"}, {"DBLP title": "Unleashing the performance potential of CPU-GPU platforms for the 3D atmospheric Euler solver.", "DBLP authors": ["Haohuan Fu", "Jingheng Xu", "Lin Gan", "Chao Yang", "Wei Xue", "Wenlai Zhao", "Wen Shi", "Xinliang Wang", "Guangwen Yang"], "year": 2016, "MAG papers": [{"PaperId": 2558693665, "PaperTitle": "unleashing the performance potential of cpu gpu platforms for the 3d atmospheric euler solver", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 8.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "HW/SW-database-codesign for compressed bitmap index processing.", "DBLP authors": ["Sebastian Haas", "Tomas Karnagel", "Oliver Arnold", "Erik Laux", "Benjamin Schlegel", "Gerhard P. Fettweis", "Wolfgang Lehner"], "year": 2016, "MAG papers": [{"PaperId": 2559024803, "PaperTitle": "hw sw database codesign for compressed bitmap index processing", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"vodafone": 4.0}}], "source": "ES"}, {"DBLP title": "Modulo scheduling of symbolically tiled loops for tightly coupled processor arrays.", "DBLP authors": ["Michael Witterauf", "Alexandru Tanase", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2016, "MAG papers": [{"PaperId": 2559166347, "PaperTitle": "modulo scheduling of symbolically tiled loops for tightly coupled processor arrays", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient pointer management of stack data for software managed multicores.", "DBLP authors": ["Jian Cai", "Aviral Shrivastava"], "year": 2016, "MAG papers": [{"PaperId": 2559368869, "PaperTitle": "efficient pointer management of stack data for software managed multicores", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "A unified software approach to specify pipeline and spatial parallelism in FPGA hardware.", "DBLP authors": ["Jongsok Choi", "Ruolong Lian", "Stephen Dean Brown", "Jason Helge Anderson"], "year": 2016, "MAG papers": [{"PaperId": 2558481764, "PaperTitle": "a unified software approach to specify pipeline and spatial parallelism in fpga hardware", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of toronto": 4.0}}], "source": "ES"}, {"DBLP title": "A multi-beam Scan Mode Synthetic Aperture Radar processor suitable for satellite operation.", "DBLP authors": ["Mohammad Reza Mohammadnia", "Lesley Shannon"], "year": 2016, "MAG papers": [{"PaperId": 2558864459, "PaperTitle": "a multi beam scan mode synthetic aperture radar processor suitable for satellite operation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"simon fraser university": 2.0}}], "source": "ES"}, {"DBLP title": "Synthesisable recursion for C++ HLS tools.", "DBLP authors": ["David B. Thomas"], "year": 2016, "MAG papers": [{"PaperId": 2558370909, "PaperTitle": "synthesisable recursion for c hls tools", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "A Domain Specific Language for accelerated Multilevel Monte Carlo simulations.", "DBLP authors": ["Ben Lindsey", "Matthew Leslie", "Wayne Luk"], "year": 2016, "MAG papers": [{"PaperId": 2557238237, "PaperTitle": "a domain specific language for accelerated multilevel monte carlo simulations", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"bank of america merrill lynch": 1.0, "imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "F-CNN: An FPGA-based framework for training Convolutional Neural Networks.", "DBLP authors": ["Wenlai Zhao", "Haohuan Fu", "Wayne Luk", "Teng Yu", "Shaojun Wang", "Bo Feng", "Yuchun Ma", "Guangwen Yang"], "year": 2016, "MAG papers": [{"PaperId": 2557355796, "PaperTitle": "f cnn an fpga based framework for training convolutional neural networks", "Year": 2016, "CitationCount": 54, "EstimatedCitation": 82, "Affiliations": {"tsinghua university": 5.0, "imperial college london": 2.0, "harbin institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Energy efficient deeply fused dot-product multiplication architecture.", "DBLP authors": ["Shmuel Wimer", "Israel Koren"], "year": 2016, "MAG papers": [{"PaperId": 2559579271, "PaperTitle": "energy efficient deeply fused dot product multiplication architecture", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of massachusetts amherst": 1.0, "bar ilan university": 1.0}}], "source": "ES"}, {"DBLP title": "Guarding the guards: Enhancing LNS performance for common applications.", "DBLP authors": ["Mark G. Arnold", "Ed Chester", "John R. Cowles"], "year": 2016, "MAG papers": [{"PaperId": 2557281180, "PaperTitle": "guarding the guards enhancing lns performance for common applications", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of wyoming": 1.0}}], "source": "ES"}, {"DBLP title": "New non-uniform segmentation technique for software function evaluation.", "DBLP authors": ["Justine Bonnot", "Erwan Nogues", "Daniel M\u00e9nard"], "year": 2016, "MAG papers": [{"PaperId": 2558421511, "PaperTitle": "new non uniform segmentation technique for software function evaluation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intelligence and national security alliance": 3.0}}], "source": "ES"}, {"DBLP title": "Parallel floating-point expansions for extended-precision GPU computations.", "DBLP authors": ["Sylvain Collange", "Mioara Joldes", "Jean-Michel Muller", "Valentina Popescu"], "year": 2016, "MAG papers": [{"PaperId": 2336476964, "PaperTitle": "parallel floating point expansions for extended precision gpu computations", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"centre national de la recherche scientifique": 1.0, "ecole normale superieure de lyon": 2.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Temporal frequent value locality.", "DBLP authors": ["Lois Orosa", "Rodolfo Azevedo"], "year": 2016, "MAG papers": [{"PaperId": 2559432390, "PaperTitle": "temporal frequent value locality", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"state university of campinas": 2.0}}], "source": "ES"}, {"DBLP title": "A MPSoC cache design space exploration approach based on ABC algorithm to optimize energy consumption and performance.", "DBLP authors": ["Marcus V. D. dos Santos", "Edna Barros", "Andre Aziz"], "year": 2016, "MAG papers": [{"PaperId": 2558283674, "PaperTitle": "a mpsoc cache design space exploration approach based on abc algorithm to optimize energy consumption and performance", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"federal university of pernambuco": 2.0, "universidade federal rural de pernambuco": 1.0}}], "source": "ES"}, {"DBLP title": "gemV: A validated toolset for the early exploration of system reliability.", "DBLP authors": ["Karthik Tanikella", "Yohan Ko", "Reiley Jeyapaul", "Kyoungwoo Lee", "Aviral Shrivastava"], "year": 2016, "MAG papers": [{"PaperId": 2559371819, "PaperTitle": "gemv a validated toolset for the early exploration of system reliability", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"arizona state university": 2.0, "yonsei university": 2.0}}], "source": "ES"}, {"DBLP title": "On-chip networks for mixed-criticality systems.", "DBLP authors": ["Polydoros Petrakis", "Mohammed Abuteir", "Miltos D. Grammatikakis", "Kyprianos Papadimitriou", "Roman Obermaisser", "Zaher Owda", "Antonis Papagrigoriou", "Michael Soulie", "Marcello Coppola"], "year": 2016, "MAG papers": [{"PaperId": 2557688857, "PaperTitle": "on chip networks for mixed criticality systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"technological educational institute of crete": 4.0, "university of siegen": 3.0, "stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "Combining GPU and FPGA technology for efficient exhaustive interaction analysis in GWAS.", "DBLP authors": ["Jan Christian K\u00e4ssens", "Lars Wienbrandt", "Manfred Schimmler", "Jorge Gonz\u00e1lez-Dom\u00ednguez", "Bertil Schmidt"], "year": 2016, "MAG papers": [{"PaperId": 2557509853, "PaperTitle": "combining gpu and fpga technology for efficient exhaustive interaction analysis in gwas", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of kiel": 3.0, "university of mainz": 1.0, "university of a coruna": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating K-means clustering on a tightly-coupled processor-FPGA heterogeneous system.", "DBLP authors": ["Tarek S. Abdelrahman"], "year": 2016, "MAG papers": [{"PaperId": 2558424778, "PaperTitle": "accelerating k means clustering on a tightly coupled processor fpga heterogeneous system", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "Design space exploration and constrained multiobjective optimization for digital predistortion systems.", "DBLP authors": ["Lin Li", "Amanullah Ghazi", "Jani Boutellier", "Lauri Anttila", "Mikko Valkama", "Shuvra S. Bhattacharyya"], "year": 2016, "MAG papers": [{"PaperId": 2557269391, "PaperTitle": "design space exploration and constrained multiobjective optimization for digital predistortion systems", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tampere university of technology": 2.0, "university of oulu": 2.0, "university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "A hardware accelerator for the alignment of multiple DNA sequences in forensic identification.", "DBLP authors": ["Antonyus P. A. Ferreira", "Joao G. M. Silva", "Jefferson R. L. Anjos", "Luiz H. A. Figueiroa", "Edna Natividade da Silva Barros", "Manoel Eusebio de Lima", "Victor Wanderley Costa de Medeiros"], "year": 2016, "MAG papers": [{"PaperId": 2559080287, "PaperTitle": "a hardware accelerator for the alignment of multiple dna sequences in forensic identification", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"federal university of pernambuco": 6.0, "universidade federal rural de pernambuco": 1.0}}], "source": "ES"}, {"DBLP title": "Real time all intra HEVC HD encoder on FPGA.", "DBLP authors": ["Sachille Atapattu", "Namitha Liyanage", "Nisal Menuka", "Ishantha Perera", "Ajith Pasqual"], "year": 2016, "MAG papers": [{"PaperId": 2559726587, "PaperTitle": "real time all intra hevc hd encoder on fpga", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of moratuwa": 5.0}}], "source": "ES"}, {"DBLP title": "Parametrized system level design: Real-time X-Ray image processing case study.", "DBLP authors": ["Tsvetan Shoshkov", "Todor P. Stefanov", "Bart Kienhuis"], "year": 2016, "MAG papers": [{"PaperId": 2557755160, "PaperTitle": "parametrized system level design real time x ray image processing case study", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technical university of sofia": 1.0, "leiden university": 2.0}}], "source": "ES"}, {"DBLP title": "Pipelined FPGA implementation of numerical integration of the Hodgkin-Huxley model.", "DBLP authors": ["Roberto R. Osorio"], "year": 2016, "MAG papers": [{"PaperId": 2559381759, "PaperTitle": "pipelined fpga implementation of numerical integration of the hodgkin huxley model", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of a coruna": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA-based frequency estimation of a DFB laser using Rb spectroscopy for space missions.", "DBLP authors": ["Christian Spindeldreier", "Thijs J. Wendrich", "Ernst Maria Rasel", "Wolfgang Ertmer", "Holger Blume"], "year": 2016, "MAG papers": [{"PaperId": 2559038472, "PaperTitle": "fpga based frequency estimation of a dfb laser using rb spectroscopy for space missions", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"leibniz university of hanover": 5.0}}], "source": "ES"}, {"DBLP title": "Bridging the FPGA programmability-portability Gap via automatic OpenCL code generation and tuning.", "DBLP authors": ["Konstantinos Krommydas", "Ruchira Sasanka", "Wu-chun Feng"], "year": 2016, "MAG papers": [{"PaperId": 2557625607, "PaperTitle": "bridging the fpga programmability portability gap via automatic opencl code generation and tuning", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"intel": 1.0, "virginia tech": 2.0}}], "source": "ES"}]