###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       230133   # Number of WRITE/WRITEP commands
num_reads_done                 =       511396   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       433864   # Number of read row buffer hits
num_read_cmds                  =       511394   # Number of READ/READP commands
num_writes_done                =       230133   # Number of read requests issued
num_write_row_hits             =       173303   # Number of write row buffer hits
num_act_cmds                   =       134897   # Number of ACT commands
num_pre_cmds                   =       134873   # Number of PRE commands
num_ondemand_pres              =       114885   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9407709   # Cyles of rank active rank.0
rank_active_cycles.1           =      9124604   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       592291   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       875396   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       690054   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6129   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2061   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1643   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1054   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1497   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2389   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2985   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5060   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        10796   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17861   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           72   # Write cmd latency (cycles)
write_latency[20-39]           =         1165   # Write cmd latency (cycles)
write_latency[40-59]           =         1860   # Write cmd latency (cycles)
write_latency[60-79]           =         4530   # Write cmd latency (cycles)
write_latency[80-99]           =         9026   # Write cmd latency (cycles)
write_latency[100-119]         =        12161   # Write cmd latency (cycles)
write_latency[120-139]         =        16502   # Write cmd latency (cycles)
write_latency[140-159]         =        16225   # Write cmd latency (cycles)
write_latency[160-179]         =        16439   # Write cmd latency (cycles)
write_latency[180-199]         =        16077   # Write cmd latency (cycles)
write_latency[200-]            =       136076   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       233844   # Read request latency (cycles)
read_latency[40-59]            =        72959   # Read request latency (cycles)
read_latency[60-79]            =        58905   # Read request latency (cycles)
read_latency[80-99]            =        21161   # Read request latency (cycles)
read_latency[100-119]          =        14729   # Read request latency (cycles)
read_latency[120-139]          =        11697   # Read request latency (cycles)
read_latency[140-159]          =         9435   # Read request latency (cycles)
read_latency[160-179]          =         7688   # Read request latency (cycles)
read_latency[180-199]          =         6028   # Read request latency (cycles)
read_latency[200-]             =        74948   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.14882e+09   # Write energy
read_energy                    =  2.06194e+09   # Read energy
act_energy                     =  3.69078e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    2.843e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.2019e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87041e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69375e+09   # Active standby energy rank.1
average_read_latency           =      117.409   # Average read request latency (cycles)
average_interarrival           =       13.484   # Average request interarrival latency (cycles)
total_energy                   =  1.65531e+10   # Total energy (pJ)
average_power                  =      1655.31   # Average power (mW)
average_bandwidth              =      6.32771   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       240708   # Number of WRITE/WRITEP commands
num_reads_done                 =       521269   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       442281   # Number of read row buffer hits
num_read_cmds                  =       521269   # Number of READ/READP commands
num_writes_done                =       240708   # Number of read requests issued
num_write_row_hits             =       181751   # Number of write row buffer hits
num_act_cmds                   =       138421   # Number of ACT commands
num_pre_cmds                   =       138401   # Number of PRE commands
num_ondemand_pres              =       117729   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9277581   # Cyles of rank active rank.0
rank_active_cycles.1           =      9209117   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       722419   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       790883   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       710056   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6764   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2018   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1575   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1020   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1410   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2329   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2941   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5068   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        10596   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18200   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           56   # Write cmd latency (cycles)
write_latency[20-39]           =         1304   # Write cmd latency (cycles)
write_latency[40-59]           =         2233   # Write cmd latency (cycles)
write_latency[60-79]           =         5761   # Write cmd latency (cycles)
write_latency[80-99]           =        10776   # Write cmd latency (cycles)
write_latency[100-119]         =        14088   # Write cmd latency (cycles)
write_latency[120-139]         =        17735   # Write cmd latency (cycles)
write_latency[140-159]         =        17137   # Write cmd latency (cycles)
write_latency[160-179]         =        16916   # Write cmd latency (cycles)
write_latency[180-199]         =        16438   # Write cmd latency (cycles)
write_latency[200-]            =       138264   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       225084   # Read request latency (cycles)
read_latency[40-59]            =        78380   # Read request latency (cycles)
read_latency[60-79]            =        64839   # Read request latency (cycles)
read_latency[80-99]            =        22566   # Read request latency (cycles)
read_latency[100-119]          =        15222   # Read request latency (cycles)
read_latency[120-139]          =        11819   # Read request latency (cycles)
read_latency[140-159]          =         9685   # Read request latency (cycles)
read_latency[160-179]          =         7709   # Read request latency (cycles)
read_latency[180-199]          =         6303   # Read request latency (cycles)
read_latency[200-]             =        79662   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.20161e+09   # Write energy
read_energy                    =  2.10176e+09   # Read energy
act_energy                     =   3.7872e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.46761e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.79624e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78921e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74649e+09   # Active standby energy rank.1
average_read_latency           =      122.512   # Average read request latency (cycles)
average_interarrival           =      13.1222   # Average request interarrival latency (cycles)
total_energy                   =  1.66488e+10   # Total energy (pJ)
average_power                  =      1664.88   # Average power (mW)
average_bandwidth              =       6.5022   # Average bandwidth
