
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.34

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.39 source latency state[1]$_DFFE_PN0P_/CLK ^
  -0.38 target latency shift_reg_debug[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[4]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net54 (net)
                  0.12    0.00    1.11 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.15    0.29    0.25    1.36 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.29    0.00    1.36 ^ divider_counter[4]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.36   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     9    0.11    0.21    0.23    0.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    0.39 ^ divider_counter[4]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.39   clock reconvergence pessimism
                          0.09    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: cmd_read$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v start (in)
                                         start (net)
                  0.00    0.00    0.20 v input18/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     3    0.05    0.17    0.19    0.39 v input18/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net19 (net)
                  0.17    0.00    0.39 v _385_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.13    0.25    0.64 v _385_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _116_ (net)
                  0.13    0.00    0.65 v _386_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.18    0.83 v _386_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _013_ (net)
                  0.07    0.00    0.83 v cmd_read$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     9    0.10    0.20    0.22    0.38 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_1__leaf_clk (net)
                  0.20    0.00    0.39 ^ cmd_read$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.39   clock reconvergence pessimism
                          0.07    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg_debug[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net54 (net)
                  0.12    0.00    1.11 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.15    0.29    0.25    1.36 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.29    0.00    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    29    0.37    0.24    0.23    1.59 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.24    0.02    1.61 ^ shift_reg_debug[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.61   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    13    0.10    0.19    0.22   10.38 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_3__leaf_clk (net)
                  0.19    0.00   10.38 ^ shift_reg_debug[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.38   clock reconvergence pessimism
                          0.13   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  8.90   slack (MET)


Startpoint: divider_counter[2]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.10    0.19    0.22    0.38 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.00    0.38 ^ divider_counter[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
     5    0.04    0.12    0.49    0.87 v divider_counter[2]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         divider_counter[2] (net)
                  0.12    0.00    0.87 v _292_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.23    0.46    1.33 v _292_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _039_ (net)
                  0.23    0.00    1.33 v _294_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     6    0.10    0.17    0.35    1.69 v _294_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _041_ (net)
                  0.17    0.00    1.69 v _362_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     6    0.06    0.17    0.29    1.98 v _362_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _096_ (net)
                  0.17    0.00    1.98 v _457_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.03    0.17    0.37    2.35 v _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _177_ (net)
                  0.17    0.00    2.35 v _458_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.16    0.21    2.56 v _458_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _178_ (net)
                  0.16    0.00    2.57 v _490_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.20    2.77 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _208_ (net)
                  0.08    0.00    2.77 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.18    2.95 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _029_ (net)
                  0.06    0.00    2.95 v shift_reg_debug[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.95   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    13    0.10    0.19    0.22   10.38 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_3__leaf_clk (net)
                  0.19    0.00   10.38 ^ shift_reg_debug[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.38   clock reconvergence pessimism
                         -0.09   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  7.34   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg_debug[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net54 (net)
                  0.12    0.00    1.11 ^ input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.15    0.29    0.25    1.36 ^ input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.29    0.00    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    29    0.37    0.24    0.23    1.59 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.24    0.02    1.61 ^ shift_reg_debug[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.61   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    13    0.10    0.19    0.22   10.38 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_3__leaf_clk (net)
                  0.19    0.00   10.38 ^ shift_reg_debug[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.38   clock reconvergence pessimism
                          0.13   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  8.90   slack (MET)


Startpoint: divider_counter[2]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    11    0.10    0.19    0.22    0.38 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.19    0.00    0.38 ^ divider_counter[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
     5    0.04    0.12    0.49    0.87 v divider_counter[2]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         divider_counter[2] (net)
                  0.12    0.00    0.87 v _292_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.06    0.23    0.46    1.33 v _292_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _039_ (net)
                  0.23    0.00    1.33 v _294_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     6    0.10    0.17    0.35    1.69 v _294_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _041_ (net)
                  0.17    0.00    1.69 v _362_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     6    0.06    0.17    0.29    1.98 v _362_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _096_ (net)
                  0.17    0.00    1.98 v _457_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.03    0.17    0.37    2.35 v _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _177_ (net)
                  0.17    0.00    2.35 v _458_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.16    0.16    0.21    2.56 v _458_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _178_ (net)
                  0.16    0.00    2.57 v _490_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.20    2.77 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _208_ (net)
                  0.08    0.00    2.77 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.00    0.06    0.18    2.95 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _029_ (net)
                  0.06    0.00    2.95 v shift_reg_debug[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.95   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    13    0.10    0.19    0.22   10.38 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_3__leaf_clk (net)
                  0.19    0.00   10.38 ^ shift_reg_debug[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.38   clock reconvergence pessimism
                         -0.09   10.29   library setup time
                                 10.29   data required time
-----------------------------------------------------------------------------
                                 10.29   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  7.34   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.8603256940841675

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6644

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.20664571225643158

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9262

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: divider_counter[2]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg_debug[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.22    0.38 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.38 ^ divider_counter[2]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.49    0.87 v divider_counter[2]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.46    1.33 v _292_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.35    1.69 v _294_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
   0.30    1.98 v _362_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.37    2.35 v _457_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.21    2.56 v _458_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.20    2.77 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.18    2.95 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    2.95 v shift_reg_debug[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.95   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.22   10.38 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00   10.38 ^ shift_reg_debug[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.38   clock reconvergence pessimism
  -0.09   10.29   library setup time
          10.29   data required time
---------------------------------------------------------
          10.29   data required time
          -2.95   data arrival time
---------------------------------------------------------
           7.34   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ack_error$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ack_error$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.39 ^ ack_error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.44    0.84 v ack_error$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    0.98 v _339_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    0.98 v ack_error$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.98   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.23    0.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.39 ^ ack_error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.39   clock reconvergence pessimism
   0.08    0.47   library hold time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -0.98   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3786

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3929

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.9453

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.3404

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
249.224188

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.06e-03   1.42e-04   2.35e-08   4.21e-03  51.3%
Combinational          1.04e-03   5.25e-04   7.52e-08   1.56e-03  19.0%
Clock                  1.01e-03   1.42e-03   4.95e-08   2.43e-03  29.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.11e-03   2.08e-03   1.48e-07   8.20e-03 100.0%
                          74.6%      25.4%       0.0%
