name: asicworld_code_verilog_tutorial_flip_flop
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module flif_flop (
	clk,
	reset,
	q,
	d
);
	input clk;
	input reset;
	input d;
	output q;
	reg q;
	always @(posedge clk) begin
		if ((reset == 1)) begin
			q <= 0;
		end
		else begin
			q <= d;
		end
	end
endmodule
