# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Register_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ajayb/QuartusProjects/ShiftRegister/UNIVERSAL_SHIFT_REGISTER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:51 on May 26,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ajayb/QuartusProjects/ShiftRegister/UNIVERSAL_SHIFT_REGISTER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UNIVERSAL_SHIFT_REGISTER
# -- Compiling architecture BEHAVIORAL of UNIVERSAL_SHIFT_REGISTER
# End time: 15:11:51 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ajayb/QuartusProjects/ShiftRegister/UNIVERSAL_SHIFT_REGISTER_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:51 on May 26,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ajayb/QuartusProjects/ShiftRegister/UNIVERSAL_SHIFT_REGISTER_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UNIVERSAL_SHIFT_REGISTER_TB
# -- Compiling architecture BEHAVIOR of UNIVERSAL_SHIFT_REGISTER_TB
# End time: 15:11:51 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  TEST
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" TEST 
# Start time: 15:11:51 on May 26,2020
# ** Error: (vsim-3170) Could not find 'TEST'.
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/cycloneive
#             C:/Users/ajayb/QuartusProjects/ShiftRegister/simulation/modelsim/rtl_work
#             C:/Users/ajayb/QuartusProjects/ShiftRegister/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Register_run_msim_rtl_vhdl.do PAUSED at line 12
vsim work.universal_shift_register_tb
# vsim work.universal_shift_register_tb 
# Start time: 15:11:51 on May 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.universal_shift_register_tb(behavior)
# Loading work.universal_shift_register(behavioral)
add wave -position insertpoint  \
sim:/universal_shift_register_tb/CLEAR \
sim:/universal_shift_register_tb/CLOCK \
sim:/universal_shift_register_tb/SL_IN \
sim:/universal_shift_register_tb/SR_IN \
sim:/universal_shift_register_tb/MODE \
sim:/universal_shift_register_tb/DATA \
sim:/universal_shift_register_tb/Q
run -all
# End time: 15:13:47 on May 26,2020, Elapsed time: 0:01:56
# Errors: 1, Warnings: 0
