module wideexpr_00097(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -(((~((s7)>(4'sb0011)))<<<(((ctrl[6]?s5:s7))<<<({4{5'sb01011}})))^~((s3)|(-((1'sb1)>>>(2'sb01)))));
  assign y1 = 1'sb1;
  assign y2 = {1{1'sb0}};
  assign y3 = (+({(((s3)<=(-(s7)))<=({3{{4{((s1)>>>(u1))==((s3)|(s1))}}}}))<=(((6'b011100)<<<((2'b11)+({-(s0),s1,+(2'sb01)})))>>((3'sb101)>>(4'b0101)))}))+(3'sb101);
  assign y4 = -((s4)<<(s1));
  assign y5 = $unsigned($signed((ctrl[4]?(+(s6))&(+(s7)):((5'sb11010)+(s6))|($signed(s3)))));
  assign y6 = $unsigned(((+(s1))<<((u3)|($signed({4{3'sb000}}))))<<<(5'b10110));
  assign y7 = ($signed((ctrl[0]?6'sb111101:($signed((ctrl[7]?$signed(3'sb111):({(4'sb0000)>>>(4'sb0011),3'sb111})>>((-(s3))<<((ctrl[2]?3'sb010:4'sb1001))))))<<<({1{(+(({4{3'b011}})<((u1)>>>(s7))))>>({3{(5'sb11101)^~((s6)&(s3))}})}}))))<<<(s1);
endmodule
