<dec f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='341' type='bool llvm::MachineBasicBlock::isLiveIn(MCPhysReg Reg, llvm::LaneBitmask LaneMask = LaneBitmask::getAll()) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='340'>/// Return true if the specified register is in the live in set.</doc>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='318' u='c' c='_ZL14AnyAliasLiveInPKN4llvm18TargetRegisterInfoEPNS_17MachineBasicBlockEj'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='693' u='c' c='_ZN12_GLOBAL__N_118ImplicitNullChecks17rewriteNullChecksEN4llvm8ArrayRefINS0_9NullCheckEEE'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='702' u='c' c='_ZN12_GLOBAL__N_118ImplicitNullChecks17rewriteNullChecksEN4llvm8ArrayRefINS0_9NullCheckEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeCalc.cpp' l='376' u='c' c='_ZN4llvm13LiveRangeCalc16findReachingDefsERNS_9LiveRangeERNS_17MachineBasicBlockENS_9SlotIndexEjNS_8ArrayRefIS5_EE'/>
<def f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='460' ll='464' type='bool llvm::MachineBasicBlock::isLiveIn(MCPhysReg Reg, llvm::LaneBitmask LaneMask = LaneBitmask::getAll()) const'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='494' u='c' c='_ZN4llvm17MachineBasicBlock9addLiveInEtPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='681' u='c' c='_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='576' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase12AddToLiveInsEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1032' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase19IsLoopInvariantInstERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='822' u='c' c='_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1057' u='c' c='_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='510' u='c' c='_ZL14updateLivenessRN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='523' u='c' c='_ZL14updateLivenessRN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RedundantCopyElimination.cpp' l='455' u='c' c='_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination13optimizeBlockEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1089' u='c' c='_ZNK4llvm11SIInstrInfo24calculateLDSSpillAddressERNS_17MachineBasicBlockERNS_12MachineInstrEPNS_12RegScavengerEjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp' l='200' u='c' c='_ZL9isLiveOutRKN4llvm17MachineBasicBlockEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='788' u='c' c='_ZNK4llvm20HexagonFrameLowering16updateEntryPathsERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='829' u='c' c='_ZNK4llvm20HexagonFrameLowering15updateExitPathsERNS_17MachineBasicBlockES2_RNS_9BitVectorES4_S4_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='541' u='c' c='_ZN12_GLOBAL__N_119HexagonNewValueJump20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='341' u='c' c='_ZL13addLiveInRegsN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='523' u='c' c='_ZNK4llvm19MipsSEFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_118PPCPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_118PPCPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcFrameLowering.cpp' l='355' u='c' c='_ZNK4llvm18SparcFrameLowering20remapRegsForLeafProcERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcFrameLowering.cpp' l='361' u='c' c='_ZNK4llvm18SparcFrameLowering20remapRegsForLeafProcERNS_15MachineFunctionE'/>
