{
	"id": 76620860,
	"body": "FYI the test still 100% fails on this AMD cpu:\r\n```\r\ngit rev-parse HEAD\r\nbc674b3d16cd9e7d25f8b23d0562c954b7a979be\r\n\r\n--- FAIL: TestTraceStress (2.32s)\r\n\ttrace_test.go:204: failed to parse trace: p 2 is running before start (offset 22, time 4773116)\r\n--- FAIL: TestTraceStressStartStop (0.32s)\r\n\ttrace_test.go:343: failed to parse trace: g 59 is not runnable before start (offset 58555, time 8890466)\r\nFAIL\r\nFAIL\truntime/pprof\t9.485s\r\n\r\ncat /proc/cpuinfo \r\nprocessor\t: 0\r\nvendor_id\t: AuthenticAMD\r\ncpu family\t: 15\r\nmodel\t\t: 107\r\nmodel name\t: AMD Athlon(tm) Dual Core Processor 4850e\r\nstepping\t: 2\r\ncpu MHz\t\t: 1000.000\r\ncache size\t: 512 KB\r\nphysical id\t: 0\r\nsiblings\t: 2\r\ncore id\t\t: 0\r\ncpu cores\t: 2\r\napicid\t\t: 0\r\ninitial apicid\t: 0\r\nfpu\t\t: yes\r\nfpu_exception\t: yes\r\ncpuid level\t: 1\r\nwp\t\t: yes\r\nflags\t\t: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt rdtscp lm 3dnowext 3dnow rep_good nopl extd_apicid pni cx16 lahf_lm cmp_legacy svm extapic cr8_legacy 3dnowprefetch lbrv vmmcall\r\nbogomips\t: 2004.55\r\nTLB size\t: 1024 4K pages\r\nclflush size\t: 64\r\ncache_alignment\t: 64\r\naddress sizes\t: 40 bits physical, 48 bits virtual\r\npower management: ts fid vid ttp tm stc 100mhzsteps\r\n\r\nprocessor\t: 1\r\n...\r\n\r\ndmesg, if that means something:\r\n[    0.000000] hpet clockevent registered\r\n[    0.000000] tsc: Fast TSC calibration using PIT\r\n[    0.000000] tsc: Detected 2505.691 MHz processor\r\n[    0.000000] tsc: Marking TSC unstable due to TSCs unsynchronized\r\n\r\n./tcc-sync-test\r\n1-0: BROKEN 68817623561008 -\u003e 68817620807021 (diff=2753987)\r\n1-0: BROKEN 68821314770710 -\u003e 68821312016488 (diff=2754222)\r\n1-0: BROKEN 68822550699192 -\u003e 68822547945079 (diff=2754113)\r\n...\r\n```\r\nLKML: \"Brunner, Richard\": TSC and Power Management Events on AMD Processors\r\nhttps://lkml.org/lkml/2005/11/4/173\r\n\r\n\"this patch syncs the TSCs every 20 seconds. That is enough to sync \r\nup AMD CPUs where the TSC slows down _slightly_\"\r\nhttps://lkml.org/lkml/2008/9/26/35\r\n\r\n\r\n ",
	"user": {
		"login": "capnm",
		"id": 4047289,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2015-03-01T17:55:06Z",
	"updated_at": "2015-03-03T02:32:38Z"
}
