
*** Running vivado
    with args -log SyncCountUD.vds -m64 -mode batch -messageDb vivado.pb -notrace -source SyncCountUD.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source SyncCountUD.tcl -notrace
Command: synth_design -top SyncCountUD -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 966.332 ; gain = 156.559 ; free physical = 2906 ; free virtual = 14156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SyncCountUD' [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd:70]
INFO: [Synth 8-3491] module 'DTrigger' declared at '/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:34' bound to instance 'TA' of component 'DTrigger' [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd:163]
INFO: [Synth 8-638] synthesizing module 'DTrigger' [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'DTrigger' (1#1) [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:45]
INFO: [Synth 8-3491] module 'DTrigger' declared at '/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:34' bound to instance 'TB' of component 'DTrigger' [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd:181]
INFO: [Synth 8-3491] module 'DTrigger' declared at '/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:34' bound to instance 'TC' of component 'DTrigger' [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd:200]
INFO: [Synth 8-3491] module 'DTrigger' declared at '/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:34' bound to instance 'TD' of component 'DTrigger' [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd:219]
INFO: [Synth 8-3491] module 'DTrigger' declared at '/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:34' bound to instance 'TE' of component 'DTrigger' [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd:238]
INFO: [Synth 8-3491] module 'DTrigger' declared at '/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:34' bound to instance 'TF' of component 'DTrigger' [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd:257]
INFO: [Synth 8-3491] module 'DTrigger' declared at '/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:34' bound to instance 'TG' of component 'DTrigger' [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd:277]
INFO: [Synth 8-3491] module 'DTrigger' declared at '/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/D_trigger.vhd:34' bound to instance 'TH' of component 'DTrigger' [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd:297]
INFO: [Synth 8-256] done synthesizing module 'SyncCountUD' (2#1) [/home/stargrif/VhdlLabs/Lab2/Lab2.srcs/sources_1/new/SyncCountUD.vhd:70]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.613 ; gain = 192.840 ; free physical = 2868 ; free virtual = 14118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.613 ; gain = 192.840 ; free physical = 2867 ; free virtual = 14118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1010.617 ; gain = 200.844 ; free physical = 2867 ; free virtual = 14118
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.625 ; gain = 208.852 ; free physical = 2860 ; free virtual = 14110
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                1 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SyncCountUD 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module DTrigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.211 ; gain = 334.438 ; free physical = 2738 ; free virtual = 13988
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.219 ; gain = 342.445 ; free physical = 2729 ; free virtual = 13980
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.219 ; gain = 342.445 ; free physical = 2729 ; free virtual = 13980

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop TH/IQ_reg is being inverted and renamed to TH/IQ_reg_inv.
INFO: [Synth 8-5365] Flop TG/IQ_reg is being inverted and renamed to TG/IQ_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     6|
|3     |LUT2 |     1|
|4     |LUT3 |     5|
|5     |LUT4 |     1|
|6     |LUT5 |    11|
|7     |LUT6 |     9|
|8     |FDCE |    10|
|9     |FDPE |     6|
|10    |IBUF |    13|
|11    |OBUF |    17|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    80|
|2     |  TA     |DTrigger   |     7|
|3     |  TB     |DTrigger_0 |     7|
|4     |  TC     |DTrigger_1 |     7|
|5     |  TD     |DTrigger_2 |     7|
|6     |  TE     |DTrigger_3 |     7|
|7     |  TF     |DTrigger_4 |     7|
|8     |  TG     |DTrigger_5 |     4|
|9     |  TH     |DTrigger_6 |     3|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.234 ; gain = 239.902 ; free physical = 2710 ; free virtual = 13961
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.234 ; gain = 358.461 ; free physical = 2710 ; free virtual = 13961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1256.246 ; gain = 335.918 ; free physical = 2645 ; free virtual = 13895
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1288.262 ; gain = 0.000 ; free physical = 2638 ; free virtual = 13889
INFO: [Common 17-206] Exiting Vivado at Tue Oct  4 17:15:15 2016...
