{
  "Top": "uz_float_to_sfixdt",
  "RtlTop": "uz_float_to_sfixdt",
  "RtlPrefix": "",
  "RtlSubPrefix": "uz_float_to_sfixdt_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvc900",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_float": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "in_float",
          "name": "in_float",
          "usage": "data",
          "direction": "in"
        }]
    },
    "fraction": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "fraction",
          "name": "fraction",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_sfix": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "out_sfix",
          "name": "out_sfix",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/valen\/Documents\/repos\/UZ\/ultrazohm_sw\/ip_cores\/uz_xilinx_openhw_ipcores\/uz_float_to_sfixdt",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=100MHz",
      "config_export -flow=syn"
    ],
    "DirectiveTcl": ["set_directive_top uz_float_to_sfixdt -name uz_float_to_sfixdt"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "uz_float_to_sfixdt"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "uz_float_to_sfixdt",
    "Version": "1.0",
    "DisplayName": "Uz_float_to_sfixdt",
    "Revision": "2113059028",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_uz_float_to_sfixdt_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/uz_HLS_test.c",
      "..\/uz_float_to_sfixdt.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/uz_float_to_sfixdt_mask_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/uz_float_to_sfixdt_one_half_table_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/uz_float_to_sfixdt.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/uz_float_to_sfixdt_mask_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/uz_float_to_sfixdt_mask_table_ROM_AUTO_1R.v",
      "impl\/verilog\/uz_float_to_sfixdt_one_half_table_ROM_AUTO_1R.dat",
      "impl\/verilog\/uz_float_to_sfixdt_one_half_table_ROM_AUTO_1R.v",
      "impl\/verilog\/uz_float_to_sfixdt.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/uz_float_to_sfixdt.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_float": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_float": "DATA"},
      "ports": ["in_float"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in_float"
        }]
    },
    "fraction": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"fraction": "DATA"},
      "ports": ["fraction"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "fraction"
        }]
    },
    "out_sfix": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_sfix": "DATA"},
      "ports": ["out_sfix"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out_sfix"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_float": {
      "dir": "in",
      "width": "32"
    },
    "fraction": {
      "dir": "in",
      "width": "8"
    },
    "out_sfix": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "uz_float_to_sfixdt"},
    "Info": {"uz_float_to_sfixdt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"uz_float_to_sfixdt": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.862"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "FF": "115",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "960",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-06-03 13:28:50 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
