window.SIDEBAR_ITEMS = {"mod":["aes_int_map","apb_adc_int_map","assist_debug_intr_map","backup_pms_violate_intr_map","bb_int_map","bt_bb_int_map","bt_bb_nmi_map","bt_mac_int_map","cache_core0_acs_int_map","cache_core1_acs_int_map","cache_ia_int_map","can_int_map","clock_gate","core_0_dram0_pms_monitor_violate_intr_map","core_0_iram0_pms_monitor_violate_intr_map","core_0_pif_pms_monitor_violate_intr_map","core_0_pif_pms_monitor_violate_size_intr_map","core_1_dram0_pms_monitor_violate_intr_map","core_1_iram0_pms_monitor_violate_intr_map","core_1_pif_pms_monitor_violate_intr_map","core_1_pif_pms_monitor_violate_size_intr_map","cpu_intr_from_cpu_0_map","cpu_intr_from_cpu_1_map","cpu_intr_from_cpu_2_map","cpu_intr_from_cpu_3_map","date","dcache_preload_int_map","dcache_sync_int_map","dma_apbperi_pms_monitor_violate_intr_map","dma_extmem_reject_int_map","dma_in_ch0_int_map","dma_in_ch1_int_map","dma_in_ch2_int_map","dma_in_ch3_int_map","dma_in_ch4_int_map","dma_out_ch0_int_map","dma_out_ch1_int_map","dma_out_ch2_int_map","dma_out_ch3_int_map","dma_out_ch4_int_map","efuse_int_map","gpio_interrupt_app_map","gpio_interrupt_app_nmi_map","gpio_interrupt_pro_map","gpio_interrupt_pro_nmi_map","i2c_ext0_intr_map","i2c_ext1_intr_map","i2c_mst_int_map","i2s0_int_map","i2s1_int_map","icache_preload_int_map","icache_sync_int_map","lcd_cam_int_map","ledc_int_map","mac_nmi_map","pcnt_intr_map","peri_backup_int_map","pro_intr_status_0","pro_intr_status_1","pro_intr_status_2","pro_intr_status_3","pro_mac_intr_map","pwm0_intr_map","pwm1_intr_map","pwm2_intr_map","pwm3_intr_map","pwr_intr_map","rmt_intr_map","rsa_int_map","rtc_core_intr_map","rwble_irq_map","rwble_nmi_map","rwbt_irq_map","rwbt_nmi_map","sdio_host_interrupt_map","sha_int_map","slc0_intr_map","slc1_intr_map","spi2_dma_int_map","spi3_dma_int_map","spi4_dma_int_map","spi_intr_1_map","spi_intr_2_map","spi_intr_3_map","spi_intr_4_map","spi_mem_reject_intr_map","systimer_target0_int_map","systimer_target1_int_map","systimer_target2_int_map","tg1_t0_int_map","tg1_t1_int_map","tg1_wdt_int_map","tg_t0_int_map","tg_t1_int_map","tg_wdt_int_map","timer_int1_map","timer_int2_map","uart1_intr_map","uart2_intr_map","uart_intr_map","uhci0_intr_map","uhci1_intr_map","usb_device_int_map","usb_intr_map","wdg_int_map"],"struct":["RegisterBlock"],"type":["AES_INT_MAP","APB_ADC_INT_MAP","ASSIST_DEBUG_INTR_MAP","BACKUP_PMS_VIOLATE_INTR_MAP","BB_INT_MAP","BT_BB_INT_MAP","BT_BB_NMI_MAP","BT_MAC_INT_MAP","CACHE_CORE0_ACS_INT_MAP","CACHE_CORE1_ACS_INT_MAP","CACHE_IA_INT_MAP","CAN_INT_MAP","CLOCK_GATE","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP","CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","CORE_1_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP","CORE_1_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP","CORE_1_PIF_PMS_MONITOR_VIOLATE_INTR_MAP","CORE_1_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","CPU_INTR_FROM_CPU_0_MAP","CPU_INTR_FROM_CPU_1_MAP","CPU_INTR_FROM_CPU_2_MAP","CPU_INTR_FROM_CPU_3_MAP","DATE","DCACHE_PRELOAD_INT_MAP","DCACHE_SYNC_INT_MAP","DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP","DMA_EXTMEM_REJECT_INT_MAP","DMA_IN_CH0_INT_MAP","DMA_IN_CH1_INT_MAP","DMA_IN_CH2_INT_MAP","DMA_IN_CH3_INT_MAP","DMA_IN_CH4_INT_MAP","DMA_OUT_CH0_INT_MAP","DMA_OUT_CH1_INT_MAP","DMA_OUT_CH2_INT_MAP","DMA_OUT_CH3_INT_MAP","DMA_OUT_CH4_INT_MAP","EFUSE_INT_MAP","GPIO_INTERRUPT_APP_MAP","GPIO_INTERRUPT_APP_NMI_MAP","GPIO_INTERRUPT_PRO_MAP","GPIO_INTERRUPT_PRO_NMI_MAP","I2C_EXT0_INTR_MAP","I2C_EXT1_INTR_MAP","I2C_MST_INT_MAP","I2S0_INT_MAP","I2S1_INT_MAP","ICACHE_PRELOAD_INT_MAP","ICACHE_SYNC_INT_MAP","LCD_CAM_INT_MAP","LEDC_INT_MAP","MAC_NMI_MAP","PCNT_INTR_MAP","PERI_BACKUP_INT_MAP","PRO_INTR_STATUS_0","PRO_INTR_STATUS_1","PRO_INTR_STATUS_2","PRO_INTR_STATUS_3","PRO_MAC_INTR_MAP","PWM0_INTR_MAP","PWM1_INTR_MAP","PWM2_INTR_MAP","PWM3_INTR_MAP","PWR_INTR_MAP","RMT_INTR_MAP","RSA_INT_MAP","RTC_CORE_INTR_MAP","RWBLE_IRQ_MAP","RWBLE_NMI_MAP","RWBT_IRQ_MAP","RWBT_NMI_MAP","SDIO_HOST_INTERRUPT_MAP","SHA_INT_MAP","SLC0_INTR_MAP","SLC1_INTR_MAP","SPI2_DMA_INT_MAP","SPI3_DMA_INT_MAP","SPI4_DMA_INT_MAP","SPI_INTR_1_MAP","SPI_INTR_2_MAP","SPI_INTR_3_MAP","SPI_INTR_4_MAP","SPI_MEM_REJECT_INTR_MAP","SYSTIMER_TARGET0_INT_MAP","SYSTIMER_TARGET1_INT_MAP","SYSTIMER_TARGET2_INT_MAP","TG1_T0_INT_MAP","TG1_T1_INT_MAP","TG1_WDT_INT_MAP","TG_T0_INT_MAP","TG_T1_INT_MAP","TG_WDT_INT_MAP","TIMER_INT1_MAP","TIMER_INT2_MAP","UART1_INTR_MAP","UART2_INTR_MAP","UART_INTR_MAP","UHCI0_INTR_MAP","UHCI1_INTR_MAP","USB_DEVICE_INT_MAP","USB_INTR_MAP","WDG_INT_MAP"]};