#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 13 22:36:46 2021
# Process ID: 56484
# Current directory: C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35000 C:\Users\bfcoc\Downloads\Tutoriallab_ECE315\Tutoriallab_ECE315\Tutoriallab_ECE315.xpr
# Log file: C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/vivado.log
# Journal file: C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/bfcoc/zynq_practice/ECE_315_WINTER_2021_LABS/Tutoriallab_ECE315' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 870.445 ; gain = 204.949
update_compile_order -fileset sources_1
open_bd_design {C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_RGBled
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file <C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 13 22:39:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.runs/synth_1/runme.log
[Wed Jan 13 22:39:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.runs/impl_1/runme.log
file copy -force C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.runs/impl_1/design_1_wrapper.sysdef C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.sdk -hwspec C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.sdk -hwspec C:/Users/bfcoc/Downloads/Tutoriallab_ECE315/Tutoriallab_ECE315/Tutoriallab_ECE315.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 13 23:09:46 2021...
