
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 402.895 ; gain = 99.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'Ins_Rom' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.runs/synth_1/.Xil/Vivado-8792-doov/realtime/Ins_Rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Ins_Rom' (1#1) [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.runs/synth_1/.Xil/Vivado-8792-doov/realtime/Ins_Rom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (8) of module 'Ins_Rom' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/top.v:42]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-4471] merging register 'inst_ce_reg[31:0]' into 'pc_reg[31:0]' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/PC.v:38]
WARNING: [Synth 8-6014] Unused sequential element inst_ce_reg was removed.  [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/PC.v:38]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (4#1) [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'display' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/display.v:22]
INFO: [Synth 8-638] synthesizing module 'seg7' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/seg7.v:22]
INFO: [Synth 8-226] default block is never used [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/seg7.v:28]
INFO: [Synth 8-256] done synthesizing module 'seg7' (5#1) [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/seg7.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'din' does not match port width (4) of module 'seg7' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/display.v:60]
INFO: [Synth 8-256] done synthesizing module 'display' (6#1) [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/display.v:22]
INFO: [Synth 8-638] synthesizing module 'controller' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-638] synthesizing module 'maindec' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:33]
WARNING: [Synth 8-3848] Net jump in module/entity maindec does not have driver. [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:29]
INFO: [Synth 8-256] done synthesizing module 'maindec' (7#1) [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:23]
INFO: [Synth 8-638] synthesizing module 'aludec' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/aludec.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/aludec.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/aludec.v:29]
INFO: [Synth 8-256] done synthesizing module 'aludec' (8#1) [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/aludec.v:23]
INFO: [Synth 8-256] done synthesizing module 'controller' (9#1) [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/controller.v:23]
WARNING: [Synth 8-3848] Net branch in module/entity top does not have driver. [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/top.v:30]
INFO: [Synth 8-256] done synthesizing module 'top' (10#1) [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design maindec has unconnected port jump
WARNING: [Synth 8-3331] design display has unconnected port s[31]
WARNING: [Synth 8-3331] design display has unconnected port s[30]
WARNING: [Synth 8-3331] design display has unconnected port s[29]
WARNING: [Synth 8-3331] design display has unconnected port s[28]
WARNING: [Synth 8-3331] design display has unconnected port s[27]
WARNING: [Synth 8-3331] design display has unconnected port s[26]
WARNING: [Synth 8-3331] design display has unconnected port s[25]
WARNING: [Synth 8-3331] design display has unconnected port s[24]
WARNING: [Synth 8-3331] design display has unconnected port s[23]
WARNING: [Synth 8-3331] design display has unconnected port s[22]
WARNING: [Synth 8-3331] design display has unconnected port s[21]
WARNING: [Synth 8-3331] design display has unconnected port s[20]
WARNING: [Synth 8-3331] design display has unconnected port s[19]
WARNING: [Synth 8-3331] design display has unconnected port s[18]
WARNING: [Synth 8-3331] design display has unconnected port s[17]
WARNING: [Synth 8-3331] design display has unconnected port s[16]
WARNING: [Synth 8-3331] design top has unconnected port branch
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 455.391 ; gain = 151.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 455.391 ; gain = 151.770
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.runs/synth_1/.Xil/Vivado-8792-doov/dcp1/Ins_Rom_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.runs/synth_1/.Xil/Vivado-8792-doov/dcp1/Ins_Rom_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 788.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 788.344 ; gain = 484.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 788.344 ; gain = 484.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 788.344 ; gain = 484.723
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/clk_div.v:32]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/display.v:33]
INFO: [Synth 8-5546] ROM "regwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "regdst" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alucontrol" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'memtoreg_reg' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'memwrite_reg' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'alusrc_reg' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'regdst_reg' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'regwrite_reg' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'aluop_reg' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'alucontrol_reg' [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/aludec.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 788.344 ; gain = 484.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element div/count_reg was removed.  [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/clk_div.v:32]
WARNING: [Synth 8-6014] Unused sequential element disp/count_reg was removed.  [D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/display.v:33]
WARNING: [Synth 8-3331] design top has unconnected port jump
WARNING: [Synth 8-3331] design top has unconnected port branch
INFO: [Synth 8-3886] merging instance 'nolabel_line62/md/aluop_reg[0]' (LD) to 'nolabel_line62/md/branch_reg'
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/add/temp_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (p/pc_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 788.344 ; gain = 484.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 788.344 ; gain = 484.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 800.121 ; gain = 496.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 800.945 ; gain = 497.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 800.945 ; gain = 497.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 800.945 ; gain = 497.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 800.945 ; gain = 497.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 800.945 ; gain = 497.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 800.945 ; gain = 497.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 800.945 ; gain = 497.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Ins_Rom       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |Ins_Rom |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    24|
|4     |LUT1    |     3|
|5     |LUT2    |     9|
|6     |LUT3    |     4|
|7     |LUT4    |     9|
|8     |LUT5    |     1|
|9     |LUT6    |    13|
|10    |FDCE    |    21|
|11    |FDRE    |    55|
|12    |LD      |    10|
|13    |IBUF    |     2|
|14    |OBUF    |    20|
|15    |OBUFT   |     2|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   206|
|2     |  disp           |display    |    51|
|3     |    U4           |seg7       |     7|
|4     |  div            |clk_div    |    58|
|5     |  nolabel_line62 |controller |    23|
|6     |    ad           |aludec     |     4|
|7     |    md           |maindec    |    19|
|8     |  p              |PC         |    17|
|9     |    add          |adder      |    10|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 800.945 ; gain = 497.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 800.945 ; gain = 164.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 800.945 ; gain = 497.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 801.242 ; gain = 509.105
INFO: [Common 17-1381] The checkpoint 'D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 801.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 20:52:29 2023...
