WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 250159 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 250159 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 1144251 cumulative IPC: 0.8739 (Simulation time: 00 hr 00 min 24 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 1144251 cumulative IPC: 0.8739 (Simulation time: 00 hr 00 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8739 instructions: 1000000 cycles: 1144251
CPU 0 Branch Prediction Accuracy: 97.01% MPKI: 9.657 Average ROB Occupancy at Mispredict: 36.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01
BRANCH_INDIRECT: 0.134
BRANCH_CONDITIONAL: 9.47
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.01
BRANCH_RETURN: 0.033

LLC TOTAL        ACCESS:      29512 HIT:      18285 MISS:      11227
LLC LOAD         ACCESS:      26173 HIT:      17009 MISS:       9164
LLC RFO          ACCESS:        378 HIT:         34 MISS:        344
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        336 HIT:        336 MISS:          0
LLC TRANSLATION  ACCESS:       2625 HIT:        906 MISS:       1719
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 683.3 cycles
cpu0_DTLB TOTAL        ACCESS:     135833 HIT:     114759 MISS:      21074
cpu0_DTLB LOAD         ACCESS:     135833 HIT:     114759 MISS:      21074
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 81.24 cycles
cpu0_ITLB TOTAL        ACCESS:      11421 HIT:      10682 MISS:        739
cpu0_ITLB LOAD         ACCESS:      11421 HIT:      10682 MISS:        739
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 15.52 cycles
cpu0_L1D TOTAL        ACCESS:     168999 HIT:     125405 MISS:      43594
cpu0_L1D LOAD         ACCESS:     107940 HIT:      69506 MISS:      38434
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      45477 HIT:      43256 MISS:       2221
cpu0_L1D TRANSLATION  ACCESS:      15582 HIT:      12643 MISS:       2939
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 188.9 cycles
cpu0_L1I TOTAL        ACCESS:      12587 HIT:      11478 MISS:       1109
cpu0_L1I LOAD         ACCESS:      12587 HIT:      11478 MISS:       1109
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 58.91 cycles
cpu0_L2C TOTAL        ACCESS:      30128 HIT:        952 MISS:      29176
cpu0_L2C LOAD         ACCESS:      26546 HIT:        373 MISS:      26173
cpu0_L2C RFO          ACCESS:        418 HIT:         40 MISS:        378
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        420 HIT:        420 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2744 HIT:        119 MISS:       2625
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 283.4 cycles
cpu0_STLB TOTAL        ACCESS:      15801 HIT:        292 MISS:      15509
cpu0_STLB LOAD         ACCESS:      15801 HIT:        292 MISS:      15509
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 104.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3195
  ROW_BUFFER_MISS:       8020
 AVG DBUS CONGESTED CYCLE: 3.86
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         23
  FULL:        103
