<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>snn_top_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>18</Best-caseLatency>
            <Average-caseLatency>1471</Average-caseLatency>
            <Worst-caseLatency>6924</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>14.710 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>69.240 us</Worst-caseRealTimeLatency>
            <Interval-min>19</Interval-min>
            <Interval-max>6925</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/snn_top_hls.cpp:308</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>56</BRAM_18K>
            <DSP>0</DSP>
            <FF>2850</FF>
            <LUT>11503</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>snn_top_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>snn_top_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>snn_top_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TDATA</name>
            <Object>s_axis_spikes_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TVALID</name>
            <Object>s_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TREADY</name>
            <Object>s_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TDEST</name>
            <Object>s_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TKEEP</name>
            <Object>s_axis_spikes_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TSTRB</name>
            <Object>s_axis_spikes_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TUSER</name>
            <Object>s_axis_spikes_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TLAST</name>
            <Object>s_axis_spikes_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TID</name>
            <Object>s_axis_spikes_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TDATA</name>
            <Object>m_axis_spikes_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TVALID</name>
            <Object>m_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TREADY</name>
            <Object>m_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TDEST</name>
            <Object>m_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TKEEP</name>
            <Object>m_axis_spikes_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TSTRB</name>
            <Object>m_axis_spikes_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TUSER</name>
            <Object>m_axis_spikes_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TLAST</name>
            <Object>m_axis_spikes_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TID</name>
            <Object>m_axis_spikes_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TDATA</name>
            <Object>m_axis_weights_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TVALID</name>
            <Object>m_axis_weights_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TREADY</name>
            <Object>m_axis_weights_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TDEST</name>
            <Object>m_axis_weights_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TKEEP</name>
            <Object>m_axis_weights_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TSTRB</name>
            <Object>m_axis_weights_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TUSER</name>
            <Object>m_axis_weights_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TLAST</name>
            <Object>m_axis_weights_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TID</name>
            <Object>m_axis_weights_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_in_valid</name>
            <Object>spike_in_valid</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_in_neuron_id</name>
            <Object>spike_in_neuron_id</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_in_weight</name>
            <Object>spike_in_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_in_ready</name>
            <Object>spike_in_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_out_valid</name>
            <Object>spike_out_valid</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_out_neuron_id</name>
            <Object>spike_out_neuron_id</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_out_weight</name>
            <Object>spike_out_weight</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_out_ready</name>
            <Object>spike_out_ready</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>snn_enable</name>
            <Object>snn_enable</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>snn_reset</name>
            <Object>snn_reset</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>threshold_out</name>
            <Object>threshold_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>leak_rate_out</name>
            <Object>leak_rate_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>snn_ready</name>
            <Object>snn_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>snn_busy</name>
            <Object>snn_busy</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>snn_top_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209</InstName>
                    <ModuleName>snn_top_hls_Pipeline_RESET_ELIG</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1209</ID>
                    <BindInstances>icmp_ln436_fu_390_p2 add_ln436_fu_396_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245</InstName>
                    <ModuleName>snn_top_hls_Pipeline_RESET_TRACES</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1245</ID>
                    <BindInstances>icmp_ln443_fu_712_p2 add_ln443_fu_718_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313</InstName>
                    <ModuleName>snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1313</ID>
                    <BindInstances>icmp_ln453_fu_250_p2 add_ln453_1_fu_256_p2 add_ln453_fu_322_p2 icmp_ln454_fu_270_p2 select_ln453_fu_276_p3 select_ln453_1_fu_328_p3 add_ln454_fu_308_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_pre_spike_aer_fu_1333</InstName>
                    <ModuleName>process_pre_spike_aer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1333</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_process_pre_spike_aer_Pipeline_LTD_LOOP_fu_443</InstName>
                            <ModuleName>process_pre_spike_aer_Pipeline_LTD_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>443</ID>
                            <BindInstances>icmp_ln129_fu_597_p2 post_t_trace_3_fu_614_p3 post_t_last_spike_time_3_fu_621_p3 icmp_ln74_fu_746_p2 dt_fu_656_p2 icmp_ln80_fu_670_p2 mul_8ns_8ns_16_1_1_U57 or_ln80_fu_841_p2 post_trace_val_1_fu_845_p3 icmp_ln133_fu_853_p2 current_w_fu_945_p3 w_fu_956_p2 icmp_ln95_fu_1064_p2 select_ln94_fu_1069_p3 post_t_trace_2_fu_628_p3 post_t_last_spike_time_2_fu_635_p3 icmp_ln74_1_fu_764_p2 dt_1_fu_681_p2 icmp_ln80_1_fu_695_p2 mul_8ns_8ns_16_1_1_U58 or_ln80_1_fu_878_p2 post_trace_val_3_fu_882_p3 icmp_ln133_1_fu_890_p2 current_w_1_fu_969_p3 w_1_fu_980_p2 icmp_ln95_1_fu_1078_p2 select_ln94_1_fu_1083_p3 post_t_trace_1_fu_782_p3 post_t_last_spike_time_1_fu_642_p3 icmp_ln74_2_fu_906_p2 dt_2_fu_706_p2 icmp_ln80_2_fu_720_p2 mul_8ns_8ns_16_1_1_U59 or_ln80_2_fu_999_p2 post_trace_val_5_fu_1003_p3 icmp_ln133_2_fu_1011_p2 current_w_2_fu_1095_p3 w_2_fu_1106_p2 icmp_ln95_2_fu_1140_p2 select_ln94_2_fu_1145_p3 post_t_trace_fu_793_p3 post_t_last_spike_time_fu_649_p3 icmp_ln74_3_fu_924_p2 dt_3_fu_726_p2 icmp_ln80_3_fu_740_p2 mul_8ns_8ns_16_1_1_U60 or_ln80_3_fu_1036_p2 post_trace_val_7_fu_1040_p3 icmp_ln133_3_fu_1048_p2 current_w_3_fu_1119_p3 w_3_fu_1130_p2 icmp_ln95_3_fu_1154_p2 select_ln94_3_fu_1159_p3 add_ln124_fu_603_p2 EXP_DECAY_LUT_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sparsemux_17_3_8_1_1_U91 sparsemux_17_3_16_1_1_U90 icmp_ln74_fu_642_p2 dt_fu_577_p2 icmp_ln80_fu_592_p2 mul_8ns_8ns_16_1_1_U92 or_ln80_fu_669_p2 decayed_pre_1_fu_674_p3 new_trace_fu_686_p2 select_ln119_fu_704_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_post_spike_aer_fu_1421</InstName>
                    <ModuleName>process_post_spike_aer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1421</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_process_post_spike_aer_Pipeline_LTP_LOOP_fu_449</InstName>
                            <ModuleName>process_post_spike_aer_Pipeline_LTP_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>449</ID>
                            <BindInstances>add_ln188_fu_924_p2 icmp_ln177_fu_705_p2 pre_t_trace_3_fu_711_p3 pre_t_last_spike_time_3_fu_719_p3 icmp_ln74_fu_849_p2 dt_fu_759_p2 icmp_ln80_fu_773_p2 mul_8ns_8ns_16_1_1_U138 or_ln80_fu_950_p2 pre_trace_val_1_fu_954_p3 icmp_ln181_fu_962_p2 sparsemux_9_2_8_1_1_U142 add_ln191_fu_1093_p2 w_fu_1099_p2 icmp_ln94_fu_1268_p2 select_ln94_fu_1273_p3 pre_t_trace_2_fu_727_p3 pre_t_last_spike_time_2_fu_735_p3 icmp_ln74_4_fu_867_p2 dt_4_fu_784_p2 icmp_ln80_4_fu_798_p2 mul_8ns_8ns_16_1_1_U139 or_ln80_4_fu_987_p2 pre_trace_val_3_fu_991_p3 icmp_ln181_1_fu_999_p2 sparsemux_9_2_8_1_1_U143 add_ln191_2_fu_1148_p2 w_4_fu_1154_p2 icmp_ln94_1_fu_1284_p2 select_ln94_4_fu_1289_p3 add_ln188_1_fu_1177_p2 pre_t_trace_1_fu_885_p3 pre_t_last_spike_time_1_fu_743_p3 icmp_ln74_5_fu_1024_p2 dt_5_fu_809_p2 icmp_ln80_5_fu_823_p2 mul_8ns_8ns_16_1_1_U140 or_ln80_5_fu_1203_p2 pre_trace_val_5_fu_1207_p3 icmp_ln181_2_fu_1215_p2 sparsemux_9_2_8_1_1_U144 add_ln191_4_fu_1333_p2 w_5_fu_1339_p2 icmp_ln94_2_fu_1410_p2 select_ln94_5_fu_1415_p3 pre_t_trace_fu_896_p3 pre_t_last_spike_time_fu_751_p3 icmp_ln74_6_fu_1042_p2 dt_6_fu_829_p2 icmp_ln80_6_fu_843_p2 mul_8ns_8ns_16_1_1_U141 or_ln80_6_fu_1240_p2 pre_trace_val_7_fu_1244_p3 icmp_ln181_3_fu_1252_p2 sparsemux_9_2_8_1_1_U145 add_ln191_6_fu_1388_p2 w_6_fu_1394_p2 icmp_ln94_3_fu_1426_p2 select_ln94_6_fu_1431_p3 add_ln172_fu_691_p2 EXP_DECAY_LUT_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sparsemux_17_3_8_1_1_U175 sparsemux_17_3_16_1_1_U174 icmp_ln74_fu_658_p2 dt_fu_593_p2 icmp_ln80_fu_608_p2 mul_8ns_8ns_16_1_1_U176 or_ln80_fu_685_p2 decayed_post_1_fu_690_p3 new_trace_fu_702_p2 select_ln167_fu_720_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_apply_rstdp_reward_fu_1509</InstName>
                    <ModuleName>apply_rstdp_reward</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1509</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_apply_rstdp_reward_Pipeline_RSTDP_INNER_fu_256</InstName>
                            <ModuleName>apply_rstdp_reward_Pipeline_RSTDP_INNER</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>256</ID>
                            <BindInstances>icmp_ln235_fu_490_p2 post_elig_fu_535_p3 icmp_ln236_fu_542_p2 mul_8s_8s_16_1_1_U220 sparsemux_9_3_7_1_1_U221 delta_fu_786_p2 delta_4_fu_792_p3 current_w_fu_678_p3 add_ln255_fu_806_p2 w_fu_811_p2 icmp_ln94_fu_827_p2 icmp_ln95_fu_833_p2 select_ln94_10_fu_1077_p3 or_ln94_fu_1084_p2 select_ln94_fu_1088_p3 post_elig_1_fu_548_p3 icmp_ln236_1_fu_555_p2 mul_8s_8s_16_1_1_U222 sparsemux_9_3_7_1_1_U223 delta_5_fu_842_p2 delta_6_fu_848_p3 current_w_7_fu_776_p3 add_ln255_2_fu_862_p2 w_7_fu_867_p2 icmp_ln94_4_fu_883_p2 icmp_ln95_4_fu_889_p2 select_ln94_11_fu_1097_p3 or_ln94_1_fu_1104_p2 select_ln94_7_fu_1108_p3 post_elig_2_fu_561_p3 icmp_ln236_2_fu_568_p2 mul_8s_8s_16_1_1_U224 sparsemux_9_3_7_1_1_U225 delta_7_fu_1120_p2 delta_8_fu_1126_p3 current_w_8_fu_1137_p3 add_ln255_4_fu_1148_p2 w_8_fu_1154_p2 icmp_ln94_5_fu_1223_p2 icmp_ln95_5_fu_1228_p2 select_ln94_12_fu_1233_p3 or_ln94_2_fu_1241_p2 select_ln94_8_fu_1247_p3 post_elig_3_fu_574_p3 icmp_ln236_3_fu_581_p2 mul_8s_8s_16_1_1_U226 sparsemux_9_3_7_1_1_U227 delta_9_fu_1173_p2 delta_10_fu_1179_p3 current_w_9_fu_1190_p3 add_ln255_6_fu_1201_p2 w_9_fu_1207_p2 icmp_ln94_6_fu_1256_p2 icmp_ln95_6_fu_1261_p2 select_ln94_13_fu_1266_p3 or_ln94_3_fu_1274_p2 select_ln94_9_fu_1280_p3 add_ln231_fu_496_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln211_fu_299_p2 reward_mag_fu_313_p2 reward_mag_1_fu_319_p3 icmp_ln218_fu_337_p2 icmp_ln219_fu_353_p2 icmp_ln220_fu_369_p2 shift_sel_fu_403_p6 xor_ln218_fu_383_p2 and_ln219_fu_389_p2 sparsemux_7_2_2_1_1_U253 icmp_ln243_fu_428_p2 icmp_ln243_1_fu_433_p2 icmp_ln243_2_fu_438_p2 icmp_ln225_fu_446_p2 add_ln225_fu_452_p2 sparsemux_17_3_8_1_1_U254 icmp_ln229_fu_531_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_decay_eligibility_traces_fu_1562</InstName>
                    <ModuleName>decay_eligibility_traces</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1562</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_decay_eligibility_traces_Pipeline_DECAY_PRE_fu_46</InstName>
                            <ModuleName>decay_eligibility_traces_Pipeline_DECAY_PRE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>46</ID>
                            <BindInstances>sub_ln274_fu_267_p2 sub_ln274_1_fu_287_p2 sub_ln274_2_fu_307_p2 sub_ln274_3_fu_327_p2 sub_ln274_4_fu_347_p2 sub_ln274_5_fu_367_p2 sub_ln274_6_fu_387_p2 sub_ln274_7_fu_407_p2 add_ln268_fu_242_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_decay_eligibility_traces_Pipeline_DECAY_POST_fu_66</InstName>
                            <ModuleName>decay_eligibility_traces_Pipeline_DECAY_POST</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>66</ID>
                            <BindInstances>sub_ln283_fu_267_p2 sub_ln283_1_fu_287_p2 sub_ln283_2_fu_307_p2 sub_ln283_3_fu_327_p2 sub_ln283_4_fu_347_p2 sub_ln283_5_fu_367_p2 sub_ln283_6_fu_387_p2 sub_ln283_7_fu_407_p2 add_ln278_fu_242_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598</InstName>
                    <ModuleName>snn_top_hls_Pipeline_WEIGHT_SUM</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1598</ID>
                    <BindInstances>icmp_ln595_fu_292_p2 add_ln595_fu_298_p2 select_ln598_fu_363_p3 select_ln598_1_fu_374_p3 select_ln598_2_fu_385_p3 select_ln598_3_fu_396_p3 select_ln598_4_fu_407_p3 select_ln598_5_fu_418_p3 select_ln598_6_fu_429_p3 select_ln598_7_fu_440_p3 add_ln598_fu_451_p2 add_ln598_1_fu_457_p2 add_ln598_2_fu_484_p2 add_ln598_3_fu_463_p2 add_ln598_4_fu_469_p2 add_ln598_5_fu_500_p2 add_ln598_6_fu_510_p2 weight_sum_1_fu_520_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>xor_ln430_fu_1695_p2 or_ln430_fu_1701_p2 or_ln463_fu_1713_p2 select_ln463_fu_1718_p3 and_ln483_fu_1725_p2 sparsemux_17_3_8_1_1_U322 new_elig_fu_1822_p2 icmp_ln295_fu_1838_p2 select_ln295_fu_1848_p3 add_ln500_fu_1873_p2 sparsemux_17_3_8_1_1_U323 new_elig_1_fu_1965_p2 icmp_ln302_fu_1981_p2 select_ln302_fu_1991_p3 and_ln536_fu_2016_p2 tmp_s_fu_2104_p2 tmp_s_fu_2104_p4 tmp_s_fu_2104_p6 tmp_s_fu_2104_p8 sparsemux_9_2_8_1_1_U324 icmp_ln555_fu_2147_p2 icmp_ln555_1_fu_2152_p2 m_axis_weights_TLAST_int_regslice add_ln561_fu_2170_p2 add_ln564_fu_2189_p2 select_ln565_fu_2207_p3 add_ln575_fu_2227_p2 or_ln574_fu_2233_p2 select_ln574_fu_2238_p3 p_ZL15pre_eligibility_0_U p_ZL16post_eligibility_0_U p_ZL15pre_eligibility_1_U p_ZL16post_eligibility_1_U p_ZL15pre_eligibility_2_U p_ZL16post_eligibility_2_U p_ZL15pre_eligibility_3_U p_ZL16post_eligibility_3_U p_ZL15pre_eligibility_4_U p_ZL16post_eligibility_4_U p_ZL15pre_eligibility_5_U p_ZL16post_eligibility_5_U p_ZL15pre_eligibility_6_U p_ZL16post_eligibility_6_U p_ZL15pre_eligibility_7_U p_ZL16post_eligibility_7_U pre_traces_trace_0_U pre_traces_last_spike_time_0_U post_traces_trace_0_U post_traces_last_spike_time_0_U pre_traces_trace_1_U pre_traces_last_spike_time_1_U post_traces_trace_1_U post_traces_last_spike_time_1_U pre_traces_trace_2_U pre_traces_last_spike_time_2_U post_traces_trace_2_U post_traces_last_spike_time_2_U pre_traces_trace_3_U pre_traces_last_spike_time_3_U post_traces_trace_3_U post_traces_last_spike_time_3_U pre_traces_trace_4_U pre_traces_last_spike_time_4_U post_traces_trace_4_U post_traces_last_spike_time_4_U pre_traces_trace_5_U pre_traces_last_spike_time_5_U post_traces_trace_5_U post_traces_last_spike_time_5_U pre_traces_trace_6_U pre_traces_last_spike_time_6_U post_traces_trace_6_U post_traces_last_spike_time_6_U pre_traces_trace_7_U pre_traces_last_spike_time_7_U post_traces_trace_7_U post_traces_last_spike_time_7_U p_ZL13weight_memory_0_0_U p_ZL13weight_memory_0_1_U p_ZL13weight_memory_1_0_U p_ZL13weight_memory_1_1_U p_ZL13weight_memory_2_0_U p_ZL13weight_memory_2_1_U p_ZL13weight_memory_3_0_U p_ZL13weight_memory_3_1_U EXP_DECAY_LUT_U ctrl_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>snn_top_hls_Pipeline_RESET_ELIG</Name>
            <Loops>
                <RESET_ELIG/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.712</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RESET_ELIG>
                        <Name>RESET_ELIG</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </RESET_ELIG>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:436</SourceLocation>
                    <SummaryOfLoopViolations>
                        <RESET_ELIG>
                            <Name>RESET_ELIG</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:436</SourceLocation>
                        </RESET_ELIG>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RESET_ELIG" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln436_fu_390_p2" SOURCE="src/snn_top_hls.cpp:436" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln436" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RESET_ELIG" OPTYPE="add" PRAGMA="" RTLNAME="add_ln436_fu_396_p2" SOURCE="src/snn_top_hls.cpp:436" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln436" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_RESET_TRACES</Name>
            <Loops>
                <RESET_TRACES/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.712</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RESET_TRACES>
                        <Name>RESET_TRACES</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </RESET_TRACES>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:443</SourceLocation>
                    <SummaryOfLoopViolations>
                        <RESET_TRACES>
                            <Name>RESET_TRACES</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:443</SourceLocation>
                        </RESET_TRACES>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RESET_TRACES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln443_fu_712_p2" SOURCE="src/snn_top_hls.cpp:443" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln443" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RESET_TRACES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln443_fu_718_p2" SOURCE="src/snn_top_hls.cpp:443" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln443" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER</Name>
            <Loops>
                <INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.321</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER>
                        <Name>INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>40.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:454</SourceLocation>
                    <SummaryOfLoopViolations>
                        <INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER>
                            <Name>INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:453</SourceLocation>
                        </INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>144</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln453_fu_250_p2" SOURCE="src/snn_top_hls.cpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln453" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln453_1_fu_256_p2" SOURCE="src/snn_top_hls.cpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln453_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln453_fu_322_p2" SOURCE="src/snn_top_hls.cpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln453" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln454_fu_270_p2" SOURCE="src/snn_top_hls.cpp:454" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln454" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln453_fu_276_p3" SOURCE="src/snn_top_hls.cpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln453" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln453_1_fu_328_p3" SOURCE="src/snn_top_hls.cpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln453_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln454_fu_308_p2" SOURCE="src/snn_top_hls.cpp:454" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln454" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_pre_spike_aer_Pipeline_LTD_LOOP</Name>
            <Loops>
                <LTD_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.492</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LTD_LOOP>
                        <Name>LTD_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>37</Latency>
                        <AbsoluteTimeLatency>0.370 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </LTD_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:124</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LTD_LOOP>
                            <Name>LTD_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:124</SourceLocation>
                        </LTD_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>436</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>856</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln129_fu_597_p2" SOURCE="src/snn_top_hls.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_t_trace_3_fu_614_p3" SOURCE="src/snn_top_hls.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="post_t_trace_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_t_last_spike_time_3_fu_621_p3" SOURCE="src/snn_top_hls.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="post_t_last_spike_time_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_746_p2" SOURCE="src/snn_top_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_fu_656_p2" SOURCE="src/snn_top_hls.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="dt" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln80_fu_670_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U57" SOURCE="src/snn_top_hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_fu_841_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_trace_val_1_fu_845_p3" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="post_trace_val_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_fu_853_p2" SOURCE="src/snn_top_hls.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="current_w_fu_945_p3" SOURCE="src/snn_top_hls.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="w_fu_956_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="w" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln95_fu_1064_p2" SOURCE="src/snn_top_hls.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_fu_1069_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_t_trace_2_fu_628_p3" SOURCE="src/snn_top_hls.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="post_t_trace_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_t_last_spike_time_2_fu_635_p3" SOURCE="src/snn_top_hls.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="post_t_last_spike_time_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_1_fu_764_p2" SOURCE="src/snn_top_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_1_fu_681_p2" SOURCE="src/snn_top_hls.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln80_1_fu_695_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U58" SOURCE="src/snn_top_hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_1_fu_878_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln80_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_trace_val_3_fu_882_p3" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="post_trace_val_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_1_fu_890_p2" SOURCE="src/snn_top_hls.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="current_w_1_fu_969_p3" SOURCE="src/snn_top_hls.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="w_1_fu_980_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="w_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln95_1_fu_1078_p2" SOURCE="src/snn_top_hls.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_1_fu_1083_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_t_trace_1_fu_782_p3" SOURCE="src/snn_top_hls.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="post_t_trace_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_t_last_spike_time_1_fu_642_p3" SOURCE="src/snn_top_hls.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="post_t_last_spike_time_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_2_fu_906_p2" SOURCE="src/snn_top_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_2_fu_706_p2" SOURCE="src/snn_top_hls.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln80_2_fu_720_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U59" SOURCE="src/snn_top_hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_2_fu_999_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln80_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_trace_val_5_fu_1003_p3" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="post_trace_val_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_2_fu_1011_p2" SOURCE="src/snn_top_hls.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="current_w_2_fu_1095_p3" SOURCE="src/snn_top_hls.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="w_2_fu_1106_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="w_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln95_2_fu_1140_p2" SOURCE="src/snn_top_hls.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_2_fu_1145_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_t_trace_fu_793_p3" SOURCE="src/snn_top_hls.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="post_t_trace" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_t_last_spike_time_fu_649_p3" SOURCE="src/snn_top_hls.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="post_t_last_spike_time" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_3_fu_924_p2" SOURCE="src/snn_top_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_3_fu_726_p2" SOURCE="src/snn_top_hls.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln80_3_fu_740_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U60" SOURCE="src/snn_top_hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_3_fu_1036_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln80_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="post_trace_val_7_fu_1040_p3" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="post_trace_val_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_3_fu_1048_p2" SOURCE="src/snn_top_hls.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="current_w_3_fu_1119_p3" SOURCE="src/snn_top_hls.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="w_3_fu_1130_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="w_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln95_3_fu_1154_p2" SOURCE="src/snn_top_hls.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_3_fu_1159_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_603_p2" SOURCE="src/snn_top_hls.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="EXP_DECAY_LUT_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="EXP_DECAY_LUT" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_pre_spike_aer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46</Best-caseLatency>
                    <Average-caseLatency>46</Average-caseLatency>
                    <Worst-caseLatency>46</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:108</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>538</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1111</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U91" SOURCE="src/snn_top_hls.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="old_pre_trace" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_16_1_1_U90" SOURCE="src/snn_top_hls.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="old_pre_last_spike_time" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_642_p2" SOURCE="src/snn_top_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="dt_fu_577_p2" SOURCE="src/snn_top_hls.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="dt" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln80_fu_592_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U92" SOURCE="src/snn_top_hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_fu_669_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="decayed_pre_1_fu_674_p3" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="decayed_pre_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="new_trace_fu_686_p2" SOURCE="src/snn_top_hls.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="new_trace" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln119_fu_704_p3" SOURCE="src/snn_top_hls.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln119" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_post_spike_aer_Pipeline_LTP_LOOP</Name>
            <Loops>
                <LTP_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.996</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LTP_LOOP>
                        <Name>LTP_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>37</Latency>
                        <AbsoluteTimeLatency>0.370 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </LTP_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:172</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LTP_LOOP>
                            <Name>LTP_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:172</SourceLocation>
                        </LTP_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>463</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1308</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_924_p2" SOURCE="src/snn_top_hls.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln177_fu_705_p2" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_t_trace_3_fu_711_p3" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_t_trace_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_t_last_spike_time_3_fu_719_p3" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_t_last_spike_time_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_849_p2" SOURCE="src/snn_top_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_fu_759_p2" SOURCE="src/snn_top_hls.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="dt" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln80_fu_773_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U138" SOURCE="src/snn_top_hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_fu_950_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_trace_val_1_fu_954_p3" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_trace_val_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln181_fu_962_p2" SOURCE="src/snn_top_hls.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_8_1_1_U142" SOURCE="src/snn_top_hls.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_1093_p2" SOURCE="src/snn_top_hls.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="w_fu_1099_p2" SOURCE="src/snn_top_hls.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="w" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_fu_1268_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_fu_1273_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_t_trace_2_fu_727_p3" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_t_trace_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_t_last_spike_time_2_fu_735_p3" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_t_last_spike_time_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_4_fu_867_p2" SOURCE="src/snn_top_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_4_fu_784_p2" SOURCE="src/snn_top_hls.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln80_4_fu_798_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U139" SOURCE="src/snn_top_hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_4_fu_987_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln80_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_trace_val_3_fu_991_p3" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_trace_val_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln181_1_fu_999_p2" SOURCE="src/snn_top_hls.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln181_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_8_1_1_U143" SOURCE="src/snn_top_hls.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_2_fu_1148_p2" SOURCE="src/snn_top_hls.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="w_4_fu_1154_p2" SOURCE="src/snn_top_hls.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="w_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_1_fu_1284_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_4_fu_1289_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_1_fu_1177_p2" SOURCE="src/snn_top_hls.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_t_trace_1_fu_885_p3" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_t_trace_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_t_last_spike_time_1_fu_743_p3" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_t_last_spike_time_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_5_fu_1024_p2" SOURCE="src/snn_top_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_5_fu_809_p2" SOURCE="src/snn_top_hls.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln80_5_fu_823_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U140" SOURCE="src/snn_top_hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_5_fu_1203_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln80_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_trace_val_5_fu_1207_p3" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_trace_val_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln181_2_fu_1215_p2" SOURCE="src/snn_top_hls.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln181_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_8_1_1_U144" SOURCE="src/snn_top_hls.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_4_fu_1333_p2" SOURCE="src/snn_top_hls.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="w_5_fu_1339_p2" SOURCE="src/snn_top_hls.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="w_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_2_fu_1410_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_5_fu_1415_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_t_trace_fu_896_p3" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_t_trace" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_t_last_spike_time_fu_751_p3" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_t_last_spike_time" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_6_fu_1042_p2" SOURCE="src/snn_top_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_6_fu_829_p2" SOURCE="src/snn_top_hls.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln80_6_fu_843_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U141" SOURCE="src/snn_top_hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_6_fu_1240_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln80_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="pre_trace_val_7_fu_1244_p3" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_trace_val_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln181_3_fu_1252_p2" SOURCE="src/snn_top_hls.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln181_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_8_1_1_U145" SOURCE="src/snn_top_hls.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_6_fu_1388_p2" SOURCE="src/snn_top_hls.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="w_6_fu_1394_p2" SOURCE="src/snn_top_hls.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="w_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_3_fu_1426_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_6_fu_1431_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_691_p2" SOURCE="src/snn_top_hls.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="EXP_DECAY_LUT_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="EXP_DECAY_LUT" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_post_spike_aer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46</Best-caseLatency>
                    <Average-caseLatency>46</Average-caseLatency>
                    <Worst-caseLatency>46</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:156</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>572</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1563</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U175" SOURCE="src/snn_top_hls.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="old_post_trace" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_16_1_1_U174" SOURCE="src/snn_top_hls.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="old_post_last_spike_time" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_658_p2" SOURCE="src/snn_top_hls.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="dt_fu_593_p2" SOURCE="src/snn_top_hls.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="dt" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln80_fu_608_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U176" SOURCE="src/snn_top_hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln80_fu_685_p2" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="decayed_post_1_fu_690_p3" SOURCE="src/snn_top_hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="decayed_post_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="new_trace_fu_702_p2" SOURCE="src/snn_top_hls.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="new_trace" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln167_fu_720_p3" SOURCE="src/snn_top_hls.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln167" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>apply_rstdp_reward_Pipeline_RSTDP_INNER</Name>
            <Loops>
                <RSTDP_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RSTDP_INNER>
                        <Name>RSTDP_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </RSTDP_INNER>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:231</SourceLocation>
                    <SummaryOfLoopViolations>
                        <RSTDP_INNER>
                            <Name>RSTDP_INNER</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:231</SourceLocation>
                        </RSTDP_INNER>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>322</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>810</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln235_fu_490_p2" SOURCE="src/snn_top_hls.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="post_elig_fu_535_p3" SOURCE="src/snn_top_hls.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="post_elig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln236_fu_542_p2" SOURCE="src/snn_top_hls.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U220" SOURCE="src/snn_top_hls.cpp:239" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln239" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_7_1_1_U221" SOURCE="src/snn_top_hls.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="delta_fu_786_p2" SOURCE="src/snn_top_hls.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="delta" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="delta_4_fu_792_p3" SOURCE="src/snn_top_hls.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="current_w_fu_678_p3" SOURCE="src/snn_top_hls.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_806_p2" SOURCE="src/snn_top_hls.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="w_fu_811_p2" SOURCE="src/snn_top_hls.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="w" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_fu_827_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln95_fu_833_p2" SOURCE="src/snn_top_hls.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_10_fu_1077_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="or" PRAGMA="" RTLNAME="or_ln94_fu_1084_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_fu_1088_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="post_elig_1_fu_548_p3" SOURCE="src/snn_top_hls.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="post_elig_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln236_1_fu_555_p2" SOURCE="src/snn_top_hls.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln236_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U222" SOURCE="src/snn_top_hls.cpp:239" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln239_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_7_1_1_U223" SOURCE="src/snn_top_hls.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="delta_5_fu_842_p2" SOURCE="src/snn_top_hls.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="delta_6_fu_848_p3" SOURCE="src/snn_top_hls.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="current_w_7_fu_776_p3" SOURCE="src/snn_top_hls.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_2_fu_862_p2" SOURCE="src/snn_top_hls.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln255_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="w_7_fu_867_p2" SOURCE="src/snn_top_hls.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="w_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_4_fu_883_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln95_4_fu_889_p2" SOURCE="src/snn_top_hls.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_11_fu_1097_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="or" PRAGMA="" RTLNAME="or_ln94_1_fu_1104_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln94_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_7_fu_1108_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="post_elig_2_fu_561_p3" SOURCE="src/snn_top_hls.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="post_elig_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln236_2_fu_568_p2" SOURCE="src/snn_top_hls.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln236_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U224" SOURCE="src/snn_top_hls.cpp:239" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln239_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_7_1_1_U225" SOURCE="src/snn_top_hls.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="delta_7_fu_1120_p2" SOURCE="src/snn_top_hls.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="delta_8_fu_1126_p3" SOURCE="src/snn_top_hls.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="current_w_8_fu_1137_p3" SOURCE="src/snn_top_hls.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_4_fu_1148_p2" SOURCE="src/snn_top_hls.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln255_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="w_8_fu_1154_p2" SOURCE="src/snn_top_hls.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="w_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_5_fu_1223_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln95_5_fu_1228_p2" SOURCE="src/snn_top_hls.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_12_fu_1233_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="or" PRAGMA="" RTLNAME="or_ln94_2_fu_1241_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln94_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_8_fu_1247_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="post_elig_3_fu_574_p3" SOURCE="src/snn_top_hls.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="post_elig_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln236_3_fu_581_p2" SOURCE="src/snn_top_hls.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln236_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U226" SOURCE="src/snn_top_hls.cpp:239" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln239_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_7_1_1_U227" SOURCE="src/snn_top_hls.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="delta_9_fu_1173_p2" SOURCE="src/snn_top_hls.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="delta_10_fu_1179_p3" SOURCE="src/snn_top_hls.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="current_w_9_fu_1190_p3" SOURCE="src/snn_top_hls.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="current_w_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_6_fu_1201_p2" SOURCE="src/snn_top_hls.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln255_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="w_9_fu_1207_p2" SOURCE="src/snn_top_hls.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="w_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_6_fu_1256_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln95_6_fu_1261_p2" SOURCE="src/snn_top_hls.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_13_fu_1266_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="or" PRAGMA="" RTLNAME="or_ln94_3_fu_1274_p2" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln94_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_9_fu_1280_p3" SOURCE="src/snn_top_hls.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln94_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_496_p2" SOURCE="src/snn_top_hls.cpp:231" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln231" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>apply_rstdp_reward</Name>
            <Loops>
                <RSTDP_OUTER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.856</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>738</Average-caseLatency>
                    <Worst-caseLatency>2626</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>26.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 2626</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RSTDP_OUTER>
                        <Name>RSTDP_OUTER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>256 ~ 2624</Latency>
                        <AbsoluteTimeLatency>2.560 us ~ 26.240 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>41</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 41</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_apply_rstdp_reward_Pipeline_RSTDP_INNER_fu_256</Instance>
                        </InstanceList>
                    </RSTDP_OUTER>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:205</SourceLocation>
                    <SummaryOfLoopViolations>
                        <RSTDP_OUTER>
                            <Name>RSTDP_OUTER</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:225</SourceLocation>
                        </RSTDP_OUTER>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>366</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1063</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln211_fu_299_p2" SOURCE="src/snn_top_hls.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="reward_mag_fu_313_p2" SOURCE="src/snn_top_hls.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="reward_mag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="reward_mag_1_fu_319_p3" SOURCE="src/snn_top_hls.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="reward_mag_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln218_fu_337_p2" SOURCE="src/snn_top_hls.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln219_fu_353_p2" SOURCE="src/snn_top_hls.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln220_fu_369_p2" SOURCE="src/snn_top_hls.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="shift_sel_fu_403_p6" SOURCE="src/snn_top_hls.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln218_fu_383_p2" SOURCE="src/snn_top_hls.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln219_fu_389_p2" SOURCE="src/snn_top_hls.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_2_1_1_U253" SOURCE="src/snn_top_hls.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_sel" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln243_fu_428_p2" SOURCE="src/snn_top_hls.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln243_1_fu_433_p2" SOURCE="src/snn_top_hls.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln243_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln243_2_fu_438_p2" SOURCE="src/snn_top_hls.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln243_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_OUTER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln225_fu_446_p2" SOURCE="src/snn_top_hls.cpp:225" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RSTDP_OUTER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_452_p2" SOURCE="src/snn_top_hls.cpp:225" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln225" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="RSTDP_OUTER" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U254" SOURCE="src/snn_top_hls.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_elig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RSTDP_OUTER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln229_fu_531_p2" SOURCE="src/snn_top_hls.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln229" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decay_eligibility_traces_Pipeline_DECAY_PRE</Name>
            <Loops>
                <DECAY_PRE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DECAY_PRE>
                        <Name>DECAY_PRE</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </DECAY_PRE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:268</SourceLocation>
                    <SummaryOfLoopViolations>
                        <DECAY_PRE>
                            <Name>DECAY_PRE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:268</SourceLocation>
                        </DECAY_PRE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>124</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>172</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_PRE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_fu_267_p2" SOURCE="src/snn_top_hls.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln274" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_PRE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_1_fu_287_p2" SOURCE="src/snn_top_hls.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln274_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_PRE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_2_fu_307_p2" SOURCE="src/snn_top_hls.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln274_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_PRE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_3_fu_327_p2" SOURCE="src/snn_top_hls.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln274_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_PRE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_4_fu_347_p2" SOURCE="src/snn_top_hls.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln274_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_PRE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_5_fu_367_p2" SOURCE="src/snn_top_hls.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln274_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_PRE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_6_fu_387_p2" SOURCE="src/snn_top_hls.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln274_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_PRE" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_7_fu_407_p2" SOURCE="src/snn_top_hls.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln274_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_PRE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_242_p2" SOURCE="src/snn_top_hls.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decay_eligibility_traces_Pipeline_DECAY_POST</Name>
            <Loops>
                <DECAY_POST/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DECAY_POST>
                        <Name>DECAY_POST</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </DECAY_POST>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:278</SourceLocation>
                    <SummaryOfLoopViolations>
                        <DECAY_POST>
                            <Name>DECAY_POST</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:278</SourceLocation>
                        </DECAY_POST>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>124</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>172</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_POST" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln283_fu_267_p2" SOURCE="src/snn_top_hls.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln283" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_POST" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln283_1_fu_287_p2" SOURCE="src/snn_top_hls.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln283_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_POST" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln283_2_fu_307_p2" SOURCE="src/snn_top_hls.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln283_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_POST" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln283_3_fu_327_p2" SOURCE="src/snn_top_hls.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln283_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_POST" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln283_4_fu_347_p2" SOURCE="src/snn_top_hls.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln283_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_POST" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln283_5_fu_367_p2" SOURCE="src/snn_top_hls.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln283_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_POST" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln283_6_fu_387_p2" SOURCE="src/snn_top_hls.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln283_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_POST" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln283_7_fu_407_p2" SOURCE="src/snn_top_hls.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln283_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_POST" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_fu_242_p2" SOURCE="src/snn_top_hls.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln278" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decay_eligibility_traces</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:285</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>252</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>360</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_WEIGHT_SUM</Name>
            <Loops>
                <WEIGHT_SUM/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHT_SUM>
                        <Name>WEIGHT_SUM</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </WEIGHT_SUM>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:594</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WEIGHT_SUM>
                            <Name>WEIGHT_SUM</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:595</SourceLocation>
                        </WEIGHT_SUM>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>248</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln595_fu_292_p2" SOURCE="src/snn_top_hls.cpp:595" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln595" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln595_fu_298_p2" SOURCE="src/snn_top_hls.cpp:595" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln595" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="select" PRAGMA="" RTLNAME="select_ln598_fu_363_p3" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln598" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="select" PRAGMA="" RTLNAME="select_ln598_1_fu_374_p3" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln598_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="select" PRAGMA="" RTLNAME="select_ln598_2_fu_385_p3" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln598_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="select" PRAGMA="" RTLNAME="select_ln598_3_fu_396_p3" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln598_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="select" PRAGMA="" RTLNAME="select_ln598_4_fu_407_p3" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln598_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="select" PRAGMA="" RTLNAME="select_ln598_5_fu_418_p3" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln598_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="select" PRAGMA="" RTLNAME="select_ln598_6_fu_429_p3" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln598_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="select" PRAGMA="" RTLNAME="select_ln598_7_fu_440_p3" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln598_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln598_fu_451_p2" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln598" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln598_1_fu_457_p2" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln598_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln598_2_fu_484_p2" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln598_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln598_3_fu_463_p2" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln598_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln598_4_fu_469_p2" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln598_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln598_5_fu_500_p2" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln598_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln598_6_fu_510_p2" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln598_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_SUM" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_1_fu_520_p2" SOURCE="src/snn_top_hls.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>1471</Average-caseLatency>
                    <Worst-caseLatency>6924</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>69.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19 ~ 6925</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:308</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>56</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>2850</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>11503</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln430_fu_1695_p2" SOURCE="src/snn_top_hls.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln430" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln430_fu_1701_p2" SOURCE="src/snn_top_hls.cpp:430" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln430" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln463_fu_1713_p2" SOURCE="src/snn_top_hls.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln463" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln463_fu_1718_p3" SOURCE="src/snn_top_hls.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln463" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln483_fu_1725_p2" SOURCE="src/snn_top_hls.cpp:483" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln483" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U322" SOURCE="src/snn_top_hls.cpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="new_elig_fu_1822_p2" SOURCE="src/snn_top_hls.cpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="new_elig" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln295_fu_1838_p2" SOURCE="src/snn_top_hls.cpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln295_fu_1848_p3" SOURCE="src/snn_top_hls.cpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln500_fu_1873_p2" SOURCE="src/snn_top_hls.cpp:500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln500" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U323" SOURCE="src/snn_top_hls.cpp:301" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="new_elig_1_fu_1965_p2" SOURCE="src/snn_top_hls.cpp:301" STORAGESUBTYPE="" URAM="0" VARIABLE="new_elig_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln302_fu_1981_p2" SOURCE="src/snn_top_hls.cpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln302" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln302_fu_1991_p3" SOURCE="src/snn_top_hls.cpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln302" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln536_fu_2016_p2" SOURCE="src/snn_top_hls.cpp:536" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln536" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="tmp_s_fu_2104_p2" SOURCE="src/snn_top_hls.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln552" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="tmp_s_fu_2104_p4" SOURCE="src/snn_top_hls.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln552_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="tmp_s_fu_2104_p6" SOURCE="src/snn_top_hls.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln552_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="tmp_s_fu_2104_p8" SOURCE="src/snn_top_hls.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln552_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_8_1_1_U324" SOURCE="src/snn_top_hls.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln555_fu_2147_p2" SOURCE="src/snn_top_hls.cpp:555" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln555" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln555_1_fu_2152_p2" SOURCE="src/snn_top_hls.cpp:555" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln555_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="m_axis_weights_TLAST_int_regslice" SOURCE="src/snn_top_hls.cpp:555" STORAGESUBTYPE="" URAM="0" VARIABLE="w_pkt_last" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln561_fu_2170_p2" SOURCE="src/snn_top_hls.cpp:561" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln561" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln564_fu_2189_p2" SOURCE="src/snn_top_hls.cpp:564" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln564" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln565_fu_2207_p3" SOURCE="src/snn_top_hls.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln565" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln575_fu_2227_p2" SOURCE="src/snn_top_hls.cpp:575" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln575" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln574_fu_2233_p2" SOURCE="src/snn_top_hls.cpp:574" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln574" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln574_fu_2238_p3" SOURCE="src/snn_top_hls.cpp:574" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln574" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL15pre_eligibility_0_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL15pre_eligibility_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL16post_eligibility_0_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL16post_eligibility_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL15pre_eligibility_1_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL15pre_eligibility_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL16post_eligibility_1_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL16post_eligibility_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL15pre_eligibility_2_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL15pre_eligibility_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL16post_eligibility_2_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL16post_eligibility_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL15pre_eligibility_3_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL15pre_eligibility_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL16post_eligibility_3_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL16post_eligibility_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL15pre_eligibility_4_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL15pre_eligibility_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL16post_eligibility_4_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL16post_eligibility_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL15pre_eligibility_5_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL15pre_eligibility_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL16post_eligibility_5_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL16post_eligibility_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL15pre_eligibility_6_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL15pre_eligibility_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL16post_eligibility_6_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL16post_eligibility_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL15pre_eligibility_7_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL15pre_eligibility_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL16post_eligibility_7_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL16post_eligibility_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_trace_0_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_trace_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_last_spike_time_0_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_last_spike_time_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_trace_0_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_trace_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_last_spike_time_0_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_last_spike_time_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_trace_1_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_trace_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_last_spike_time_1_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_last_spike_time_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_trace_1_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_trace_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_last_spike_time_1_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_last_spike_time_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_trace_2_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_trace_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_last_spike_time_2_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_last_spike_time_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_trace_2_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_trace_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_last_spike_time_2_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_last_spike_time_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_trace_3_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_trace_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_last_spike_time_3_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_last_spike_time_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_trace_3_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_trace_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_last_spike_time_3_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_last_spike_time_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_trace_4_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_trace_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_last_spike_time_4_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_last_spike_time_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_trace_4_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_trace_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_last_spike_time_4_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_last_spike_time_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_trace_5_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_trace_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_last_spike_time_5_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_last_spike_time_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_trace_5_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_trace_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_last_spike_time_5_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_last_spike_time_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_trace_6_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_trace_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_last_spike_time_6_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_last_spike_time_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_trace_6_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_trace_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_last_spike_time_6_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_last_spike_time_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_trace_7_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_trace_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="pre_traces_last_spike_time_7_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="pre_traces_last_spike_time_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_trace_7_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_trace_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="post_traces_last_spike_time_7_U" SOURCE="" STORAGESIZE="16 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="post_traces_last_spike_time_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_0_0_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_0_1_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_1_0_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_1_1_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_2_0_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_2_1_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_3_0_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_3_1_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="EXP_DECAY_LUT_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="EXP_DECAY_LUT" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="ctrl" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="ctrl_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="ctrl_reg" index="0" direction="in" srcType="ap_uint&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="ctrl_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config_reg" index="1" direction="in" srcType="ap_uint&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="config_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="learning_params" index="2" direction="in" srcType="learning_params_t" srcSize="144">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="learning_params_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="learning_params_2" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="learning_params_3" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="learning_params_4" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="learning_params_5" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="status_reg" index="3" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="status_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="status_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_count_reg" index="4" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="spike_count_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="spike_count_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight_sum_reg" index="5" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="weight_sum_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="weight_sum_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="version_reg" index="6" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="version_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="version_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_spikes" index="7" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 1UL, 1UL, 1UL, (unsigned char)'8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_spikes" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_spikes" index="8" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 1UL, 1UL, 1UL, (unsigned char)'8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_spikes" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_weights" index="9" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 1UL, 1UL, 1UL, (unsigned char)'8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_weights" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="reward_signal" index="10" direction="in" srcType="ap_int&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="reward_signal" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_in_valid" index="11" direction="out" srcType="ap_uint&lt;1&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_in_valid" name="spike_in_valid" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_in_neuron_id" index="12" direction="out" srcType="ap_uint&lt;8&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_in_neuron_id" name="spike_in_neuron_id" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_in_weight" index="13" direction="out" srcType="ap_int&lt;8&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_in_weight" name="spike_in_weight" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_in_ready" index="14" direction="in" srcType="ap_uint&lt;1&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_in_ready" name="spike_in_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_out_valid" index="15" direction="in" srcType="ap_uint&lt;1&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_out_valid" name="spike_out_valid" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_out_neuron_id" index="16" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_out_neuron_id" name="spike_out_neuron_id" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_out_weight" index="17" direction="in" srcType="ap_int&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_out_weight" name="spike_out_weight" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_out_ready" index="18" direction="out" srcType="ap_uint&lt;1&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_out_ready" name="spike_out_ready" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="snn_enable" index="19" direction="out" srcType="ap_uint&lt;1&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="snn_enable" name="snn_enable" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="snn_reset" index="20" direction="out" srcType="ap_uint&lt;1&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="snn_reset" name="snn_reset" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="threshold_out" index="21" direction="out" srcType="ap_uint&lt;16&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="threshold_out" name="threshold_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="leak_rate_out" index="22" direction="out" srcType="ap_uint&lt;16&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="leak_rate_out" name="leak_rate_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="snn_ready" index="23" direction="in" srcType="ap_uint&lt;1&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="snn_ready" name="snn_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="snn_busy" index="24" direction="in" srcType="ap_uint&lt;1&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="snn_busy" name="snn_busy" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="ctrl_reg" access="W" description="Data signal of ctrl_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="ctrl_reg" access="W" description="Bit 31 to 0 of ctrl_reg"/>
                    </fields>
                </register>
                <register offset="0x18" name="config_reg" access="W" description="Data signal of config_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_reg" access="W" description="Bit 31 to 0 of config_reg"/>
                    </fields>
                </register>
                <register offset="0x20" name="learning_params_1" access="W" description="Data signal of learning_params" range="32">
                    <fields>
                        <field offset="0" width="32" name="learning_params" access="W" description="Bit 31 to 0 of learning_params"/>
                    </fields>
                </register>
                <register offset="0x24" name="learning_params_2" access="W" description="Data signal of learning_params" range="32">
                    <fields>
                        <field offset="0" width="32" name="learning_params" access="W" description="Bit 63 to 32 of learning_params"/>
                    </fields>
                </register>
                <register offset="0x28" name="learning_params_3" access="W" description="Data signal of learning_params" range="32">
                    <fields>
                        <field offset="0" width="32" name="learning_params" access="W" description="Bit 95 to 64 of learning_params"/>
                    </fields>
                </register>
                <register offset="0x2c" name="learning_params_4" access="W" description="Data signal of learning_params" range="32">
                    <fields>
                        <field offset="0" width="32" name="learning_params" access="W" description="Bit 127 to 96 of learning_params"/>
                    </fields>
                </register>
                <register offset="0x30" name="learning_params_5" access="W" description="Data signal of learning_params" range="32">
                    <fields>
                        <field offset="0" width="16" name="learning_params" access="W" description="Bit 143 to 128 of learning_params"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="status_reg" access="R" description="Data signal of status_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="status_reg" access="R" description="Bit 31 to 0 of status_reg"/>
                    </fields>
                </register>
                <register offset="0x3c" name="status_reg_ctrl" access="R" description="Control signal of status_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="status_reg_ap_vld" access="R" description="Control signal status_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="spike_count_reg" access="R" description="Data signal of spike_count_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="spike_count_reg" access="R" description="Bit 31 to 0 of spike_count_reg"/>
                    </fields>
                </register>
                <register offset="0x4c" name="spike_count_reg_ctrl" access="R" description="Control signal of spike_count_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="spike_count_reg_ap_vld" access="R" description="Control signal spike_count_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="weight_sum_reg" access="R" description="Data signal of weight_sum_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="weight_sum_reg" access="R" description="Bit 31 to 0 of weight_sum_reg"/>
                    </fields>
                </register>
                <register offset="0x5c" name="weight_sum_reg_ctrl" access="R" description="Control signal of weight_sum_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="weight_sum_reg_ap_vld" access="R" description="Control signal weight_sum_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="version_reg" access="R" description="Data signal of version_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="version_reg" access="R" description="Bit 31 to 0 of version_reg"/>
                    </fields>
                </register>
                <register offset="0x6c" name="version_reg_ctrl" access="R" description="Control signal of version_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="version_reg_ap_vld" access="R" description="Control signal version_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="reward_signal" access="W" description="Data signal of reward_signal" range="32">
                    <fields>
                        <field offset="0" width="8" name="reward_signal" access="W" description="Bit 7 to 0 of reward_signal"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="ctrl_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="config_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="learning_params"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="status_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="spike_count_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="weight_sum_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="version_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="reward_signal"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl:s_axis_spikes:m_axis_spikes:m_axis_weights</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axis_spikes" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="s_axis_spikes_">
            <ports>
                <port>s_axis_spikes_TDATA</port>
                <port>s_axis_spikes_TDEST</port>
                <port>s_axis_spikes_TID</port>
                <port>s_axis_spikes_TKEEP</port>
                <port>s_axis_spikes_TLAST</port>
                <port>s_axis_spikes_TREADY</port>
                <port>s_axis_spikes_TSTRB</port>
                <port>s_axis_spikes_TUSER</port>
                <port>s_axis_spikes_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_spikes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_spikes" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="m_axis_spikes_">
            <ports>
                <port>m_axis_spikes_TDATA</port>
                <port>m_axis_spikes_TDEST</port>
                <port>m_axis_spikes_TID</port>
                <port>m_axis_spikes_TKEEP</port>
                <port>m_axis_spikes_TLAST</port>
                <port>m_axis_spikes_TREADY</port>
                <port>m_axis_spikes_TSTRB</port>
                <port>m_axis_spikes_TUSER</port>
                <port>m_axis_spikes_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_spikes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_weights" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="m_axis_weights_">
            <ports>
                <port>m_axis_weights_TDATA</port>
                <port>m_axis_weights_TDEST</port>
                <port>m_axis_weights_TID</port>
                <port>m_axis_weights_TKEEP</port>
                <port>m_axis_weights_TLAST</port>
                <port>m_axis_weights_TREADY</port>
                <port>m_axis_weights_TSTRB</port>
                <port>m_axis_weights_TUSER</port>
                <port>m_axis_weights_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_in_valid" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="spike_in_valid">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_in_valid</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_in_valid"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_in_neuron_id" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="spike_in_neuron_id">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_in_neuron_id</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_in_neuron_id"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_in_weight" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="spike_in_weight">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_in_weight</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_in_weight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_in_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="spike_in_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_in_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_in_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_out_valid" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="spike_out_valid">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_out_valid</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_out_valid"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_out_neuron_id" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="spike_out_neuron_id">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_out_neuron_id</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_out_neuron_id"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_out_weight" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="spike_out_weight">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_out_weight</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_out_weight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_out_ready" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="spike_out_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_out_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_out_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="snn_enable" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="snn_enable">DATA</portMap>
            </portMaps>
            <ports>
                <port>snn_enable</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="snn_enable"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="snn_reset" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="snn_reset">DATA</portMap>
            </portMaps>
            <ports>
                <port>snn_reset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="snn_reset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="threshold_out" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="threshold_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>threshold_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="threshold_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="leak_rate_out" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="leak_rate_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>leak_rate_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="leak_rate_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="snn_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="snn_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>snn_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="snn_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="snn_busy" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="snn_busy">DATA</portMap>
            </portMaps>
            <ports>
                <port>snn_busy</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="snn_busy"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ctrl">ctrl_reg, 0x10, 32, W, Data signal of ctrl_reg, </column>
                    <column name="s_axi_ctrl">config_reg, 0x18, 32, W, Data signal of config_reg, </column>
                    <column name="s_axi_ctrl">learning_params_1, 0x20, 32, W, Data signal of learning_params, </column>
                    <column name="s_axi_ctrl">learning_params_2, 0x24, 32, W, Data signal of learning_params, </column>
                    <column name="s_axi_ctrl">learning_params_3, 0x28, 32, W, Data signal of learning_params, </column>
                    <column name="s_axi_ctrl">learning_params_4, 0x2c, 32, W, Data signal of learning_params, </column>
                    <column name="s_axi_ctrl">learning_params_5, 0x30, 32, W, Data signal of learning_params, </column>
                    <column name="s_axi_ctrl">status_reg, 0x38, 32, R, Data signal of status_reg, </column>
                    <column name="s_axi_ctrl">status_reg_ctrl, 0x3c, 32, R, Control signal of status_reg, 0=status_reg_ap_vld</column>
                    <column name="s_axi_ctrl">spike_count_reg, 0x48, 32, R, Data signal of spike_count_reg, </column>
                    <column name="s_axi_ctrl">spike_count_reg_ctrl, 0x4c, 32, R, Control signal of spike_count_reg, 0=spike_count_reg_ap_vld</column>
                    <column name="s_axi_ctrl">weight_sum_reg, 0x58, 32, R, Data signal of weight_sum_reg, </column>
                    <column name="s_axi_ctrl">weight_sum_reg_ctrl, 0x5c, 32, R, Control signal of weight_sum_reg, 0=weight_sum_reg_ap_vld</column>
                    <column name="s_axi_ctrl">version_reg, 0x68, 32, R, Data signal of version_reg, </column>
                    <column name="s_axi_ctrl">version_reg_ctrl, 0x6c, 32, R, Control signal of version_reg, 0=version_reg_ap_vld</column>
                    <column name="s_axi_ctrl">reward_signal, 0x78, 32, W, Data signal of reward_signal, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="m_axis_spikes">out, both, 32, 1, 1, 4, 1, 1, 4, 1, 1</column>
                    <column name="m_axis_weights">out, both, 32, 1, 1, 4, 1, 1, 4, 1, 1</column>
                    <column name="s_axis_spikes">in, both, 32, 1, 1, 4, 1, 1, 4, 1, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="leak_rate_out">ap_none, out, 16</column>
                    <column name="snn_busy">ap_none, in, 1</column>
                    <column name="snn_enable">ap_none, out, 1</column>
                    <column name="snn_ready">ap_none, in, 1</column>
                    <column name="snn_reset">ap_none, out, 1</column>
                    <column name="spike_in_neuron_id">ap_none, out, 8</column>
                    <column name="spike_in_ready">ap_none, in, 1</column>
                    <column name="spike_in_valid">ap_none, out, 1</column>
                    <column name="spike_in_weight">ap_none, out, 8</column>
                    <column name="spike_out_neuron_id">ap_none, in, 8</column>
                    <column name="spike_out_ready">ap_none, out, 1</column>
                    <column name="spike_out_valid">ap_none, in, 1</column>
                    <column name="spike_out_weight">ap_none, in, 8</column>
                    <column name="threshold_out">ap_none, out, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ctrl_reg">in, ap_uint&lt;32&gt;</column>
                    <column name="config_reg">in, ap_uint&lt;32&gt;</column>
                    <column name="learning_params">in, learning_params_t</column>
                    <column name="status_reg">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="spike_count_reg">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="weight_sum_reg">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="version_reg">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="s_axis_spikes">in, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 1UL 1UL 1UL (unsigned char)'8' false&gt; 0&gt;&amp;</column>
                    <column name="m_axis_spikes">out, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 1UL 1UL 1UL (unsigned char)'8' false&gt; 0&gt;&amp;</column>
                    <column name="m_axis_weights">out, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 1UL 1UL 1UL (unsigned char)'8' false&gt; 0&gt;&amp;</column>
                    <column name="reward_signal">in, ap_int&lt;8&gt;</column>
                    <column name="spike_in_valid">out, ap_uint&lt;1&gt;&amp;</column>
                    <column name="spike_in_neuron_id">out, ap_uint&lt;8&gt;&amp;</column>
                    <column name="spike_in_weight">out, ap_int&lt;8&gt;&amp;</column>
                    <column name="spike_in_ready">in, ap_uint&lt;1&gt;</column>
                    <column name="spike_out_valid">in, ap_uint&lt;1&gt;</column>
                    <column name="spike_out_neuron_id">in, ap_uint&lt;8&gt;</column>
                    <column name="spike_out_weight">in, ap_int&lt;8&gt;</column>
                    <column name="spike_out_ready">out, ap_uint&lt;1&gt;&amp;</column>
                    <column name="snn_enable">out, ap_uint&lt;1&gt;&amp;</column>
                    <column name="snn_reset">out, ap_uint&lt;1&gt;&amp;</column>
                    <column name="threshold_out">out, ap_uint&lt;16&gt;&amp;</column>
                    <column name="leak_rate_out">out, ap_uint&lt;16&gt;&amp;</column>
                    <column name="snn_ready">in, ap_uint&lt;1&gt;</column>
                    <column name="snn_busy">in, ap_uint&lt;1&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="ctrl_reg">s_axi_ctrl, register, name=ctrl_reg offset=0x10 range=32</column>
                    <column name="config_reg">s_axi_ctrl, register, name=config_reg offset=0x18 range=32</column>
                    <column name="learning_params">s_axi_ctrl, register, name=learning_params_1 offset=0x20 range=32</column>
                    <column name="learning_params">s_axi_ctrl, register, name=learning_params_2 offset=0x24 range=32</column>
                    <column name="learning_params">s_axi_ctrl, register, name=learning_params_3 offset=0x28 range=32</column>
                    <column name="learning_params">s_axi_ctrl, register, name=learning_params_4 offset=0x2c range=32</column>
                    <column name="learning_params">s_axi_ctrl, register, name=learning_params_5 offset=0x30 range=32</column>
                    <column name="status_reg">s_axi_ctrl, register, name=status_reg offset=0x38 range=32</column>
                    <column name="status_reg">s_axi_ctrl, register, name=status_reg_ctrl offset=0x3c range=32</column>
                    <column name="spike_count_reg">s_axi_ctrl, register, name=spike_count_reg offset=0x48 range=32</column>
                    <column name="spike_count_reg">s_axi_ctrl, register, name=spike_count_reg_ctrl offset=0x4c range=32</column>
                    <column name="weight_sum_reg">s_axi_ctrl, register, name=weight_sum_reg offset=0x58 range=32</column>
                    <column name="weight_sum_reg">s_axi_ctrl, register, name=weight_sum_reg_ctrl offset=0x5c range=32</column>
                    <column name="version_reg">s_axi_ctrl, register, name=version_reg offset=0x68 range=32</column>
                    <column name="version_reg">s_axi_ctrl, register, name=version_reg_ctrl offset=0x6c range=32</column>
                    <column name="s_axis_spikes">s_axis_spikes, interface, </column>
                    <column name="m_axis_spikes">m_axis_spikes, interface, </column>
                    <column name="m_axis_weights">m_axis_weights, interface, </column>
                    <column name="reward_signal">s_axi_ctrl, register, name=reward_signal offset=0x78 range=32</column>
                    <column name="spike_in_valid">spike_in_valid, port, </column>
                    <column name="spike_in_neuron_id">spike_in_neuron_id, port, </column>
                    <column name="spike_in_weight">spike_in_weight, port, </column>
                    <column name="spike_in_ready">spike_in_ready, port, </column>
                    <column name="spike_out_valid">spike_out_valid, port, </column>
                    <column name="spike_out_neuron_id">spike_out_neuron_id, port, </column>
                    <column name="spike_out_weight">spike_out_weight, port, </column>
                    <column name="spike_out_ready">spike_out_ready, port, </column>
                    <column name="snn_enable">snn_enable, port, </column>
                    <column name="snn_reset">snn_reset, port, </column>
                    <column name="threshold_out">threshold_out, port, </column>
                    <column name="leak_rate_out">leak_rate_out, port, </column>
                    <column name="snn_ready">snn_ready, port, </column>
                    <column name="snn_busy">snn_busy, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="src/snn_top_hls.cpp:72" status="valid" parentFunction="compute_decayed_trace" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:93" status="valid" parentFunction="clip_weight" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:111" status="valid" parentFunction="process_pre_spike_aer" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:125" status="valid" parentFunction="process_pre_spike_aer" variable="" isDirective="0" options="ii=2"/>
        <Pragma type="unroll" location="src/snn_top_hls.cpp:126" status="valid" parentFunction="process_pre_spike_aer" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:159" status="valid" parentFunction="process_post_spike_aer" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:173" status="valid" parentFunction="process_post_spike_aer" variable="" isDirective="0" options="ii=2"/>
        <Pragma type="unroll" location="src/snn_top_hls.cpp:174" status="valid" parentFunction="process_post_spike_aer" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:209" status="valid" parentFunction="apply_rstdp_reward" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="src/snn_top_hls.cpp:226" status="valid" parentFunction="apply_rstdp_reward" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:232" status="valid" parentFunction="apply_rstdp_reward" variable="" isDirective="0" options="ii=2"/>
        <Pragma type="unroll" location="src/snn_top_hls.cpp:233" status="valid" parentFunction="apply_rstdp_reward" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:265" status="valid" parentFunction="decay_eligibility_traces" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:269" status="valid" parentFunction="decay_eligibility_traces" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="src/snn_top_hls.cpp:270" status="valid" parentFunction="decay_eligibility_traces" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:279" status="valid" parentFunction="decay_eligibility_traces" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="src/snn_top_hls.cpp:280" status="valid" parentFunction="decay_eligibility_traces" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:292" status="valid" parentFunction="update_eligibility_on_pre_spike" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:299" status="valid" parentFunction="update_eligibility_on_post_spike" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:356" status="valid" parentFunction="snn_top_hls" variable="ctrl_reg" isDirective="0" options="s_axilite port=ctrl_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:357" status="valid" parentFunction="snn_top_hls" variable="config_reg" isDirective="0" options="s_axilite port=config_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:358" status="valid" parentFunction="snn_top_hls" variable="learning_params" isDirective="0" options="s_axilite port=learning_params bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:359" status="valid" parentFunction="snn_top_hls" variable="status_reg" isDirective="0" options="s_axilite port=status_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:360" status="valid" parentFunction="snn_top_hls" variable="spike_count_reg" isDirective="0" options="s_axilite port=spike_count_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:361" status="valid" parentFunction="snn_top_hls" variable="weight_sum_reg" isDirective="0" options="s_axilite port=weight_sum_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:362" status="valid" parentFunction="snn_top_hls" variable="version_reg" isDirective="0" options="s_axilite port=version_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:363" status="valid" parentFunction="snn_top_hls" variable="reward_signal" isDirective="0" options="s_axilite port=reward_signal bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:364" status="valid" parentFunction="snn_top_hls" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:367" status="valid" parentFunction="snn_top_hls" variable="s_axis_spikes" isDirective="0" options="axis port=s_axis_spikes"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:368" status="valid" parentFunction="snn_top_hls" variable="m_axis_spikes" isDirective="0" options="axis port=m_axis_spikes"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:369" status="valid" parentFunction="snn_top_hls" variable="m_axis_weights" isDirective="0" options="axis port=m_axis_weights"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:372" status="valid" parentFunction="snn_top_hls" variable="spike_in_valid" isDirective="0" options="ap_none port=spike_in_valid"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:373" status="valid" parentFunction="snn_top_hls" variable="spike_in_neuron_id" isDirective="0" options="ap_none port=spike_in_neuron_id"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:374" status="valid" parentFunction="snn_top_hls" variable="spike_in_weight" isDirective="0" options="ap_none port=spike_in_weight"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:375" status="valid" parentFunction="snn_top_hls" variable="spike_in_ready" isDirective="0" options="ap_none port=spike_in_ready"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:376" status="valid" parentFunction="snn_top_hls" variable="spike_out_valid" isDirective="0" options="ap_none port=spike_out_valid"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:377" status="valid" parentFunction="snn_top_hls" variable="spike_out_neuron_id" isDirective="0" options="ap_none port=spike_out_neuron_id"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:378" status="valid" parentFunction="snn_top_hls" variable="spike_out_weight" isDirective="0" options="ap_none port=spike_out_weight"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:379" status="valid" parentFunction="snn_top_hls" variable="spike_out_ready" isDirective="0" options="ap_none port=spike_out_ready"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:380" status="valid" parentFunction="snn_top_hls" variable="snn_enable" isDirective="0" options="ap_none port=snn_enable"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:381" status="valid" parentFunction="snn_top_hls" variable="snn_reset" isDirective="0" options="ap_none port=snn_reset"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:382" status="valid" parentFunction="snn_top_hls" variable="threshold_out" isDirective="0" options="ap_none port=threshold_out"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:383" status="valid" parentFunction="snn_top_hls" variable="leak_rate_out" isDirective="0" options="ap_none port=leak_rate_out"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:384" status="valid" parentFunction="snn_top_hls" variable="snn_ready" isDirective="0" options="ap_none port=snn_ready"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:385" status="valid" parentFunction="snn_top_hls" variable="snn_busy" isDirective="0" options="ap_none port=snn_busy"/>
        <Pragma type="bind_storage" location="src/snn_top_hls.cpp:391" status="valid" parentFunction="snn_top_hls" variable="weight_memory" isDirective="0" options="variable=weight_memory type=RAM_2P impl=BRAM"/>
        <Pragma type="array_partition" location="src/snn_top_hls.cpp:392" status="valid" parentFunction="snn_top_hls" variable="weight_memory" isDirective="0" options="variable=weight_memory cyclic factor=4 dim=2"/>
        <Pragma type="bind_storage" location="src/snn_top_hls.cpp:395" status="valid" parentFunction="snn_top_hls" variable="pre_eligibility" isDirective="0" options="variable=pre_eligibility type=RAM_2P impl=BRAM"/>
        <Pragma type="array_partition" location="src/snn_top_hls.cpp:396" status="valid" parentFunction="snn_top_hls" variable="pre_eligibility" isDirective="0" options="variable=pre_eligibility cyclic factor=8"/>
        <Pragma type="bind_storage" location="src/snn_top_hls.cpp:397" status="valid" parentFunction="snn_top_hls" variable="post_eligibility" isDirective="0" options="variable=post_eligibility type=RAM_2P impl=BRAM"/>
        <Pragma type="array_partition" location="src/snn_top_hls.cpp:398" status="valid" parentFunction="snn_top_hls" variable="post_eligibility" isDirective="0" options="variable=post_eligibility cyclic factor=8"/>
        <Pragma type="bind_storage" location="src/snn_top_hls.cpp:401" status="valid" parentFunction="snn_top_hls" variable="pre_traces" isDirective="0" options="variable=pre_traces type=RAM_2P impl=BRAM"/>
        <Pragma type="array_partition" location="src/snn_top_hls.cpp:402" status="valid" parentFunction="snn_top_hls" variable="pre_traces" isDirective="0" options="variable=pre_traces cyclic factor=8"/>
        <Pragma type="bind_storage" location="src/snn_top_hls.cpp:403" status="valid" parentFunction="snn_top_hls" variable="post_traces" isDirective="0" options="variable=post_traces type=RAM_2P impl=BRAM"/>
        <Pragma type="array_partition" location="src/snn_top_hls.cpp:404" status="valid" parentFunction="snn_top_hls" variable="post_traces" isDirective="0" options="variable=post_traces cyclic factor=8"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:437" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:444" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:455" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:596" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:612" status="valid" parentFunction="write_weight" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:620" status="valid" parentFunction="read_weight" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:631" status="valid" parentFunction="load_weights_from_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:634" status="valid" parentFunction="load_weights_from_stream" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_flatten" location="src/snn_top_hls.cpp:453" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options=" "/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="snn_top_hls" options=" " pragmaLocId="src/snn_top_hls.cpp:453:0" pragmaLocOpt="snn_top_hls/INIT_WEIGHT_OUTER" srcPragmaType="pipeline" srcPragmaLoc="src/snn_top_hls.cpp:455" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline src/snn_top_hls.cpp:455" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=snn_top_hls/INIT_WEIGHT_OUTER  " loopName="INIT_WEIGHT_OUTER" loopLoc="src/snn_top_hls.cpp:453:32"/>
    </AutoPragmaReport>
</profile>
