# Develop Your Knowledge on the SDAccel RTL Flow

This online training course provides an introduction to the key concepts needed to successfully run existing RTL designs on an Amazon Web Services (AWS) F1 instance. Xilinx recommends watching these self-paced video modules in the order presented below.

### 1. Introduction to AWS F1 and the SDAccel Development Environment
This module covers the following concepts:
- Overview of the AWS F1 and the Xilinx&reg; SDAccel&trade; development environment
- Understanding the AWS F1 hardware and software stacks
- Creating an Amazon FPGA Image (AFI) from RTL accelerators
- Developing a host application with an AFI on F1

[**WATCH TRAINING MODULE**](https://www.xilinx.com/video/software/developing-on-aws-f1-with-sdaccel-and-rtl-kernels-part1.html)

### 2. AWS F1 hardware specifications and requirements
This module covers the following concepts:
- Technical specifications for the AWS F1 boards
- System View of the AWS F1 instance
- Understanding what is in an AWS FPGA: The AWS F1 Shell and the Custom Logic Region
- Performance considerations for the Custom Logic Region

[**WATCH TRAINING MODULE**](https://www.xilinx.com/video/software/developing-on-aws-f1-with-sdaccel-and-rtl-kernels-part2.html)

### 3. Packaging existing RTL IP for AWS F1
This module covers the following concepts:
- Overview of the AWS F1 system and RTL Kernel programming model
- RTL kernel interface requirements
- Creating a kernel with the RTL Kernel Wizard
- Creating an FPGA image using RTL kernels

[**WATCH TRAINING MODULE**](https://www.xilinx.com/video/software/developing-on-aws-f1-with-sdaccel-and-rtl-kernels-part3.html)

### 4. Running a host-side application with an RTL kernel
This module covers the following concepts:
- Overview of the flow
- Introduction to OpenCL
- Using the SDAccel development environment
- Initial host software execution with RTL Kernel
- Host code optimization

[**WATCH TRAINING MODULE**](https://www.xilinx.com/video/software/developing-on-aws-f1-with-sdaccel-and-rtl-kernels-part4.html)

<hr/>
<p align="center"><b>
<a href="STEP4.md">NEXT: Practice and Experiment with RTL Kernels</a>
</b></p>
<br>
<hr/>
<p align="center"><sup>Copyright&copy; 2018 Xilinx</sup></p>
