read_verilog <verilog-file>
hierarchy -check -top <top-module>
proc; opt; fsm; opt; memory; opt
techmap; opt
flatten; opt
dfflibmap -liberty osu035.lib
abc -liberty osu035.lib
clean
write_json <top-module>_synth.json
