<profile>

<section name = "Vitis HLS Report for 'symbol_to_pixl'" level="0">
<item name = "Date">Mon Nov 28 11:21:13 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">sym2pixl_src</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 5.854 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_symbol_to_pixl_Pipeline_VITIS_LOOP_27_1_fu_54">symbol_to_pixl_Pipeline_VITIS_LOOP_27_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_symbol_to_pixl_Pipeline_VITIS_LOOP_53_2_fu_76">symbol_to_pixl_Pipeline_VITIS_LOOP_53_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 211, 232, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 127, -</column>
<column name="Register">-, -, 73, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U21">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="grp_symbol_to_pixl_Pipeline_VITIS_LOOP_27_1_fu_54">symbol_to_pixl_Pipeline_VITIS_LOOP_27_1, 0, 0, 151, 70, 0</column>
<column name="grp_symbol_to_pixl_Pipeline_VITIS_LOOP_53_2_fu_76">symbol_to_pixl_Pipeline_VITIS_LOOP_53_2, 0, 0, 60, 142, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_fu_111_p2">+, 0, 0, 39, 32, 2</column>
<column name="grp_symbol_to_pixl_Pipeline_VITIS_LOOP_27_1_fu_54_data_out_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_symbol_to_pixl_Pipeline_VITIS_LOOP_53_2_fu_76_data_out_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="data_in_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="data_out_TDATA_int_regslice">14, 3, 64, 192</column>
<column name="data_out_TKEEP_int_regslice">14, 3, 8, 24</column>
<column name="data_out_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="data_out_TSTRB_int_regslice">14, 3, 8, 24</column>
<column name="data_out_TVALID_int_regslice">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="grp_symbol_to_pixl_Pipeline_VITIS_LOOP_27_1_fu_54_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_symbol_to_pixl_Pipeline_VITIS_LOOP_53_2_fu_76_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_reg_130">32, 0, 32, 0</column>
<column name="sub_reg_135">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, symbol_to_pixl, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, symbol_to_pixl, return value</column>
<column name="data_in_TDATA">in, 64, axis, data_in_V_data_V, pointer</column>
<column name="data_in_TVALID">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TREADY">out, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TLAST">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TKEEP">in, 8, axis, data_in_V_keep_V, pointer</column>
<column name="data_in_TSTRB">in, 8, axis, data_in_V_strb_V, pointer</column>
<column name="data_out_TDATA">out, 64, axis, data_out_V_data_V, pointer</column>
<column name="data_out_TVALID">out, 1, axis, data_out_V_last_V, pointer</column>
<column name="data_out_TREADY">in, 1, axis, data_out_V_last_V, pointer</column>
<column name="data_out_TLAST">out, 1, axis, data_out_V_last_V, pointer</column>
<column name="data_out_TKEEP">out, 8, axis, data_out_V_keep_V, pointer</column>
<column name="data_out_TSTRB">out, 8, axis, data_out_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
