#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu Nov 16 08:55:15 2023
# Process ID: 10260
# Log file: D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/planAhead_run_2/planAhead.log
# Journal file: D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1812 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/pa.fromNetlist.tcl
# create_project -name LV3_vhdl -dir "D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/planAhead_run_2" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/traffic_light_CNTRL.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "traffic_light_CNTRL.ucf" [current_fileset -constrset]
Adding file 'D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/traffic_light_CNTRL.ucf' to fileset 'constrs_1'
# add_files [list {traffic_light_CNTRL.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design traffic_light_CNTRL.ngc ...
WARNING:NetListWriters:298 - No output is written to traffic_light_CNTRL.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file traffic_light_CNTRL.edif ...
ngc2edif: Total memory usage is 78596 kilobytes

Parsing EDIF File [./planAhead_run_2/LV3_vhdl.data/cache/traffic_light_CNTRL_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/LV3_vhdl.data/cache/traffic_light_CNTRL_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/traffic_light_CNTRL.ucf]
Finished Parsing UCF File [D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl/traffic_light_CNTRL.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 9aee431f
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 553.641 ; gain = 138.430
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin M13 [get_ports {segment[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {segment[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {segment[2]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {segment[3]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {segment[4]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {segment[5]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {segment[6]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {segment[7]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {display[0]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {display[1]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {display[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {display[3]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/DRS/LV3_Milicevic_Istvanic/ISE/LV3_vhdl\planAhead_pid10260.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Nov 16 08:56:59 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
