{
  "module_name": "roce_hsi.h",
  "hash_id": "66764070779797659f71d95c9497c53e4fb91c57b0688fb466a91ba8bb38549f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/bnxt_re/roce_hsi.h",
  "human_readable_source": " \n\n#ifndef __BNXT_RE_HSI_H__\n#define __BNXT_RE_HSI_H__\n\n \n#include \"bnxt_hsi.h\"\n\n \nstruct tx_doorbell {\n\t__le32\tkey_idx;\n\t#define TX_DOORBELL_IDX_MASK 0xffffffUL\n\t#define TX_DOORBELL_IDX_SFT 0\n\t#define TX_DOORBELL_KEY_MASK 0xf0000000UL\n\t#define TX_DOORBELL_KEY_SFT 28\n\t#define TX_DOORBELL_KEY_TX    (0x0UL << 28)\n\t#define TX_DOORBELL_KEY_LAST TX_DOORBELL_KEY_TX\n};\n\n \nstruct rx_doorbell {\n\t__le32\tkey_idx;\n\t#define RX_DOORBELL_IDX_MASK 0xffffffUL\n\t#define RX_DOORBELL_IDX_SFT 0\n\t#define RX_DOORBELL_KEY_MASK 0xf0000000UL\n\t#define RX_DOORBELL_KEY_SFT 28\n\t#define RX_DOORBELL_KEY_RX    (0x1UL << 28)\n\t#define RX_DOORBELL_KEY_LAST RX_DOORBELL_KEY_RX\n};\n\n \nstruct cmpl_doorbell {\n\t__le32\tkey_mask_valid_idx;\n\t#define CMPL_DOORBELL_IDX_MASK      0xffffffUL\n\t#define CMPL_DOORBELL_IDX_SFT       0\n\t#define CMPL_DOORBELL_IDX_VALID     0x4000000UL\n\t#define CMPL_DOORBELL_MASK          0x8000000UL\n\t#define CMPL_DOORBELL_KEY_MASK      0xf0000000UL\n\t#define CMPL_DOORBELL_KEY_SFT       28\n\t#define CMPL_DOORBELL_KEY_CMPL        (0x2UL << 28)\n\t#define CMPL_DOORBELL_KEY_LAST       CMPL_DOORBELL_KEY_CMPL\n};\n\n \nstruct status_doorbell {\n\t__le32\tkey_idx;\n\t#define STATUS_DOORBELL_IDX_MASK 0xffffffUL\n\t#define STATUS_DOORBELL_IDX_SFT 0\n\t#define STATUS_DOORBELL_KEY_MASK 0xf0000000UL\n\t#define STATUS_DOORBELL_KEY_SFT 28\n\t#define STATUS_DOORBELL_KEY_STAT  (0x3UL << 28)\n\t#define STATUS_DOORBELL_KEY_LAST STATUS_DOORBELL_KEY_STAT\n};\n\n \nstruct cmdq_init {\n\t__le64\tcmdq_pbl;\n\t__le16\tcmdq_size_cmdq_lvl;\n\t#define CMDQ_INIT_CMDQ_LVL_MASK 0x3UL\n\t#define CMDQ_INIT_CMDQ_LVL_SFT  0\n\t#define CMDQ_INIT_CMDQ_SIZE_MASK 0xfffcUL\n\t#define CMDQ_INIT_CMDQ_SIZE_SFT 2\n\t__le16\tcreq_ring_id;\n\t__le32\tprod_idx;\n};\n\n \nstruct cmdq_base {\n\tu8\topcode;\n\t#define CMDQ_BASE_OPCODE_CREATE_QP              0x1UL\n\t#define CMDQ_BASE_OPCODE_DESTROY_QP             0x2UL\n\t#define CMDQ_BASE_OPCODE_MODIFY_QP              0x3UL\n\t#define CMDQ_BASE_OPCODE_QUERY_QP               0x4UL\n\t#define CMDQ_BASE_OPCODE_CREATE_SRQ             0x5UL\n\t#define CMDQ_BASE_OPCODE_DESTROY_SRQ            0x6UL\n\t#define CMDQ_BASE_OPCODE_QUERY_SRQ              0x8UL\n\t#define CMDQ_BASE_OPCODE_CREATE_CQ              0x9UL\n\t#define CMDQ_BASE_OPCODE_DESTROY_CQ             0xaUL\n\t#define CMDQ_BASE_OPCODE_RESIZE_CQ              0xcUL\n\t#define CMDQ_BASE_OPCODE_ALLOCATE_MRW           0xdUL\n\t#define CMDQ_BASE_OPCODE_DEALLOCATE_KEY         0xeUL\n\t#define CMDQ_BASE_OPCODE_REGISTER_MR            0xfUL\n\t#define CMDQ_BASE_OPCODE_DEREGISTER_MR          0x10UL\n\t#define CMDQ_BASE_OPCODE_ADD_GID                0x11UL\n\t#define CMDQ_BASE_OPCODE_DELETE_GID             0x12UL\n\t#define CMDQ_BASE_OPCODE_MODIFY_GID             0x17UL\n\t#define CMDQ_BASE_OPCODE_QUERY_GID              0x18UL\n\t#define CMDQ_BASE_OPCODE_CREATE_QP1             0x13UL\n\t#define CMDQ_BASE_OPCODE_DESTROY_QP1            0x14UL\n\t#define CMDQ_BASE_OPCODE_CREATE_AH              0x15UL\n\t#define CMDQ_BASE_OPCODE_DESTROY_AH             0x16UL\n\t#define CMDQ_BASE_OPCODE_INITIALIZE_FW          0x80UL\n\t#define CMDQ_BASE_OPCODE_DEINITIALIZE_FW        0x81UL\n\t#define CMDQ_BASE_OPCODE_STOP_FUNC              0x82UL\n\t#define CMDQ_BASE_OPCODE_QUERY_FUNC             0x83UL\n\t#define CMDQ_BASE_OPCODE_SET_FUNC_RESOURCES     0x84UL\n\t#define CMDQ_BASE_OPCODE_READ_CONTEXT           0x85UL\n\t#define CMDQ_BASE_OPCODE_VF_BACKCHANNEL_REQUEST 0x86UL\n\t#define CMDQ_BASE_OPCODE_READ_VF_MEMORY         0x87UL\n\t#define CMDQ_BASE_OPCODE_COMPLETE_VF_REQUEST    0x88UL\n\t#define CMDQ_BASE_OPCODE_EXTEND_CONTEXT_ARRRAY  0x89UL\n\t#define CMDQ_BASE_OPCODE_MAP_TC_TO_COS          0x8aUL\n\t#define CMDQ_BASE_OPCODE_QUERY_VERSION          0x8bUL\n\t#define CMDQ_BASE_OPCODE_MODIFY_ROCE_CC         0x8cUL\n\t#define CMDQ_BASE_OPCODE_QUERY_ROCE_CC          0x8dUL\n\t#define CMDQ_BASE_OPCODE_QUERY_ROCE_STATS       0x8eUL\n\t#define CMDQ_BASE_OPCODE_SET_LINK_AGGR_MODE     0x8fUL\n\t#define CMDQ_BASE_OPCODE_MODIFY_CQ              0x90UL\n\t#define CMDQ_BASE_OPCODE_QUERY_QP_EXTEND        0x91UL\n\t#define CMDQ_BASE_OPCODE_QUERY_ROCE_STATS_EXT   0x92UL\n\t#define CMDQ_BASE_OPCODE_LAST                  CMDQ_BASE_OPCODE_QUERY_ROCE_STATS_EXT\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n};\n\n \nstruct creq_base {\n\tu8\ttype;\n\t#define CREQ_BASE_TYPE_MASK      0x3fUL\n\t#define CREQ_BASE_TYPE_SFT       0\n\t#define CREQ_BASE_TYPE_QP_EVENT    0x38UL\n\t#define CREQ_BASE_TYPE_FUNC_EVENT  0x3aUL\n\t#define CREQ_BASE_TYPE_LAST       CREQ_BASE_TYPE_FUNC_EVENT\n\tu8\treserved56[7];\n\tu8\tv;\n\t#define CREQ_BASE_V     0x1UL\n\tu8\tevent;\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_query_version {\n\tu8\topcode;\n\t#define CMDQ_QUERY_VERSION_OPCODE_QUERY_VERSION 0x8bUL\n\t#define CMDQ_QUERY_VERSION_OPCODE_LAST         CMDQ_QUERY_VERSION_OPCODE_QUERY_VERSION\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n};\n\n \nstruct creq_query_version_resp {\n\tu8\ttype;\n\t#define CREQ_QUERY_VERSION_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_QUERY_VERSION_RESP_TYPE_SFT     0\n\t#define CREQ_QUERY_VERSION_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QUERY_VERSION_RESP_TYPE_LAST     CREQ_QUERY_VERSION_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\tu8\tfw_maj;\n\tu8\tfw_minor;\n\tu8\tfw_bld;\n\tu8\tfw_rsvd;\n\tu8\tv;\n\t#define CREQ_QUERY_VERSION_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QUERY_VERSION_RESP_EVENT_QUERY_VERSION 0x8bUL\n\t#define CREQ_QUERY_VERSION_RESP_EVENT_LAST         \\\n\t\tCREQ_QUERY_VERSION_RESP_EVENT_QUERY_VERSION\n\t__le16\treserved16;\n\tu8\tintf_maj;\n\tu8\tintf_minor;\n\tu8\tintf_bld;\n\tu8\tintf_rsvd;\n};\n\n \nstruct cmdq_initialize_fw {\n\tu8\topcode;\n\t#define CMDQ_INITIALIZE_FW_OPCODE_INITIALIZE_FW 0x80UL\n\t#define CMDQ_INITIALIZE_FW_OPCODE_LAST         CMDQ_INITIALIZE_FW_OPCODE_INITIALIZE_FW\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t#define CMDQ_INITIALIZE_FW_FLAGS_MRAV_RESERVATION_SPLIT          0x1UL\n\t#define CMDQ_INITIALIZE_FW_FLAGS_HW_REQUESTER_RETX_SUPPORTED     0x2UL\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\tu8\tqpc_pg_size_qpc_lvl;\n\t#define CMDQ_INITIALIZE_FW_QPC_LVL_MASK      0xfUL\n\t#define CMDQ_INITIALIZE_FW_QPC_LVL_SFT       0\n\t#define CMDQ_INITIALIZE_FW_QPC_LVL_LVL_0       0x0UL\n\t#define CMDQ_INITIALIZE_FW_QPC_LVL_LVL_1       0x1UL\n\t#define CMDQ_INITIALIZE_FW_QPC_LVL_LVL_2       0x2UL\n\t#define CMDQ_INITIALIZE_FW_QPC_LVL_LAST       CMDQ_INITIALIZE_FW_QPC_LVL_LVL_2\n\t#define CMDQ_INITIALIZE_FW_QPC_PG_SIZE_MASK  0xf0UL\n\t#define CMDQ_INITIALIZE_FW_QPC_PG_SIZE_SFT   4\n\t#define CMDQ_INITIALIZE_FW_QPC_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define CMDQ_INITIALIZE_FW_QPC_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define CMDQ_INITIALIZE_FW_QPC_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define CMDQ_INITIALIZE_FW_QPC_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define CMDQ_INITIALIZE_FW_QPC_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define CMDQ_INITIALIZE_FW_QPC_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define CMDQ_INITIALIZE_FW_QPC_PG_SIZE_LAST   CMDQ_INITIALIZE_FW_QPC_PG_SIZE_PG_1G\n\tu8\tmrw_pg_size_mrw_lvl;\n\t#define CMDQ_INITIALIZE_FW_MRW_LVL_MASK      0xfUL\n\t#define CMDQ_INITIALIZE_FW_MRW_LVL_SFT       0\n\t#define CMDQ_INITIALIZE_FW_MRW_LVL_LVL_0       0x0UL\n\t#define CMDQ_INITIALIZE_FW_MRW_LVL_LVL_1       0x1UL\n\t#define CMDQ_INITIALIZE_FW_MRW_LVL_LVL_2       0x2UL\n\t#define CMDQ_INITIALIZE_FW_MRW_LVL_LAST       CMDQ_INITIALIZE_FW_MRW_LVL_LVL_2\n\t#define CMDQ_INITIALIZE_FW_MRW_PG_SIZE_MASK  0xf0UL\n\t#define CMDQ_INITIALIZE_FW_MRW_PG_SIZE_SFT   4\n\t#define CMDQ_INITIALIZE_FW_MRW_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define CMDQ_INITIALIZE_FW_MRW_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define CMDQ_INITIALIZE_FW_MRW_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define CMDQ_INITIALIZE_FW_MRW_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define CMDQ_INITIALIZE_FW_MRW_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define CMDQ_INITIALIZE_FW_MRW_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define CMDQ_INITIALIZE_FW_MRW_PG_SIZE_LAST   CMDQ_INITIALIZE_FW_MRW_PG_SIZE_PG_1G\n\tu8\tsrq_pg_size_srq_lvl;\n\t#define CMDQ_INITIALIZE_FW_SRQ_LVL_MASK      0xfUL\n\t#define CMDQ_INITIALIZE_FW_SRQ_LVL_SFT       0\n\t#define CMDQ_INITIALIZE_FW_SRQ_LVL_LVL_0       0x0UL\n\t#define CMDQ_INITIALIZE_FW_SRQ_LVL_LVL_1       0x1UL\n\t#define CMDQ_INITIALIZE_FW_SRQ_LVL_LVL_2       0x2UL\n\t#define CMDQ_INITIALIZE_FW_SRQ_LVL_LAST       CMDQ_INITIALIZE_FW_SRQ_LVL_LVL_2\n\t#define CMDQ_INITIALIZE_FW_SRQ_PG_SIZE_MASK  0xf0UL\n\t#define CMDQ_INITIALIZE_FW_SRQ_PG_SIZE_SFT   4\n\t#define CMDQ_INITIALIZE_FW_SRQ_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define CMDQ_INITIALIZE_FW_SRQ_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define CMDQ_INITIALIZE_FW_SRQ_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define CMDQ_INITIALIZE_FW_SRQ_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define CMDQ_INITIALIZE_FW_SRQ_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define CMDQ_INITIALIZE_FW_SRQ_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define CMDQ_INITIALIZE_FW_SRQ_PG_SIZE_LAST   CMDQ_INITIALIZE_FW_SRQ_PG_SIZE_PG_1G\n\tu8\tcq_pg_size_cq_lvl;\n\t#define CMDQ_INITIALIZE_FW_CQ_LVL_MASK      0xfUL\n\t#define CMDQ_INITIALIZE_FW_CQ_LVL_SFT       0\n\t#define CMDQ_INITIALIZE_FW_CQ_LVL_LVL_0       0x0UL\n\t#define CMDQ_INITIALIZE_FW_CQ_LVL_LVL_1       0x1UL\n\t#define CMDQ_INITIALIZE_FW_CQ_LVL_LVL_2       0x2UL\n\t#define CMDQ_INITIALIZE_FW_CQ_LVL_LAST       CMDQ_INITIALIZE_FW_CQ_LVL_LVL_2\n\t#define CMDQ_INITIALIZE_FW_CQ_PG_SIZE_MASK  0xf0UL\n\t#define CMDQ_INITIALIZE_FW_CQ_PG_SIZE_SFT   4\n\t#define CMDQ_INITIALIZE_FW_CQ_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define CMDQ_INITIALIZE_FW_CQ_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define CMDQ_INITIALIZE_FW_CQ_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define CMDQ_INITIALIZE_FW_CQ_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define CMDQ_INITIALIZE_FW_CQ_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define CMDQ_INITIALIZE_FW_CQ_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define CMDQ_INITIALIZE_FW_CQ_PG_SIZE_LAST   CMDQ_INITIALIZE_FW_CQ_PG_SIZE_PG_1G\n\tu8\ttqm_pg_size_tqm_lvl;\n\t#define CMDQ_INITIALIZE_FW_TQM_LVL_MASK      0xfUL\n\t#define CMDQ_INITIALIZE_FW_TQM_LVL_SFT       0\n\t#define CMDQ_INITIALIZE_FW_TQM_LVL_LVL_0       0x0UL\n\t#define CMDQ_INITIALIZE_FW_TQM_LVL_LVL_1       0x1UL\n\t#define CMDQ_INITIALIZE_FW_TQM_LVL_LVL_2       0x2UL\n\t#define CMDQ_INITIALIZE_FW_TQM_LVL_LAST       CMDQ_INITIALIZE_FW_TQM_LVL_LVL_2\n\t#define CMDQ_INITIALIZE_FW_TQM_PG_SIZE_MASK  0xf0UL\n\t#define CMDQ_INITIALIZE_FW_TQM_PG_SIZE_SFT   4\n\t#define CMDQ_INITIALIZE_FW_TQM_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TQM_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TQM_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TQM_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TQM_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TQM_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TQM_PG_SIZE_LAST   CMDQ_INITIALIZE_FW_TQM_PG_SIZE_PG_1G\n\tu8\ttim_pg_size_tim_lvl;\n\t#define CMDQ_INITIALIZE_FW_TIM_LVL_MASK      0xfUL\n\t#define CMDQ_INITIALIZE_FW_TIM_LVL_SFT       0\n\t#define CMDQ_INITIALIZE_FW_TIM_LVL_LVL_0       0x0UL\n\t#define CMDQ_INITIALIZE_FW_TIM_LVL_LVL_1       0x1UL\n\t#define CMDQ_INITIALIZE_FW_TIM_LVL_LVL_2       0x2UL\n\t#define CMDQ_INITIALIZE_FW_TIM_LVL_LAST       CMDQ_INITIALIZE_FW_TIM_LVL_LVL_2\n\t#define CMDQ_INITIALIZE_FW_TIM_PG_SIZE_MASK  0xf0UL\n\t#define CMDQ_INITIALIZE_FW_TIM_PG_SIZE_SFT   4\n\t#define CMDQ_INITIALIZE_FW_TIM_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TIM_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TIM_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TIM_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TIM_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TIM_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define CMDQ_INITIALIZE_FW_TIM_PG_SIZE_LAST   CMDQ_INITIALIZE_FW_TIM_PG_SIZE_PG_1G\n\t__le16\tlog2_dbr_pg_size;\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_MASK   0xfUL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_SFT    0\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_4K    0x0UL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_8K    0x1UL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_16K   0x2UL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_32K   0x3UL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_64K   0x4UL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_128K  0x5UL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_256K  0x6UL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_512K  0x7UL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_1M    0x8UL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_2M    0x9UL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_4M    0xaUL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_8M    0xbUL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_16M   0xcUL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_32M   0xdUL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_64M   0xeUL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_128M  0xfUL\n\t#define CMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_LAST    \\\n\t\tCMDQ_INITIALIZE_FW_LOG2_DBR_PG_SIZE_PG_128M\n\t#define CMDQ_INITIALIZE_FW_RSVD_MASK               0xfff0UL\n\t#define CMDQ_INITIALIZE_FW_RSVD_SFT                4\n\t__le64\tqpc_page_dir;\n\t__le64\tmrw_page_dir;\n\t__le64\tsrq_page_dir;\n\t__le64\tcq_page_dir;\n\t__le64\ttqm_page_dir;\n\t__le64\ttim_page_dir;\n\t__le32\tnumber_of_qp;\n\t__le32\tnumber_of_mrw;\n\t__le32\tnumber_of_srq;\n\t__le32\tnumber_of_cq;\n\t__le32\tmax_qp_per_vf;\n\t__le32\tmax_mrw_per_vf;\n\t__le32\tmax_srq_per_vf;\n\t__le32\tmax_cq_per_vf;\n\t__le32\tmax_gid_per_vf;\n\t__le32\tstat_ctx_id;\n};\n\n \nstruct creq_initialize_fw_resp {\n\tu8\ttype;\n\t#define CREQ_INITIALIZE_FW_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_INITIALIZE_FW_RESP_TYPE_SFT     0\n\t#define CREQ_INITIALIZE_FW_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_INITIALIZE_FW_RESP_TYPE_LAST     CREQ_INITIALIZE_FW_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\treserved32;\n\tu8\tv;\n\t#define CREQ_INITIALIZE_FW_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_INITIALIZE_FW_RESP_EVENT_INITIALIZE_FW 0x80UL\n\t#define CREQ_INITIALIZE_FW_RESP_EVENT_LAST         \\\n\t\tCREQ_INITIALIZE_FW_RESP_EVENT_INITIALIZE_FW\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_deinitialize_fw {\n\tu8\topcode;\n\t#define CMDQ_DEINITIALIZE_FW_OPCODE_DEINITIALIZE_FW 0x81UL\n\t#define CMDQ_DEINITIALIZE_FW_OPCODE_LAST           \\\n\t\tCMDQ_DEINITIALIZE_FW_OPCODE_DEINITIALIZE_FW\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n};\n\n \nstruct creq_deinitialize_fw_resp {\n\tu8\ttype;\n\t#define CREQ_DEINITIALIZE_FW_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_DEINITIALIZE_FW_RESP_TYPE_SFT     0\n\t#define CREQ_DEINITIALIZE_FW_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_DEINITIALIZE_FW_RESP_TYPE_LAST     CREQ_DEINITIALIZE_FW_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\treserved32;\n\tu8\tv;\n\t#define CREQ_DEINITIALIZE_FW_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_DEINITIALIZE_FW_RESP_EVENT_DEINITIALIZE_FW 0x81UL\n\t#define CREQ_DEINITIALIZE_FW_RESP_EVENT_LAST           \\\n\t\tCREQ_DEINITIALIZE_FW_RESP_EVENT_DEINITIALIZE_FW\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_create_qp {\n\tu8\topcode;\n\t#define CMDQ_CREATE_QP_OPCODE_CREATE_QP 0x1UL\n\t#define CMDQ_CREATE_QP_OPCODE_LAST     CMDQ_CREATE_QP_OPCODE_CREATE_QP\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le64\tqp_handle;\n\t__le32\tqp_flags;\n\t#define CMDQ_CREATE_QP_QP_FLAGS_SRQ_USED                   0x1UL\n\t#define CMDQ_CREATE_QP_QP_FLAGS_FORCE_COMPLETION           0x2UL\n\t#define CMDQ_CREATE_QP_QP_FLAGS_RESERVED_LKEY_ENABLE       0x4UL\n\t#define CMDQ_CREATE_QP_QP_FLAGS_FR_PMR_ENABLED             0x8UL\n\t#define CMDQ_CREATE_QP_QP_FLAGS_VARIABLE_SIZED_WQE_ENABLED 0x10UL\n\t#define CMDQ_CREATE_QP_QP_FLAGS_OPTIMIZED_TRANSMIT_ENABLED 0x20UL\n\t#define CMDQ_CREATE_QP_QP_FLAGS_RESPONDER_UD_CQE_WITH_CFA  0x40UL\n\t#define CMDQ_CREATE_QP_QP_FLAGS_EXT_STATS_ENABLED          0x80UL\n\t#define CMDQ_CREATE_QP_QP_FLAGS_LAST                      \\\n\t\tCMDQ_CREATE_QP_QP_FLAGS_EXT_STATS_ENABLED\n\tu8\ttype;\n\t#define CMDQ_CREATE_QP_TYPE_RC            0x2UL\n\t#define CMDQ_CREATE_QP_TYPE_UD            0x4UL\n\t#define CMDQ_CREATE_QP_TYPE_RAW_ETHERTYPE 0x6UL\n\t#define CMDQ_CREATE_QP_TYPE_GSI           0x7UL\n\t#define CMDQ_CREATE_QP_TYPE_LAST         CMDQ_CREATE_QP_TYPE_GSI\n\tu8\tsq_pg_size_sq_lvl;\n\t#define CMDQ_CREATE_QP_SQ_LVL_MASK      0xfUL\n\t#define CMDQ_CREATE_QP_SQ_LVL_SFT       0\n\t#define CMDQ_CREATE_QP_SQ_LVL_LVL_0       0x0UL\n\t#define CMDQ_CREATE_QP_SQ_LVL_LVL_1       0x1UL\n\t#define CMDQ_CREATE_QP_SQ_LVL_LVL_2       0x2UL\n\t#define CMDQ_CREATE_QP_SQ_LVL_LAST       CMDQ_CREATE_QP_SQ_LVL_LVL_2\n\t#define CMDQ_CREATE_QP_SQ_PG_SIZE_MASK  0xf0UL\n\t#define CMDQ_CREATE_QP_SQ_PG_SIZE_SFT   4\n\t#define CMDQ_CREATE_QP_SQ_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define CMDQ_CREATE_QP_SQ_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define CMDQ_CREATE_QP_SQ_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define CMDQ_CREATE_QP_SQ_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define CMDQ_CREATE_QP_SQ_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define CMDQ_CREATE_QP_SQ_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define CMDQ_CREATE_QP_SQ_PG_SIZE_LAST   CMDQ_CREATE_QP_SQ_PG_SIZE_PG_1G\n\tu8\trq_pg_size_rq_lvl;\n\t#define CMDQ_CREATE_QP_RQ_LVL_MASK      0xfUL\n\t#define CMDQ_CREATE_QP_RQ_LVL_SFT       0\n\t#define CMDQ_CREATE_QP_RQ_LVL_LVL_0       0x0UL\n\t#define CMDQ_CREATE_QP_RQ_LVL_LVL_1       0x1UL\n\t#define CMDQ_CREATE_QP_RQ_LVL_LVL_2       0x2UL\n\t#define CMDQ_CREATE_QP_RQ_LVL_LAST       CMDQ_CREATE_QP_RQ_LVL_LVL_2\n\t#define CMDQ_CREATE_QP_RQ_PG_SIZE_MASK  0xf0UL\n\t#define CMDQ_CREATE_QP_RQ_PG_SIZE_SFT   4\n\t#define CMDQ_CREATE_QP_RQ_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define CMDQ_CREATE_QP_RQ_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define CMDQ_CREATE_QP_RQ_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define CMDQ_CREATE_QP_RQ_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define CMDQ_CREATE_QP_RQ_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define CMDQ_CREATE_QP_RQ_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define CMDQ_CREATE_QP_RQ_PG_SIZE_LAST   CMDQ_CREATE_QP_RQ_PG_SIZE_PG_1G\n\tu8\tunused_0;\n\t__le32\tdpi;\n\t__le32\tsq_size;\n\t__le32\trq_size;\n\t__le16\tsq_fwo_sq_sge;\n\t#define CMDQ_CREATE_QP_SQ_SGE_MASK 0xfUL\n\t#define CMDQ_CREATE_QP_SQ_SGE_SFT 0\n\t#define CMDQ_CREATE_QP_SQ_FWO_MASK 0xfff0UL\n\t#define CMDQ_CREATE_QP_SQ_FWO_SFT 4\n\t__le16\trq_fwo_rq_sge;\n\t#define CMDQ_CREATE_QP_RQ_SGE_MASK 0xfUL\n\t#define CMDQ_CREATE_QP_RQ_SGE_SFT 0\n\t#define CMDQ_CREATE_QP_RQ_FWO_MASK 0xfff0UL\n\t#define CMDQ_CREATE_QP_RQ_FWO_SFT 4\n\t__le32\tscq_cid;\n\t__le32\trcq_cid;\n\t__le32\tsrq_cid;\n\t__le32\tpd_id;\n\t__le64\tsq_pbl;\n\t__le64\trq_pbl;\n\t__le64\tirrq_addr;\n\t__le64\torrq_addr;\n};\n\n \nstruct creq_create_qp_resp {\n\tu8\ttype;\n\t#define CREQ_CREATE_QP_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_CREATE_QP_RESP_TYPE_SFT     0\n\t#define CREQ_CREATE_QP_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_CREATE_QP_RESP_TYPE_LAST     CREQ_CREATE_QP_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_CREATE_QP_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_CREATE_QP_RESP_EVENT_CREATE_QP 0x1UL\n\t#define CREQ_CREATE_QP_RESP_EVENT_LAST     CREQ_CREATE_QP_RESP_EVENT_CREATE_QP\n\tu8\toptimized_transmit_enabled;\n\tu8\treserved48[5];\n};\n\n \nstruct cmdq_destroy_qp {\n\tu8\topcode;\n\t#define CMDQ_DESTROY_QP_OPCODE_DESTROY_QP 0x2UL\n\t#define CMDQ_DESTROY_QP_OPCODE_LAST      CMDQ_DESTROY_QP_OPCODE_DESTROY_QP\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tqp_cid;\n\t__le32\tunused_0;\n};\n\n \nstruct creq_destroy_qp_resp {\n\tu8\ttype;\n\t#define CREQ_DESTROY_QP_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_DESTROY_QP_RESP_TYPE_SFT     0\n\t#define CREQ_DESTROY_QP_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_DESTROY_QP_RESP_TYPE_LAST     CREQ_DESTROY_QP_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_DESTROY_QP_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_DESTROY_QP_RESP_EVENT_DESTROY_QP 0x2UL\n\t#define CREQ_DESTROY_QP_RESP_EVENT_LAST      CREQ_DESTROY_QP_RESP_EVENT_DESTROY_QP\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_modify_qp {\n\tu8\topcode;\n\t#define CMDQ_MODIFY_QP_OPCODE_MODIFY_QP 0x3UL\n\t#define CMDQ_MODIFY_QP_OPCODE_LAST     CMDQ_MODIFY_QP_OPCODE_MODIFY_QP\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tmodify_mask;\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_STATE                   0x1UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_EN_SQD_ASYNC_NOTIFY     0x2UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_ACCESS                  0x4UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_PKEY                    0x8UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_QKEY                    0x10UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_DGID                    0x20UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_FLOW_LABEL              0x40UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_SGID_INDEX              0x80UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_HOP_LIMIT               0x100UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_TRAFFIC_CLASS           0x200UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_DEST_MAC                0x400UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_PINGPONG_PUSH_MODE      0x800UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_PATH_MTU                0x1000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_TIMEOUT                 0x2000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_RETRY_CNT               0x4000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_RNR_RETRY               0x8000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_RQ_PSN                  0x10000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_MAX_RD_ATOMIC           0x20000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_MIN_RNR_TIMER           0x40000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_SQ_PSN                  0x80000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_MAX_DEST_RD_ATOMIC      0x100000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_SQ_SIZE                 0x200000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_RQ_SIZE                 0x400000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_SQ_SGE                  0x800000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_RQ_SGE                  0x1000000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_MAX_INLINE_DATA         0x2000000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_DEST_QP_ID              0x4000000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_SRC_MAC                 0x8000000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_VLAN_ID                 0x10000000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_ENABLE_CC               0x20000000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_TOS_ECN                 0x40000000UL\n\t#define CMDQ_MODIFY_QP_MODIFY_MASK_TOS_DSCP                0x80000000UL\n\t__le32\tqp_cid;\n\tu8\tnetwork_type_en_sqd_async_notify_new_state;\n\t#define CMDQ_MODIFY_QP_NEW_STATE_MASK          0xfUL\n\t#define CMDQ_MODIFY_QP_NEW_STATE_SFT           0\n\t#define CMDQ_MODIFY_QP_NEW_STATE_RESET           0x0UL\n\t#define CMDQ_MODIFY_QP_NEW_STATE_INIT            0x1UL\n\t#define CMDQ_MODIFY_QP_NEW_STATE_RTR             0x2UL\n\t#define CMDQ_MODIFY_QP_NEW_STATE_RTS             0x3UL\n\t#define CMDQ_MODIFY_QP_NEW_STATE_SQD             0x4UL\n\t#define CMDQ_MODIFY_QP_NEW_STATE_SQE             0x5UL\n\t#define CMDQ_MODIFY_QP_NEW_STATE_ERR             0x6UL\n\t#define CMDQ_MODIFY_QP_NEW_STATE_LAST           CMDQ_MODIFY_QP_NEW_STATE_ERR\n\t#define CMDQ_MODIFY_QP_EN_SQD_ASYNC_NOTIFY     0x10UL\n\t#define CMDQ_MODIFY_QP_UNUSED1                 0x20UL\n\t#define CMDQ_MODIFY_QP_NETWORK_TYPE_MASK       0xc0UL\n\t#define CMDQ_MODIFY_QP_NETWORK_TYPE_SFT        6\n\t#define CMDQ_MODIFY_QP_NETWORK_TYPE_ROCEV1       (0x0UL << 6)\n\t#define CMDQ_MODIFY_QP_NETWORK_TYPE_ROCEV2_IPV4  (0x2UL << 6)\n\t#define CMDQ_MODIFY_QP_NETWORK_TYPE_ROCEV2_IPV6  (0x3UL << 6)\n\t#define CMDQ_MODIFY_QP_NETWORK_TYPE_LAST        CMDQ_MODIFY_QP_NETWORK_TYPE_ROCEV2_IPV6\n\tu8\taccess;\n\t#define CMDQ_MODIFY_QP_ACCESS_REMOTE_ATOMIC_REMOTE_READ_REMOTE_WRITE_LOCAL_WRITE_MASK \\\n\t\t0xffUL\n\t#define CMDQ_MODIFY_QP_ACCESS_REMOTE_ATOMIC_REMOTE_READ_REMOTE_WRITE_LOCAL_WRITE_SFT\t\\\n\t\t0\n\t#define CMDQ_MODIFY_QP_ACCESS_LOCAL_WRITE\t0x1UL\n\t#define CMDQ_MODIFY_QP_ACCESS_REMOTE_WRITE\t0x2UL\n\t#define CMDQ_MODIFY_QP_ACCESS_REMOTE_READ\t0x4UL\n\t#define CMDQ_MODIFY_QP_ACCESS_REMOTE_ATOMIC\t0x8UL\n\t__le16\tpkey;\n\t__le32\tqkey;\n\t__le32\tdgid[4];\n\t__le32\tflow_label;\n\t__le16\tsgid_index;\n\tu8\thop_limit;\n\tu8\ttraffic_class;\n\t__le16\tdest_mac[3];\n\tu8\ttos_dscp_tos_ecn;\n\t#define CMDQ_MODIFY_QP_TOS_ECN_MASK 0x3UL\n\t#define CMDQ_MODIFY_QP_TOS_ECN_SFT  0\n\t#define CMDQ_MODIFY_QP_TOS_DSCP_MASK 0xfcUL\n\t#define CMDQ_MODIFY_QP_TOS_DSCP_SFT 2\n\tu8\tpath_mtu_pingpong_push_enable;\n\t#define CMDQ_MODIFY_QP_PINGPONG_PUSH_ENABLE     0x1UL\n\t#define CMDQ_MODIFY_QP_UNUSED3_MASK             0xeUL\n\t#define CMDQ_MODIFY_QP_UNUSED3_SFT              1\n\t#define CMDQ_MODIFY_QP_PATH_MTU_MASK            0xf0UL\n\t#define CMDQ_MODIFY_QP_PATH_MTU_SFT             4\n\t#define CMDQ_MODIFY_QP_PATH_MTU_MTU_256           (0x0UL << 4)\n\t#define CMDQ_MODIFY_QP_PATH_MTU_MTU_512           (0x1UL << 4)\n\t#define CMDQ_MODIFY_QP_PATH_MTU_MTU_1024          (0x2UL << 4)\n\t#define CMDQ_MODIFY_QP_PATH_MTU_MTU_2048          (0x3UL << 4)\n\t#define CMDQ_MODIFY_QP_PATH_MTU_MTU_4096          (0x4UL << 4)\n\t#define CMDQ_MODIFY_QP_PATH_MTU_MTU_8192          (0x5UL << 4)\n\t#define CMDQ_MODIFY_QP_PATH_MTU_LAST             CMDQ_MODIFY_QP_PATH_MTU_MTU_8192\n\tu8\ttimeout;\n\tu8\tretry_cnt;\n\tu8\trnr_retry;\n\tu8\tmin_rnr_timer;\n\t__le32\trq_psn;\n\t__le32\tsq_psn;\n\tu8\tmax_rd_atomic;\n\tu8\tmax_dest_rd_atomic;\n\t__le16\tenable_cc;\n\t#define CMDQ_MODIFY_QP_ENABLE_CC     0x1UL\n\t#define CMDQ_MODIFY_QP_UNUSED15_MASK 0xfffeUL\n\t#define CMDQ_MODIFY_QP_UNUSED15_SFT  1\n\t__le32\tsq_size;\n\t__le32\trq_size;\n\t__le16\tsq_sge;\n\t__le16\trq_sge;\n\t__le32\tmax_inline_data;\n\t__le32\tdest_qp_id;\n\t__le32\tpingpong_push_dpi;\n\t__le16\tsrc_mac[3];\n\t__le16\tvlan_pcp_vlan_dei_vlan_id;\n\t#define CMDQ_MODIFY_QP_VLAN_ID_MASK 0xfffUL\n\t#define CMDQ_MODIFY_QP_VLAN_ID_SFT  0\n\t#define CMDQ_MODIFY_QP_VLAN_DEI     0x1000UL\n\t#define CMDQ_MODIFY_QP_VLAN_PCP_MASK 0xe000UL\n\t#define CMDQ_MODIFY_QP_VLAN_PCP_SFT 13\n\t__le64\tirrq_addr;\n\t__le64\torrq_addr;\n};\n\n \nstruct creq_modify_qp_resp {\n\tu8\ttype;\n\t#define CREQ_MODIFY_QP_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_MODIFY_QP_RESP_TYPE_SFT     0\n\t#define CREQ_MODIFY_QP_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_MODIFY_QP_RESP_TYPE_LAST     CREQ_MODIFY_QP_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_MODIFY_QP_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_MODIFY_QP_RESP_EVENT_MODIFY_QP 0x3UL\n\t#define CREQ_MODIFY_QP_RESP_EVENT_LAST     CREQ_MODIFY_QP_RESP_EVENT_MODIFY_QP\n\tu8\tpingpong_push_state_index_enabled;\n\t#define CREQ_MODIFY_QP_RESP_PINGPONG_PUSH_ENABLED     0x1UL\n\t#define CREQ_MODIFY_QP_RESP_PINGPONG_PUSH_INDEX_MASK  0xeUL\n\t#define CREQ_MODIFY_QP_RESP_PINGPONG_PUSH_INDEX_SFT   1\n\t#define CREQ_MODIFY_QP_RESP_PINGPONG_PUSH_STATE       0x10UL\n\tu8\treserved8;\n\t__le32\tlag_src_mac;\n};\n\n \nstruct cmdq_query_qp {\n\tu8\topcode;\n\t#define CMDQ_QUERY_QP_OPCODE_QUERY_QP 0x4UL\n\t#define CMDQ_QUERY_QP_OPCODE_LAST    CMDQ_QUERY_QP_OPCODE_QUERY_QP\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tqp_cid;\n\t__le32\tunused_0;\n};\n\n \nstruct creq_query_qp_resp {\n\tu8\ttype;\n\t#define CREQ_QUERY_QP_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_QUERY_QP_RESP_TYPE_SFT     0\n\t#define CREQ_QUERY_QP_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QUERY_QP_RESP_TYPE_LAST     CREQ_QUERY_QP_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\tsize;\n\tu8\tv;\n\t#define CREQ_QUERY_QP_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QUERY_QP_RESP_EVENT_QUERY_QP 0x4UL\n\t#define CREQ_QUERY_QP_RESP_EVENT_LAST    CREQ_QUERY_QP_RESP_EVENT_QUERY_QP\n\tu8\treserved48[6];\n};\n\n \nstruct creq_query_qp_resp_sb {\n\tu8\topcode;\n\t#define CREQ_QUERY_QP_RESP_SB_OPCODE_QUERY_QP 0x4UL\n\t#define CREQ_QUERY_QP_RESP_SB_OPCODE_LAST    CREQ_QUERY_QP_RESP_SB_OPCODE_QUERY_QP\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le16\tflags;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le32\txid;\n\tu8\ten_sqd_async_notify_state;\n\t#define CREQ_QUERY_QP_RESP_SB_STATE_MASK              0xfUL\n\t#define CREQ_QUERY_QP_RESP_SB_STATE_SFT               0\n\t#define CREQ_QUERY_QP_RESP_SB_STATE_RESET               0x0UL\n\t#define CREQ_QUERY_QP_RESP_SB_STATE_INIT                0x1UL\n\t#define CREQ_QUERY_QP_RESP_SB_STATE_RTR                 0x2UL\n\t#define CREQ_QUERY_QP_RESP_SB_STATE_RTS                 0x3UL\n\t#define CREQ_QUERY_QP_RESP_SB_STATE_SQD                 0x4UL\n\t#define CREQ_QUERY_QP_RESP_SB_STATE_SQE                 0x5UL\n\t#define CREQ_QUERY_QP_RESP_SB_STATE_ERR                 0x6UL\n\t#define CREQ_QUERY_QP_RESP_SB_STATE_LAST               CREQ_QUERY_QP_RESP_SB_STATE_ERR\n\t#define CREQ_QUERY_QP_RESP_SB_EN_SQD_ASYNC_NOTIFY     0x10UL\n\t#define CREQ_QUERY_QP_RESP_SB_UNUSED3_MASK            0xe0UL\n\t#define CREQ_QUERY_QP_RESP_SB_UNUSED3_SFT             5\n\tu8\taccess;\n\t#define \\\n\tCREQ_QUERY_QP_RESP_SB_ACCESS_REMOTE_ATOMIC_REMOTE_READ_REMOTE_WRITE_LOCAL_WRITE_MASK\\\n\t\t0xffUL\n\t#define CREQ_QUERY_QP_RESP_SB_ACCESS_REMOTE_ATOMIC_REMOTE_READ_REMOTE_WRITE_LOCAL_WRITE_SFT\\\n\t\t0\n\t#define CREQ_QUERY_QP_RESP_SB_ACCESS_LOCAL_WRITE 0x1UL\n\t#define CREQ_QUERY_QP_RESP_SB_ACCESS_REMOTE_WRITE 0x2UL\n\t#define CREQ_QUERY_QP_RESP_SB_ACCESS_REMOTE_READ 0x4UL\n\t#define CREQ_QUERY_QP_RESP_SB_ACCESS_REMOTE_ATOMIC 0x8UL\n\t__le16\tpkey;\n\t__le32\tqkey;\n\t__le32\treserved32;\n\t__le32\tdgid[4];\n\t__le32\tflow_label;\n\t__le16\tsgid_index;\n\tu8\thop_limit;\n\tu8\ttraffic_class;\n\t__le16\tdest_mac[3];\n\t__le16\tpath_mtu_dest_vlan_id;\n\t#define CREQ_QUERY_QP_RESP_SB_DEST_VLAN_ID_MASK 0xfffUL\n\t#define CREQ_QUERY_QP_RESP_SB_DEST_VLAN_ID_SFT 0\n\t#define CREQ_QUERY_QP_RESP_SB_PATH_MTU_MASK    0xf000UL\n\t#define CREQ_QUERY_QP_RESP_SB_PATH_MTU_SFT     12\n\t#define CREQ_QUERY_QP_RESP_SB_PATH_MTU_MTU_256   (0x0UL << 12)\n\t#define CREQ_QUERY_QP_RESP_SB_PATH_MTU_MTU_512   (0x1UL << 12)\n\t#define CREQ_QUERY_QP_RESP_SB_PATH_MTU_MTU_1024  (0x2UL << 12)\n\t#define CREQ_QUERY_QP_RESP_SB_PATH_MTU_MTU_2048  (0x3UL << 12)\n\t#define CREQ_QUERY_QP_RESP_SB_PATH_MTU_MTU_4096  (0x4UL << 12)\n\t#define CREQ_QUERY_QP_RESP_SB_PATH_MTU_MTU_8192  (0x5UL << 12)\n\t#define CREQ_QUERY_QP_RESP_SB_PATH_MTU_LAST     CREQ_QUERY_QP_RESP_SB_PATH_MTU_MTU_8192\n\tu8\ttimeout;\n\tu8\tretry_cnt;\n\tu8\trnr_retry;\n\tu8\tmin_rnr_timer;\n\t__le32\trq_psn;\n\t__le32\tsq_psn;\n\tu8\tmax_rd_atomic;\n\tu8\tmax_dest_rd_atomic;\n\tu8\ttos_dscp_tos_ecn;\n\t#define CREQ_QUERY_QP_RESP_SB_TOS_ECN_MASK 0x3UL\n\t#define CREQ_QUERY_QP_RESP_SB_TOS_ECN_SFT  0\n\t#define CREQ_QUERY_QP_RESP_SB_TOS_DSCP_MASK 0xfcUL\n\t#define CREQ_QUERY_QP_RESP_SB_TOS_DSCP_SFT 2\n\tu8\tenable_cc;\n\t#define CREQ_QUERY_QP_RESP_SB_ENABLE_CC     0x1UL\n\t__le32\tsq_size;\n\t__le32\trq_size;\n\t__le16\tsq_sge;\n\t__le16\trq_sge;\n\t__le32\tmax_inline_data;\n\t__le32\tdest_qp_id;\n\t__le16\tport_id;\n\tu8\tunused_0;\n\tu8\tstat_collection_id;\n\t__le16\tsrc_mac[3];\n\t__le16\tvlan_pcp_vlan_dei_vlan_id;\n\t#define CREQ_QUERY_QP_RESP_SB_VLAN_ID_MASK 0xfffUL\n\t#define CREQ_QUERY_QP_RESP_SB_VLAN_ID_SFT  0\n\t#define CREQ_QUERY_QP_RESP_SB_VLAN_DEI     0x1000UL\n\t#define CREQ_QUERY_QP_RESP_SB_VLAN_PCP_MASK 0xe000UL\n\t#define CREQ_QUERY_QP_RESP_SB_VLAN_PCP_SFT 13\n};\n\n \nstruct cmdq_query_qp_extend {\n\tu8\topcode;\n\t#define CMDQ_QUERY_QP_EXTEND_OPCODE_QUERY_QP_EXTEND 0x91UL\n\t#define CMDQ_QUERY_QP_EXTEND_OPCODE_LAST CMDQ_QUERY_QP_EXTEND_OPCODE_QUERY_QP_EXTEND\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\tnum_qps;\n\t__le64\tresp_addr;\n\t__le32\tfunction_id;\n\t#define CMDQ_QUERY_QP_EXTEND_PF_NUM_MASK  0xffUL\n\t#define CMDQ_QUERY_QP_EXTEND_PF_NUM_SFT   0\n\t#define CMDQ_QUERY_QP_EXTEND_VF_NUM_MASK  0xffff00UL\n\t#define CMDQ_QUERY_QP_EXTEND_VF_NUM_SFT   8\n\t#define CMDQ_QUERY_QP_EXTEND_VF_VALID     0x1000000UL\n\t__le32\tcurrent_index;\n};\n\n \nstruct creq_query_qp_extend_resp {\n\tu8\ttype;\n\t#define CREQ_QUERY_QP_EXTEND_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_TYPE_SFT     0\n\t#define CREQ_QUERY_QP_EXTEND_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_TYPE_LAST     CREQ_QUERY_QP_EXTEND_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\tsize;\n\tu8\tv;\n\t#define CREQ_QUERY_QP_EXTEND_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QUERY_QP_EXTEND_RESP_EVENT_QUERY_QP_EXTEND 0x91UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_EVENT_LAST CREQ_QUERY_QP_EXTEND_RESP_EVENT_QUERY_QP_EXTEND\n\t__le16\treserved16;\n\t__le32\tcurrent_index;\n};\n\n \nstruct creq_query_qp_extend_resp_sb {\n\tu8\topcode;\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_OPCODE_QUERY_QP_EXTEND 0x91UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_OPCODE_LAST \\\n\t\tCREQ_QUERY_QP_EXTEND_RESP_SB_OPCODE_QUERY_QP_EXTEND\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le16\tflags;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le32\txid;\n\tu8\tstate;\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_MASK  0xfUL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_SFT   0\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_RESET   0x0UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_INIT    0x1UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_RTR     0x2UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_RTS     0x3UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_SQD     0x4UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_SQE     0x5UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_ERR     0x6UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_LAST   CREQ_QUERY_QP_EXTEND_RESP_SB_STATE_ERR\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_UNUSED4_MASK 0xf0UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_UNUSED4_SFT 4\n\tu8\treserved_8;\n\t__le16\tport_id;\n\t__le32\tqkey;\n\t__le16\tsgid_index;\n\tu8\tnetwork_type;\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_NETWORK_TYPE_ROCEV1      0x0UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_NETWORK_TYPE_ROCEV2_IPV4 0x2UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_NETWORK_TYPE_ROCEV2_IPV6 0x3UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_NETWORK_TYPE_LAST \\\n\t\tCREQ_QUERY_QP_EXTEND_RESP_SB_NETWORK_TYPE_ROCEV2_IPV6\n\tu8\tunused_0;\n\t__le32\tdgid[4];\n\t__le32\tdest_qp_id;\n\tu8\tstat_collection_id;\n\tu8\treservred_8;\n\t__le16\treserved_16;\n};\n\n \nstruct creq_query_qp_extend_resp_sb_tlv {\n\t__le16\tcmd_discr;\n\tu8\treserved_8b;\n\tu8\ttlv_flags;\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_TLV_FLAGS_MORE         0x1UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_TLV_FLAGS_MORE_LAST      0x0UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_TLV_FLAGS_MORE_NOT_LAST  0x1UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_TLV_FLAGS_REQUIRED     0x2UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_TLV_FLAGS_REQUIRED_NO    (0x0UL << 1)\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_TLV_FLAGS_REQUIRED_YES   (0x1UL << 1)\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_TLV_FLAGS_REQUIRED_LAST \\\n\t\tCREQ_QUERY_QP_EXTEND_RESP_SB_TLV_TLV_FLAGS_REQUIRED_YES\n\t__le16\ttlv_type;\n\t__le16\tlength;\n\tu8\ttotal_size;\n\tu8\treserved56[7];\n\tu8\topcode;\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_OPCODE_QUERY_QP_EXTEND 0x91UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_OPCODE_LAST \\\n\t\tCREQ_QUERY_QP_EXTEND_RESP_SB_TLV_OPCODE_QUERY_QP_EXTEND\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le16\tflags;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le32\txid;\n\tu8\tstate;\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_MASK  0xfUL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_SFT   0\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_RESET   0x0UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_INIT    0x1UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_RTR     0x2UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_RTS     0x3UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_SQD     0x4UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_SQE     0x5UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_ERR     0x6UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_LAST \\\n\t\tCREQ_QUERY_QP_EXTEND_RESP_SB_TLV_STATE_ERR\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_UNUSED4_MASK 0xf0UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_UNUSED4_SFT 4\n\tu8\treserved_8;\n\t__le16\tport_id;\n\t__le32\tqkey;\n\t__le16\tsgid_index;\n\tu8\tnetwork_type;\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_NETWORK_TYPE_ROCEV1      0x0UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_NETWORK_TYPE_ROCEV2_IPV4 0x2UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_NETWORK_TYPE_ROCEV2_IPV6 0x3UL\n\t#define CREQ_QUERY_QP_EXTEND_RESP_SB_TLV_NETWORK_TYPE_LAST \\\n\t\tCREQ_QUERY_QP_EXTEND_RESP_SB_TLV_NETWORK_TYPE_ROCEV2_IPV6\n\tu8\tunused_0;\n\t__le32\tdgid[4];\n\t__le32\tdest_qp_id;\n\tu8\tstat_collection_id;\n\tu8\treservred_8;\n\t__le16\treserved_16;\n};\n\n \nstruct cmdq_create_srq {\n\tu8\topcode;\n\t#define CMDQ_CREATE_SRQ_OPCODE_CREATE_SRQ 0x5UL\n\t#define CMDQ_CREATE_SRQ_OPCODE_LAST      CMDQ_CREATE_SRQ_OPCODE_CREATE_SRQ\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le64\tsrq_handle;\n\t__le16\tpg_size_lvl;\n\t#define CMDQ_CREATE_SRQ_LVL_MASK      0x3UL\n\t#define CMDQ_CREATE_SRQ_LVL_SFT       0\n\t#define CMDQ_CREATE_SRQ_LVL_LVL_0       0x0UL\n\t#define CMDQ_CREATE_SRQ_LVL_LVL_1       0x1UL\n\t#define CMDQ_CREATE_SRQ_LVL_LVL_2       0x2UL\n\t#define CMDQ_CREATE_SRQ_LVL_LAST       CMDQ_CREATE_SRQ_LVL_LVL_2\n\t#define CMDQ_CREATE_SRQ_PG_SIZE_MASK  0x1cUL\n\t#define CMDQ_CREATE_SRQ_PG_SIZE_SFT   2\n\t#define CMDQ_CREATE_SRQ_PG_SIZE_PG_4K   (0x0UL << 2)\n\t#define CMDQ_CREATE_SRQ_PG_SIZE_PG_8K   (0x1UL << 2)\n\t#define CMDQ_CREATE_SRQ_PG_SIZE_PG_64K  (0x2UL << 2)\n\t#define CMDQ_CREATE_SRQ_PG_SIZE_PG_2M   (0x3UL << 2)\n\t#define CMDQ_CREATE_SRQ_PG_SIZE_PG_8M   (0x4UL << 2)\n\t#define CMDQ_CREATE_SRQ_PG_SIZE_PG_1G   (0x5UL << 2)\n\t#define CMDQ_CREATE_SRQ_PG_SIZE_LAST   CMDQ_CREATE_SRQ_PG_SIZE_PG_1G\n\t#define CMDQ_CREATE_SRQ_UNUSED11_MASK 0xffe0UL\n\t#define CMDQ_CREATE_SRQ_UNUSED11_SFT  5\n\t__le16\teventq_id;\n\t#define CMDQ_CREATE_SRQ_EVENTQ_ID_MASK 0xfffUL\n\t#define CMDQ_CREATE_SRQ_EVENTQ_ID_SFT 0\n\t#define CMDQ_CREATE_SRQ_UNUSED4_MASK  0xf000UL\n\t#define CMDQ_CREATE_SRQ_UNUSED4_SFT   12\n\t__le16\tsrq_size;\n\t__le16\tsrq_fwo;\n\t__le32\tdpi;\n\t__le32\tpd_id;\n\t__le64\tpbl;\n};\n\n \nstruct creq_create_srq_resp {\n\tu8\ttype;\n\t#define CREQ_CREATE_SRQ_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_CREATE_SRQ_RESP_TYPE_SFT     0\n\t#define CREQ_CREATE_SRQ_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_CREATE_SRQ_RESP_TYPE_LAST     CREQ_CREATE_SRQ_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_CREATE_SRQ_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_CREATE_SRQ_RESP_EVENT_CREATE_SRQ 0x5UL\n\t#define CREQ_CREATE_SRQ_RESP_EVENT_LAST      CREQ_CREATE_SRQ_RESP_EVENT_CREATE_SRQ\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_destroy_srq {\n\tu8\topcode;\n\t#define CMDQ_DESTROY_SRQ_OPCODE_DESTROY_SRQ 0x6UL\n\t#define CMDQ_DESTROY_SRQ_OPCODE_LAST       CMDQ_DESTROY_SRQ_OPCODE_DESTROY_SRQ\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tsrq_cid;\n\t__le32\tunused_0;\n};\n\n \nstruct creq_destroy_srq_resp {\n\tu8\ttype;\n\t#define CREQ_DESTROY_SRQ_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_DESTROY_SRQ_RESP_TYPE_SFT     0\n\t#define CREQ_DESTROY_SRQ_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_DESTROY_SRQ_RESP_TYPE_LAST     CREQ_DESTROY_SRQ_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_DESTROY_SRQ_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_DESTROY_SRQ_RESP_EVENT_DESTROY_SRQ 0x6UL\n\t#define CREQ_DESTROY_SRQ_RESP_EVENT_LAST       CREQ_DESTROY_SRQ_RESP_EVENT_DESTROY_SRQ\n\t__le16\tenable_for_arm[3];\n\t#define CREQ_DESTROY_SRQ_RESP_UNUSED0_MASK       0xffffUL\n\t#define CREQ_DESTROY_SRQ_RESP_UNUSED0_SFT        0\n\t#define CREQ_DESTROY_SRQ_RESP_ENABLE_FOR_ARM_MASK 0x30000UL\n\t#define CREQ_DESTROY_SRQ_RESP_ENABLE_FOR_ARM_SFT 16\n};\n\n \nstruct cmdq_query_srq {\n\tu8\topcode;\n\t#define CMDQ_QUERY_SRQ_OPCODE_QUERY_SRQ 0x8UL\n\t#define CMDQ_QUERY_SRQ_OPCODE_LAST     CMDQ_QUERY_SRQ_OPCODE_QUERY_SRQ\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tsrq_cid;\n\t__le32\tunused_0;\n};\n\n \nstruct creq_query_srq_resp {\n\tu8\ttype;\n\t#define CREQ_QUERY_SRQ_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_QUERY_SRQ_RESP_TYPE_SFT     0\n\t#define CREQ_QUERY_SRQ_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QUERY_SRQ_RESP_TYPE_LAST     CREQ_QUERY_SRQ_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\tsize;\n\tu8\tv;\n\t#define CREQ_QUERY_SRQ_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QUERY_SRQ_RESP_EVENT_QUERY_SRQ 0x8UL\n\t#define CREQ_QUERY_SRQ_RESP_EVENT_LAST     CREQ_QUERY_SRQ_RESP_EVENT_QUERY_SRQ\n\tu8\treserved48[6];\n};\n\n \nstruct creq_query_srq_resp_sb {\n\tu8\topcode;\n\t#define CREQ_QUERY_SRQ_RESP_SB_OPCODE_QUERY_SRQ 0x8UL\n\t#define CREQ_QUERY_SRQ_RESP_SB_OPCODE_LAST     CREQ_QUERY_SRQ_RESP_SB_OPCODE_QUERY_SRQ\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le16\tflags;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le32\txid;\n\t__le16\tsrq_limit;\n\t__le16\treserved16;\n\t__le32\tdata[4];\n};\n\n \nstruct cmdq_create_cq {\n\tu8\topcode;\n\t#define CMDQ_CREATE_CQ_OPCODE_CREATE_CQ 0x9UL\n\t#define CMDQ_CREATE_CQ_OPCODE_LAST     CMDQ_CREATE_CQ_OPCODE_CREATE_CQ\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t#define CMDQ_CREATE_CQ_FLAGS_DISABLE_CQ_OVERFLOW_DETECTION     0x1UL\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le64\tcq_handle;\n\t__le32\tpg_size_lvl;\n\t#define CMDQ_CREATE_CQ_LVL_MASK      0x3UL\n\t#define CMDQ_CREATE_CQ_LVL_SFT       0\n\t#define CMDQ_CREATE_CQ_LVL_LVL_0       0x0UL\n\t#define CMDQ_CREATE_CQ_LVL_LVL_1       0x1UL\n\t#define CMDQ_CREATE_CQ_LVL_LVL_2       0x2UL\n\t#define CMDQ_CREATE_CQ_LVL_LAST       CMDQ_CREATE_CQ_LVL_LVL_2\n\t#define CMDQ_CREATE_CQ_PG_SIZE_MASK  0x1cUL\n\t#define CMDQ_CREATE_CQ_PG_SIZE_SFT   2\n\t#define CMDQ_CREATE_CQ_PG_SIZE_PG_4K   (0x0UL << 2)\n\t#define CMDQ_CREATE_CQ_PG_SIZE_PG_8K   (0x1UL << 2)\n\t#define CMDQ_CREATE_CQ_PG_SIZE_PG_64K  (0x2UL << 2)\n\t#define CMDQ_CREATE_CQ_PG_SIZE_PG_2M   (0x3UL << 2)\n\t#define CMDQ_CREATE_CQ_PG_SIZE_PG_8M   (0x4UL << 2)\n\t#define CMDQ_CREATE_CQ_PG_SIZE_PG_1G   (0x5UL << 2)\n\t#define CMDQ_CREATE_CQ_PG_SIZE_LAST   CMDQ_CREATE_CQ_PG_SIZE_PG_1G\n\t#define CMDQ_CREATE_CQ_UNUSED27_MASK 0xffffffe0UL\n\t#define CMDQ_CREATE_CQ_UNUSED27_SFT  5\n\t__le32\tcq_fco_cnq_id;\n\t#define CMDQ_CREATE_CQ_CNQ_ID_MASK 0xfffUL\n\t#define CMDQ_CREATE_CQ_CNQ_ID_SFT 0\n\t#define CMDQ_CREATE_CQ_CQ_FCO_MASK 0xfffff000UL\n\t#define CMDQ_CREATE_CQ_CQ_FCO_SFT 12\n\t__le32\tdpi;\n\t__le32\tcq_size;\n\t__le64\tpbl;\n};\n\n \nstruct creq_create_cq_resp {\n\tu8\ttype;\n\t#define CREQ_CREATE_CQ_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_CREATE_CQ_RESP_TYPE_SFT     0\n\t#define CREQ_CREATE_CQ_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_CREATE_CQ_RESP_TYPE_LAST     CREQ_CREATE_CQ_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_CREATE_CQ_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_CREATE_CQ_RESP_EVENT_CREATE_CQ 0x9UL\n\t#define CREQ_CREATE_CQ_RESP_EVENT_LAST     CREQ_CREATE_CQ_RESP_EVENT_CREATE_CQ\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_destroy_cq {\n\tu8\topcode;\n\t#define CMDQ_DESTROY_CQ_OPCODE_DESTROY_CQ 0xaUL\n\t#define CMDQ_DESTROY_CQ_OPCODE_LAST      CMDQ_DESTROY_CQ_OPCODE_DESTROY_CQ\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tcq_cid;\n\t__le32\tunused_0;\n};\n\n \nstruct creq_destroy_cq_resp {\n\tu8\ttype;\n\t#define CREQ_DESTROY_CQ_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_DESTROY_CQ_RESP_TYPE_SFT     0\n\t#define CREQ_DESTROY_CQ_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_DESTROY_CQ_RESP_TYPE_LAST     CREQ_DESTROY_CQ_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_DESTROY_CQ_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_DESTROY_CQ_RESP_EVENT_DESTROY_CQ 0xaUL\n\t#define CREQ_DESTROY_CQ_RESP_EVENT_LAST      CREQ_DESTROY_CQ_RESP_EVENT_DESTROY_CQ\n\t__le16\tcq_arm_lvl;\n\t#define CREQ_DESTROY_CQ_RESP_CQ_ARM_LVL_MASK 0x3UL\n\t#define CREQ_DESTROY_CQ_RESP_CQ_ARM_LVL_SFT 0\n\t__le16\ttotal_cnq_events;\n\t__le16\treserved16;\n};\n\n \nstruct cmdq_resize_cq {\n\tu8\topcode;\n\t#define CMDQ_RESIZE_CQ_OPCODE_RESIZE_CQ 0xcUL\n\t#define CMDQ_RESIZE_CQ_OPCODE_LAST     CMDQ_RESIZE_CQ_OPCODE_RESIZE_CQ\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tcq_cid;\n\t__le32\tnew_cq_size_pg_size_lvl;\n\t#define CMDQ_RESIZE_CQ_LVL_MASK        0x3UL\n\t#define CMDQ_RESIZE_CQ_LVL_SFT         0\n\t#define CMDQ_RESIZE_CQ_LVL_LVL_0         0x0UL\n\t#define CMDQ_RESIZE_CQ_LVL_LVL_1         0x1UL\n\t#define CMDQ_RESIZE_CQ_LVL_LVL_2         0x2UL\n\t#define CMDQ_RESIZE_CQ_LVL_LAST         CMDQ_RESIZE_CQ_LVL_LVL_2\n\t#define CMDQ_RESIZE_CQ_PG_SIZE_MASK    0x1cUL\n\t#define CMDQ_RESIZE_CQ_PG_SIZE_SFT     2\n\t#define CMDQ_RESIZE_CQ_PG_SIZE_PG_4K     (0x0UL << 2)\n\t#define CMDQ_RESIZE_CQ_PG_SIZE_PG_8K     (0x1UL << 2)\n\t#define CMDQ_RESIZE_CQ_PG_SIZE_PG_64K    (0x2UL << 2)\n\t#define CMDQ_RESIZE_CQ_PG_SIZE_PG_2M     (0x3UL << 2)\n\t#define CMDQ_RESIZE_CQ_PG_SIZE_PG_8M     (0x4UL << 2)\n\t#define CMDQ_RESIZE_CQ_PG_SIZE_PG_1G     (0x5UL << 2)\n\t#define CMDQ_RESIZE_CQ_PG_SIZE_LAST     CMDQ_RESIZE_CQ_PG_SIZE_PG_1G\n\t#define CMDQ_RESIZE_CQ_NEW_CQ_SIZE_MASK 0x1fffffe0UL\n\t#define CMDQ_RESIZE_CQ_NEW_CQ_SIZE_SFT 5\n\t__le64\tnew_pbl;\n\t__le32\tnew_cq_fco;\n\t__le32\tunused_0;\n};\n\n \nstruct creq_resize_cq_resp {\n\tu8\ttype;\n\t#define CREQ_RESIZE_CQ_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_RESIZE_CQ_RESP_TYPE_SFT     0\n\t#define CREQ_RESIZE_CQ_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_RESIZE_CQ_RESP_TYPE_LAST     CREQ_RESIZE_CQ_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_RESIZE_CQ_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_RESIZE_CQ_RESP_EVENT_RESIZE_CQ 0xcUL\n\t#define CREQ_RESIZE_CQ_RESP_EVENT_LAST     CREQ_RESIZE_CQ_RESP_EVENT_RESIZE_CQ\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_allocate_mrw {\n\tu8\topcode;\n\t#define CMDQ_ALLOCATE_MRW_OPCODE_ALLOCATE_MRW 0xdUL\n\t#define CMDQ_ALLOCATE_MRW_OPCODE_LAST        CMDQ_ALLOCATE_MRW_OPCODE_ALLOCATE_MRW\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le64\tmrw_handle;\n\tu8\tmrw_flags;\n\t#define CMDQ_ALLOCATE_MRW_MRW_FLAGS_MASK     0xfUL\n\t#define CMDQ_ALLOCATE_MRW_MRW_FLAGS_SFT      0\n\t#define CMDQ_ALLOCATE_MRW_MRW_FLAGS_MR         0x0UL\n\t#define CMDQ_ALLOCATE_MRW_MRW_FLAGS_PMR        0x1UL\n\t#define CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE1   0x2UL\n\t#define CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE2A  0x3UL\n\t#define CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE2B  0x4UL\n\t#define CMDQ_ALLOCATE_MRW_MRW_FLAGS_LAST      CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE2B\n\t#define CMDQ_ALLOCATE_MRW_UNUSED4_MASK       0xf0UL\n\t#define CMDQ_ALLOCATE_MRW_UNUSED4_SFT        4\n\tu8\taccess;\n\t#define CMDQ_ALLOCATE_MRW_ACCESS_CONSUMER_OWNED_KEY     0x20UL\n\t__le16\tunused16;\n\t__le32\tpd_id;\n};\n\n \nstruct creq_allocate_mrw_resp {\n\tu8\ttype;\n\t#define CREQ_ALLOCATE_MRW_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_ALLOCATE_MRW_RESP_TYPE_SFT     0\n\t#define CREQ_ALLOCATE_MRW_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_ALLOCATE_MRW_RESP_TYPE_LAST     CREQ_ALLOCATE_MRW_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_ALLOCATE_MRW_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_ALLOCATE_MRW_RESP_EVENT_ALLOCATE_MRW 0xdUL\n\t#define CREQ_ALLOCATE_MRW_RESP_EVENT_LAST        CREQ_ALLOCATE_MRW_RESP_EVENT_ALLOCATE_MRW\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_deallocate_key {\n\tu8\topcode;\n\t#define CMDQ_DEALLOCATE_KEY_OPCODE_DEALLOCATE_KEY 0xeUL\n\t#define CMDQ_DEALLOCATE_KEY_OPCODE_LAST          CMDQ_DEALLOCATE_KEY_OPCODE_DEALLOCATE_KEY\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\tu8\tmrw_flags;\n\t#define CMDQ_DEALLOCATE_KEY_MRW_FLAGS_MASK     0xfUL\n\t#define CMDQ_DEALLOCATE_KEY_MRW_FLAGS_SFT      0\n\t#define CMDQ_DEALLOCATE_KEY_MRW_FLAGS_MR         0x0UL\n\t#define CMDQ_DEALLOCATE_KEY_MRW_FLAGS_PMR        0x1UL\n\t#define CMDQ_DEALLOCATE_KEY_MRW_FLAGS_MW_TYPE1   0x2UL\n\t#define CMDQ_DEALLOCATE_KEY_MRW_FLAGS_MW_TYPE2A  0x3UL\n\t#define CMDQ_DEALLOCATE_KEY_MRW_FLAGS_MW_TYPE2B  0x4UL\n\t#define CMDQ_DEALLOCATE_KEY_MRW_FLAGS_LAST      CMDQ_DEALLOCATE_KEY_MRW_FLAGS_MW_TYPE2B\n\t#define CMDQ_DEALLOCATE_KEY_UNUSED4_MASK       0xf0UL\n\t#define CMDQ_DEALLOCATE_KEY_UNUSED4_SFT        4\n\tu8\tunused24[3];\n\t__le32\tkey;\n};\n\n \nstruct creq_deallocate_key_resp {\n\tu8\ttype;\n\t#define CREQ_DEALLOCATE_KEY_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_DEALLOCATE_KEY_RESP_TYPE_SFT     0\n\t#define CREQ_DEALLOCATE_KEY_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_DEALLOCATE_KEY_RESP_TYPE_LAST     CREQ_DEALLOCATE_KEY_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_DEALLOCATE_KEY_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_DEALLOCATE_KEY_RESP_EVENT_DEALLOCATE_KEY 0xeUL\n\t#define CREQ_DEALLOCATE_KEY_RESP_EVENT_LAST CREQ_DEALLOCATE_KEY_RESP_EVENT_DEALLOCATE_KEY\n\t__le16\treserved16;\n\t__le32\tbound_window_info;\n};\n\n \nstruct cmdq_register_mr {\n\tu8\topcode;\n\t#define CMDQ_REGISTER_MR_OPCODE_REGISTER_MR 0xfUL\n\t#define CMDQ_REGISTER_MR_OPCODE_LAST       CMDQ_REGISTER_MR_OPCODE_REGISTER_MR\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t#define CMDQ_REGISTER_MR_FLAGS_ALLOC_MR     0x1UL\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\tu8\tlog2_pg_size_lvl;\n\t#define CMDQ_REGISTER_MR_LVL_MASK            0x3UL\n\t#define CMDQ_REGISTER_MR_LVL_SFT             0\n\t#define CMDQ_REGISTER_MR_LVL_LVL_0             0x0UL\n\t#define CMDQ_REGISTER_MR_LVL_LVL_1             0x1UL\n\t#define CMDQ_REGISTER_MR_LVL_LVL_2             0x2UL\n\t#define CMDQ_REGISTER_MR_LVL_LAST             CMDQ_REGISTER_MR_LVL_LVL_2\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_MASK   0x7cUL\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_SFT    2\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_PG_4K    (0xcUL << 2)\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_PG_8K    (0xdUL << 2)\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_PG_64K   (0x10UL << 2)\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_PG_256K  (0x12UL << 2)\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_PG_1M    (0x14UL << 2)\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_PG_2M    (0x15UL << 2)\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_PG_4M    (0x16UL << 2)\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_PG_1G    (0x1eUL << 2)\n\t#define CMDQ_REGISTER_MR_LOG2_PG_SIZE_LAST    CMDQ_REGISTER_MR_LOG2_PG_SIZE_PG_1G\n\t#define CMDQ_REGISTER_MR_UNUSED1             0x80UL\n\tu8\taccess;\n\t#define CMDQ_REGISTER_MR_ACCESS_LOCAL_WRITE       0x1UL\n\t#define CMDQ_REGISTER_MR_ACCESS_REMOTE_READ       0x2UL\n\t#define CMDQ_REGISTER_MR_ACCESS_REMOTE_WRITE      0x4UL\n\t#define CMDQ_REGISTER_MR_ACCESS_REMOTE_ATOMIC     0x8UL\n\t#define CMDQ_REGISTER_MR_ACCESS_MW_BIND           0x10UL\n\t#define CMDQ_REGISTER_MR_ACCESS_ZERO_BASED        0x20UL\n\t__le16\tlog2_pbl_pg_size;\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_MASK   0x1fUL\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_SFT    0\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_4K    0xcUL\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_8K    0xdUL\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_64K   0x10UL\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_256K  0x12UL\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_1M    0x14UL\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_2M    0x15UL\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_4M    0x16UL\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_1G    0x1eUL\n\t#define CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_LAST    CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_PG_1G\n\t#define CMDQ_REGISTER_MR_UNUSED11_MASK           0xffe0UL\n\t#define CMDQ_REGISTER_MR_UNUSED11_SFT            5\n\t__le32\tkey;\n\t__le64\tpbl;\n\t__le64\tva;\n\t__le64\tmr_size;\n};\n\n \nstruct creq_register_mr_resp {\n\tu8\ttype;\n\t#define CREQ_REGISTER_MR_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_REGISTER_MR_RESP_TYPE_SFT     0\n\t#define CREQ_REGISTER_MR_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_REGISTER_MR_RESP_TYPE_LAST     CREQ_REGISTER_MR_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_REGISTER_MR_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_REGISTER_MR_RESP_EVENT_REGISTER_MR 0xfUL\n\t#define CREQ_REGISTER_MR_RESP_EVENT_LAST       CREQ_REGISTER_MR_RESP_EVENT_REGISTER_MR\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_deregister_mr {\n\tu8\topcode;\n\t#define CMDQ_DEREGISTER_MR_OPCODE_DEREGISTER_MR 0x10UL\n\t#define CMDQ_DEREGISTER_MR_OPCODE_LAST         CMDQ_DEREGISTER_MR_OPCODE_DEREGISTER_MR\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tlkey;\n\t__le32\tunused_0;\n};\n\n \nstruct creq_deregister_mr_resp {\n\tu8\ttype;\n\t#define CREQ_DEREGISTER_MR_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_DEREGISTER_MR_RESP_TYPE_SFT     0\n\t#define CREQ_DEREGISTER_MR_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_DEREGISTER_MR_RESP_TYPE_LAST     CREQ_DEREGISTER_MR_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_DEREGISTER_MR_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_DEREGISTER_MR_RESP_EVENT_DEREGISTER_MR 0x10UL\n\t#define CREQ_DEREGISTER_MR_RESP_EVENT_LAST CREQ_DEREGISTER_MR_RESP_EVENT_DEREGISTER_MR\n\t__le16\treserved16;\n\t__le32\tbound_windows;\n};\n\n \nstruct cmdq_add_gid {\n\tu8\topcode;\n\t#define CMDQ_ADD_GID_OPCODE_ADD_GID 0x11UL\n\t#define CMDQ_ADD_GID_OPCODE_LAST   CMDQ_ADD_GID_OPCODE_ADD_GID\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__be32\tgid[4];\n\t__be16\tsrc_mac[3];\n\t__le16\tvlan;\n\t#define CMDQ_ADD_GID_VLAN_VLAN_EN_TPID_VLAN_ID_MASK          0xffffUL\n\t#define CMDQ_ADD_GID_VLAN_VLAN_EN_TPID_VLAN_ID_SFT           0\n\t#define CMDQ_ADD_GID_VLAN_VLAN_ID_MASK                       0xfffUL\n\t#define CMDQ_ADD_GID_VLAN_VLAN_ID_SFT                        0\n\t#define CMDQ_ADD_GID_VLAN_TPID_MASK                          0x7000UL\n\t#define CMDQ_ADD_GID_VLAN_TPID_SFT                           12\n\t#define CMDQ_ADD_GID_VLAN_TPID_TPID_88A8                       (0x0UL << 12)\n\t#define CMDQ_ADD_GID_VLAN_TPID_TPID_8100                       (0x1UL << 12)\n\t#define CMDQ_ADD_GID_VLAN_TPID_TPID_9100                       (0x2UL << 12)\n\t#define CMDQ_ADD_GID_VLAN_TPID_TPID_9200                       (0x3UL << 12)\n\t#define CMDQ_ADD_GID_VLAN_TPID_TPID_9300                       (0x4UL << 12)\n\t#define CMDQ_ADD_GID_VLAN_TPID_TPID_CFG1                       (0x5UL << 12)\n\t#define CMDQ_ADD_GID_VLAN_TPID_TPID_CFG2                       (0x6UL << 12)\n\t#define CMDQ_ADD_GID_VLAN_TPID_TPID_CFG3                       (0x7UL << 12)\n\t#define CMDQ_ADD_GID_VLAN_TPID_LAST CMDQ_ADD_GID_VLAN_TPID_TPID_CFG3\n\t#define CMDQ_ADD_GID_VLAN_VLAN_EN                            0x8000UL\n\t__le16\tipid;\n\t__le16\tstats_ctx;\n\t#define CMDQ_ADD_GID_STATS_CTX_STATS_CTX_VALID_STATS_CTX_ID_MASK                0xffffUL\n\t#define CMDQ_ADD_GID_STATS_CTX_STATS_CTX_VALID_STATS_CTX_ID_SFT                 0\n\t#define CMDQ_ADD_GID_STATS_CTX_STATS_CTX_ID_MASK                                0x7fffUL\n\t#define CMDQ_ADD_GID_STATS_CTX_STATS_CTX_ID_SFT                                 0\n\t#define CMDQ_ADD_GID_STATS_CTX_STATS_CTX_VALID                                  0x8000UL\n\t__le32\tunused_0;\n};\n\n \nstruct creq_add_gid_resp {\n\tu8\ttype;\n\t#define CREQ_ADD_GID_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_ADD_GID_RESP_TYPE_SFT     0\n\t#define CREQ_ADD_GID_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_ADD_GID_RESP_TYPE_LAST     CREQ_ADD_GID_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_ADD_GID_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_ADD_GID_RESP_EVENT_ADD_GID 0x11UL\n\t#define CREQ_ADD_GID_RESP_EVENT_LAST   CREQ_ADD_GID_RESP_EVENT_ADD_GID\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_delete_gid {\n\tu8\topcode;\n\t#define CMDQ_DELETE_GID_OPCODE_DELETE_GID 0x12UL\n\t#define CMDQ_DELETE_GID_OPCODE_LAST      CMDQ_DELETE_GID_OPCODE_DELETE_GID\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le16\tgid_index;\n\tu8\tunused_0[6];\n};\n\n \nstruct creq_delete_gid_resp {\n\tu8\ttype;\n\t#define CREQ_DELETE_GID_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_DELETE_GID_RESP_TYPE_SFT     0\n\t#define CREQ_DELETE_GID_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_DELETE_GID_RESP_TYPE_LAST     CREQ_DELETE_GID_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_DELETE_GID_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_DELETE_GID_RESP_EVENT_DELETE_GID 0x12UL\n\t#define CREQ_DELETE_GID_RESP_EVENT_LAST      CREQ_DELETE_GID_RESP_EVENT_DELETE_GID\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_modify_gid {\n\tu8\topcode;\n\t#define CMDQ_MODIFY_GID_OPCODE_MODIFY_GID 0x17UL\n\t#define CMDQ_MODIFY_GID_OPCODE_LAST      CMDQ_MODIFY_GID_OPCODE_MODIFY_GID\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__be32\tgid[4];\n\t__be16\tsrc_mac[3];\n\t__le16\tvlan;\n\t#define CMDQ_MODIFY_GID_VLAN_VLAN_ID_MASK  0xfffUL\n\t#define CMDQ_MODIFY_GID_VLAN_VLAN_ID_SFT   0\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_MASK     0x7000UL\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_SFT      12\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_TPID_88A8  (0x0UL << 12)\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_TPID_8100  (0x1UL << 12)\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_TPID_9100  (0x2UL << 12)\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_TPID_9200  (0x3UL << 12)\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_TPID_9300  (0x4UL << 12)\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_TPID_CFG1  (0x5UL << 12)\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_TPID_CFG2  (0x6UL << 12)\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_TPID_CFG3  (0x7UL << 12)\n\t#define CMDQ_MODIFY_GID_VLAN_TPID_LAST      CMDQ_MODIFY_GID_VLAN_TPID_TPID_CFG3\n\t#define CMDQ_MODIFY_GID_VLAN_VLAN_EN       0x8000UL\n\t__le16\tipid;\n\t__le16\tgid_index;\n\t__le16\tstats_ctx;\n\t#define CMDQ_MODIFY_GID_STATS_CTX_STATS_CTX_ID_MASK   0x7fffUL\n\t#define CMDQ_MODIFY_GID_STATS_CTX_STATS_CTX_ID_SFT    0\n\t#define CMDQ_MODIFY_GID_STATS_CTX_STATS_CTX_VALID     0x8000UL\n\t__le16\tunused_0;\n};\n\n \nstruct creq_modify_gid_resp {\n\tu8\ttype;\n\t#define CREQ_MODIFY_GID_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_MODIFY_GID_RESP_TYPE_SFT     0\n\t#define CREQ_MODIFY_GID_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_MODIFY_GID_RESP_TYPE_LAST     CREQ_MODIFY_GID_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_MODIFY_GID_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_MODIFY_GID_RESP_EVENT_ADD_GID 0x11UL\n\t#define CREQ_MODIFY_GID_RESP_EVENT_LAST   CREQ_MODIFY_GID_RESP_EVENT_ADD_GID\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_query_gid {\n\tu8\topcode;\n\t#define CMDQ_QUERY_GID_OPCODE_QUERY_GID 0x18UL\n\t#define CMDQ_QUERY_GID_OPCODE_LAST     CMDQ_QUERY_GID_OPCODE_QUERY_GID\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le16\tgid_index;\n\tu8\tunused16[6];\n};\n\n \nstruct creq_query_gid_resp {\n\tu8\ttype;\n\t#define CREQ_QUERY_GID_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_QUERY_GID_RESP_TYPE_SFT     0\n\t#define CREQ_QUERY_GID_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QUERY_GID_RESP_TYPE_LAST     CREQ_QUERY_GID_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\tsize;\n\tu8\tv;\n\t#define CREQ_QUERY_GID_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QUERY_GID_RESP_EVENT_QUERY_GID 0x18UL\n\t#define CREQ_QUERY_GID_RESP_EVENT_LAST     CREQ_QUERY_GID_RESP_EVENT_QUERY_GID\n\tu8\treserved48[6];\n};\n\n \nstruct creq_query_gid_resp_sb {\n\tu8\topcode;\n\t#define CREQ_QUERY_GID_RESP_SB_OPCODE_QUERY_GID 0x18UL\n\t#define CREQ_QUERY_GID_RESP_SB_OPCODE_LAST     CREQ_QUERY_GID_RESP_SB_OPCODE_QUERY_GID\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le16\tflags;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le32\tgid[4];\n\t__le16\tsrc_mac[3];\n\t__le16\tvlan;\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_VLAN_EN_TPID_VLAN_ID_MASK          0xffffUL\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_VLAN_EN_TPID_VLAN_ID_SFT           0\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_VLAN_ID_MASK                       0xfffUL\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_VLAN_ID_SFT                        0\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_MASK                          0x7000UL\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_SFT                           12\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_TPID_88A8                       (0x0UL << 12)\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_TPID_8100                       (0x1UL << 12)\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_TPID_9100                       (0x2UL << 12)\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_TPID_9200                       (0x3UL << 12)\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_TPID_9300                       (0x4UL << 12)\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_TPID_CFG1                       (0x5UL << 12)\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_TPID_CFG2                       (0x6UL << 12)\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_TPID_CFG3                       (0x7UL << 12)\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_TPID_LAST CREQ_QUERY_GID_RESP_SB_VLAN_TPID_TPID_CFG3\n\t#define CREQ_QUERY_GID_RESP_SB_VLAN_VLAN_EN                            0x8000UL\n\t__le16\tipid;\n\t__le16\tgid_index;\n\t__le32\tunused_0;\n};\n\n \nstruct cmdq_create_qp1 {\n\tu8\topcode;\n\t#define CMDQ_CREATE_QP1_OPCODE_CREATE_QP1 0x13UL\n\t#define CMDQ_CREATE_QP1_OPCODE_LAST      CMDQ_CREATE_QP1_OPCODE_CREATE_QP1\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le64\tqp_handle;\n\t__le32\tqp_flags;\n\t#define CMDQ_CREATE_QP1_QP_FLAGS_SRQ_USED             0x1UL\n\t#define CMDQ_CREATE_QP1_QP_FLAGS_FORCE_COMPLETION     0x2UL\n\t#define CMDQ_CREATE_QP1_QP_FLAGS_RESERVED_LKEY_ENABLE 0x4UL\n\t#define CMDQ_CREATE_QP1_QP_FLAGS_LAST     CMDQ_CREATE_QP1_QP_FLAGS_RESERVED_LKEY_ENABLE\n\tu8\ttype;\n\t#define CMDQ_CREATE_QP1_TYPE_GSI 0x1UL\n\t#define CMDQ_CREATE_QP1_TYPE_LAST CMDQ_CREATE_QP1_TYPE_GSI\n\tu8\tsq_pg_size_sq_lvl;\n\t#define CMDQ_CREATE_QP1_SQ_LVL_MASK      0xfUL\n\t#define CMDQ_CREATE_QP1_SQ_LVL_SFT       0\n\t#define CMDQ_CREATE_QP1_SQ_LVL_LVL_0       0x0UL\n\t#define CMDQ_CREATE_QP1_SQ_LVL_LVL_1       0x1UL\n\t#define CMDQ_CREATE_QP1_SQ_LVL_LVL_2       0x2UL\n\t#define CMDQ_CREATE_QP1_SQ_LVL_LAST       CMDQ_CREATE_QP1_SQ_LVL_LVL_2\n\t#define CMDQ_CREATE_QP1_SQ_PG_SIZE_MASK  0xf0UL\n\t#define CMDQ_CREATE_QP1_SQ_PG_SIZE_SFT   4\n\t#define CMDQ_CREATE_QP1_SQ_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define CMDQ_CREATE_QP1_SQ_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define CMDQ_CREATE_QP1_SQ_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define CMDQ_CREATE_QP1_SQ_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define CMDQ_CREATE_QP1_SQ_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define CMDQ_CREATE_QP1_SQ_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define CMDQ_CREATE_QP1_SQ_PG_SIZE_LAST   CMDQ_CREATE_QP1_SQ_PG_SIZE_PG_1G\n\tu8\trq_pg_size_rq_lvl;\n\t#define CMDQ_CREATE_QP1_RQ_LVL_MASK      0xfUL\n\t#define CMDQ_CREATE_QP1_RQ_LVL_SFT       0\n\t#define CMDQ_CREATE_QP1_RQ_LVL_LVL_0       0x0UL\n\t#define CMDQ_CREATE_QP1_RQ_LVL_LVL_1       0x1UL\n\t#define CMDQ_CREATE_QP1_RQ_LVL_LVL_2       0x2UL\n\t#define CMDQ_CREATE_QP1_RQ_LVL_LAST       CMDQ_CREATE_QP1_RQ_LVL_LVL_2\n\t#define CMDQ_CREATE_QP1_RQ_PG_SIZE_MASK  0xf0UL\n\t#define CMDQ_CREATE_QP1_RQ_PG_SIZE_SFT   4\n\t#define CMDQ_CREATE_QP1_RQ_PG_SIZE_PG_4K   (0x0UL << 4)\n\t#define CMDQ_CREATE_QP1_RQ_PG_SIZE_PG_8K   (0x1UL << 4)\n\t#define CMDQ_CREATE_QP1_RQ_PG_SIZE_PG_64K  (0x2UL << 4)\n\t#define CMDQ_CREATE_QP1_RQ_PG_SIZE_PG_2M   (0x3UL << 4)\n\t#define CMDQ_CREATE_QP1_RQ_PG_SIZE_PG_8M   (0x4UL << 4)\n\t#define CMDQ_CREATE_QP1_RQ_PG_SIZE_PG_1G   (0x5UL << 4)\n\t#define CMDQ_CREATE_QP1_RQ_PG_SIZE_LAST   CMDQ_CREATE_QP1_RQ_PG_SIZE_PG_1G\n\tu8\tunused_0;\n\t__le32\tdpi;\n\t__le32\tsq_size;\n\t__le32\trq_size;\n\t__le16\tsq_fwo_sq_sge;\n\t#define CMDQ_CREATE_QP1_SQ_SGE_MASK 0xfUL\n\t#define CMDQ_CREATE_QP1_SQ_SGE_SFT 0\n\t#define CMDQ_CREATE_QP1_SQ_FWO_MASK 0xfff0UL\n\t#define CMDQ_CREATE_QP1_SQ_FWO_SFT 4\n\t__le16\trq_fwo_rq_sge;\n\t#define CMDQ_CREATE_QP1_RQ_SGE_MASK 0xfUL\n\t#define CMDQ_CREATE_QP1_RQ_SGE_SFT 0\n\t#define CMDQ_CREATE_QP1_RQ_FWO_MASK 0xfff0UL\n\t#define CMDQ_CREATE_QP1_RQ_FWO_SFT 4\n\t__le32\tscq_cid;\n\t__le32\trcq_cid;\n\t__le32\tsrq_cid;\n\t__le32\tpd_id;\n\t__le64\tsq_pbl;\n\t__le64\trq_pbl;\n};\n\n \nstruct creq_create_qp1_resp {\n\tu8\ttype;\n\t#define CREQ_CREATE_QP1_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_CREATE_QP1_RESP_TYPE_SFT     0\n\t#define CREQ_CREATE_QP1_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_CREATE_QP1_RESP_TYPE_LAST     CREQ_CREATE_QP1_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_CREATE_QP1_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_CREATE_QP1_RESP_EVENT_CREATE_QP1 0x13UL\n\t#define CREQ_CREATE_QP1_RESP_EVENT_LAST      CREQ_CREATE_QP1_RESP_EVENT_CREATE_QP1\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_destroy_qp1 {\n\tu8\topcode;\n\t#define CMDQ_DESTROY_QP1_OPCODE_DESTROY_QP1 0x14UL\n\t#define CMDQ_DESTROY_QP1_OPCODE_LAST       CMDQ_DESTROY_QP1_OPCODE_DESTROY_QP1\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tqp1_cid;\n\t__le32\tunused_0;\n};\n\n \nstruct creq_destroy_qp1_resp {\n\tu8\ttype;\n\t#define CREQ_DESTROY_QP1_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_DESTROY_QP1_RESP_TYPE_SFT     0\n\t#define CREQ_DESTROY_QP1_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_DESTROY_QP1_RESP_TYPE_LAST     CREQ_DESTROY_QP1_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_DESTROY_QP1_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_DESTROY_QP1_RESP_EVENT_DESTROY_QP1 0x14UL\n\t#define CREQ_DESTROY_QP1_RESP_EVENT_LAST       CREQ_DESTROY_QP1_RESP_EVENT_DESTROY_QP1\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_create_ah {\n\tu8\topcode;\n\t#define CMDQ_CREATE_AH_OPCODE_CREATE_AH 0x15UL\n\t#define CMDQ_CREATE_AH_OPCODE_LAST     CMDQ_CREATE_AH_OPCODE_CREATE_AH\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le64\tah_handle;\n\t__le32\tdgid[4];\n\tu8\ttype;\n\t#define CMDQ_CREATE_AH_TYPE_V1     0x0UL\n\t#define CMDQ_CREATE_AH_TYPE_V2IPV4 0x2UL\n\t#define CMDQ_CREATE_AH_TYPE_V2IPV6 0x3UL\n\t#define CMDQ_CREATE_AH_TYPE_LAST  CMDQ_CREATE_AH_TYPE_V2IPV6\n\tu8\thop_limit;\n\t__le16\tsgid_index;\n\t__le32\tdest_vlan_id_flow_label;\n\t#define CMDQ_CREATE_AH_FLOW_LABEL_MASK  0xfffffUL\n\t#define CMDQ_CREATE_AH_FLOW_LABEL_SFT   0\n\t#define CMDQ_CREATE_AH_DEST_VLAN_ID_MASK 0xfff00000UL\n\t#define CMDQ_CREATE_AH_DEST_VLAN_ID_SFT 20\n\t__le32\tpd_id;\n\t__le32\tunused_0;\n\t__le16\tdest_mac[3];\n\tu8\ttraffic_class;\n\tu8\tenable_cc;\n\t#define CMDQ_CREATE_AH_ENABLE_CC     0x1UL\n};\n\n \nstruct creq_create_ah_resp {\n\tu8\ttype;\n\t#define CREQ_CREATE_AH_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_CREATE_AH_RESP_TYPE_SFT     0\n\t#define CREQ_CREATE_AH_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_CREATE_AH_RESP_TYPE_LAST     CREQ_CREATE_AH_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_CREATE_AH_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_CREATE_AH_RESP_EVENT_CREATE_AH 0x15UL\n\t#define CREQ_CREATE_AH_RESP_EVENT_LAST     CREQ_CREATE_AH_RESP_EVENT_CREATE_AH\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_destroy_ah {\n\tu8\topcode;\n\t#define CMDQ_DESTROY_AH_OPCODE_DESTROY_AH 0x16UL\n\t#define CMDQ_DESTROY_AH_OPCODE_LAST      CMDQ_DESTROY_AH_OPCODE_DESTROY_AH\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tah_cid;\n\t__le32\tunused_0;\n};\n\n \nstruct creq_destroy_ah_resp {\n\tu8\ttype;\n\t#define CREQ_DESTROY_AH_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_DESTROY_AH_RESP_TYPE_SFT     0\n\t#define CREQ_DESTROY_AH_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_DESTROY_AH_RESP_TYPE_LAST     CREQ_DESTROY_AH_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_DESTROY_AH_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_DESTROY_AH_RESP_EVENT_DESTROY_AH 0x16UL\n\t#define CREQ_DESTROY_AH_RESP_EVENT_LAST      CREQ_DESTROY_AH_RESP_EVENT_DESTROY_AH\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_query_roce_stats {\n\tu8\topcode;\n\t#define CMDQ_QUERY_ROCE_STATS_OPCODE_QUERY_ROCE_STATS 0x8eUL\n\t#define CMDQ_QUERY_ROCE_STATS_OPCODE_LAST    CMDQ_QUERY_ROCE_STATS_OPCODE_QUERY_ROCE_STATS\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t#define CMDQ_QUERY_ROCE_STATS_FLAGS_COLLECTION_ID     0x1UL\n\t#define CMDQ_QUERY_ROCE_STATS_FLAGS_FUNCTION_ID       0x2UL\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\tcollection_id;\n\t__le64\tresp_addr;\n\t__le32\tfunction_id;\n\t#define CMDQ_QUERY_ROCE_STATS_PF_NUM_MASK  0xffUL\n\t#define CMDQ_QUERY_ROCE_STATS_PF_NUM_SFT   0\n\t#define CMDQ_QUERY_ROCE_STATS_VF_NUM_MASK  0xffff00UL\n\t#define CMDQ_QUERY_ROCE_STATS_VF_NUM_SFT   8\n\t#define CMDQ_QUERY_ROCE_STATS_VF_VALID     0x1000000UL\n\t__le32\treserved32;\n};\n\n \nstruct creq_query_roce_stats_resp {\n\tu8\ttype;\n\t#define CREQ_QUERY_ROCE_STATS_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_QUERY_ROCE_STATS_RESP_TYPE_SFT     0\n\t#define CREQ_QUERY_ROCE_STATS_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QUERY_ROCE_STATS_RESP_TYPE_LAST     CREQ_QUERY_ROCE_STATS_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\tsize;\n\tu8\tv;\n\t#define CREQ_QUERY_ROCE_STATS_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QUERY_ROCE_STATS_RESP_EVENT_QUERY_ROCE_STATS 0x8eUL\n\t#define CREQ_QUERY_ROCE_STATS_RESP_EVENT_LAST \\\n\t\tCREQ_QUERY_ROCE_STATS_RESP_EVENT_QUERY_ROCE_STATS\n\tu8\treserved48[6];\n};\n\n \nstruct creq_query_roce_stats_resp_sb {\n\tu8\topcode;\n\t#define CREQ_QUERY_ROCE_STATS_RESP_SB_OPCODE_QUERY_ROCE_STATS 0x8eUL\n\t#define CREQ_QUERY_ROCE_STATS_RESP_SB_OPCODE_LAST \\\n\t\tCREQ_QUERY_ROCE_STATS_RESP_SB_OPCODE_QUERY_ROCE_STATS\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le16\tflags;\n\tu8\tresp_size;\n\tu8\trsvd;\n\t__le32\tnum_counters;\n\t__le32\trsvd1;\n\t__le64\tto_retransmits;\n\t__le64\tseq_err_naks_rcvd;\n\t__le64\tmax_retry_exceeded;\n\t__le64\trnr_naks_rcvd;\n\t__le64\tmissing_resp;\n\t__le64\tunrecoverable_err;\n\t__le64\tbad_resp_err;\n\t__le64\tlocal_qp_op_err;\n\t__le64\tlocal_protection_err;\n\t__le64\tmem_mgmt_op_err;\n\t__le64\tremote_invalid_req_err;\n\t__le64\tremote_access_err;\n\t__le64\tremote_op_err;\n\t__le64\tdup_req;\n\t__le64\tres_exceed_max;\n\t__le64\tres_length_mismatch;\n\t__le64\tres_exceeds_wqe;\n\t__le64\tres_opcode_err;\n\t__le64\tres_rx_invalid_rkey;\n\t__le64\tres_rx_domain_err;\n\t__le64\tres_rx_no_perm;\n\t__le64\tres_rx_range_err;\n\t__le64\tres_tx_invalid_rkey;\n\t__le64\tres_tx_domain_err;\n\t__le64\tres_tx_no_perm;\n\t__le64\tres_tx_range_err;\n\t__le64\tres_irrq_oflow;\n\t__le64\tres_unsup_opcode;\n\t__le64\tres_unaligned_atomic;\n\t__le64\tres_rem_inv_err;\n\t__le64\tres_mem_error;\n\t__le64\tres_srq_err;\n\t__le64\tres_cmp_err;\n\t__le64\tres_invalid_dup_rkey;\n\t__le64\tres_wqe_format_err;\n\t__le64\tres_cq_load_err;\n\t__le64\tres_srq_load_err;\n\t__le64\tres_tx_pci_err;\n\t__le64\tres_rx_pci_err;\n\t__le64\tres_oos_drop_count;\n\t__le64\tactive_qp_count_p0;\n\t__le64\tactive_qp_count_p1;\n\t__le64\tactive_qp_count_p2;\n\t__le64\tactive_qp_count_p3;\n};\n\n \nstruct cmdq_query_roce_stats_ext {\n\tu8\topcode;\n\t#define CMDQ_QUERY_ROCE_STATS_EXT_OPCODE_QUERY_ROCE_STATS 0x92UL\n\t#define CMDQ_QUERY_ROCE_STATS_EXT_OPCODE_LAST \\\n\t\t\tCMDQ_QUERY_ROCE_STATS_EXT_OPCODE_QUERY_ROCE_STATS\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t#define CMDQ_QUERY_ROCE_STATS_EXT_FLAGS_COLLECTION_ID     0x1UL\n\t#define CMDQ_QUERY_ROCE_STATS_EXT_FLAGS_FUNCTION_ID       0x2UL\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\tcollection_id;\n\t__le64\tresp_addr;\n\t__le32\tfunction_id;\n\t#define CMDQ_QUERY_ROCE_STATS_EXT_PF_NUM_MASK  0xffUL\n\t#define CMDQ_QUERY_ROCE_STATS_EXT_PF_NUM_SFT   0\n\t#define CMDQ_QUERY_ROCE_STATS_EXT_VF_NUM_MASK  0xffff00UL\n\t#define CMDQ_QUERY_ROCE_STATS_EXT_VF_NUM_SFT   8\n\t#define CMDQ_QUERY_ROCE_STATS_EXT_VF_VALID     0x1000000UL\n\t__le32\treserved32;\n};\n\n \nstruct creq_query_roce_stats_ext_resp {\n\tu8\ttype;\n\t#define CREQ_QUERY_ROCE_STATS_EXT_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_QUERY_ROCE_STATS_EXT_RESP_TYPE_SFT     0\n\t#define CREQ_QUERY_ROCE_STATS_EXT_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QUERY_ROCE_STATS_EXT_RESP_TYPE_LAST \\\n\t\tCREQ_QUERY_ROCE_STATS_EXT_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\tsize;\n\tu8\tv;\n\t#define CREQ_QUERY_ROCE_STATS_EXT_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QUERY_ROCE_STATS_EXT_RESP_EVENT_QUERY_ROCE_STATS_EXT 0x92UL\n\t#define CREQ_QUERY_ROCE_STATS_EXT_RESP_EVENT_LAST \\\n\t\tCREQ_QUERY_ROCE_STATS_EXT_RESP_EVENT_QUERY_ROCE_STATS_EXT\n\tu8\treserved48[6];\n};\n\n \nstruct creq_query_roce_stats_ext_resp_sb {\n\tu8\topcode;\n\t#define CREQ_QUERY_ROCE_STATS_EXT_RESP_SB_OPCODE_QUERY_ROCE_STATS_EXT 0x92UL\n\t#define CREQ_QUERY_ROCE_STATS_EXT_RESP_SB_OPCODE_LAST \\\n\t\tCREQ_QUERY_ROCE_STATS_EXT_RESP_SB_OPCODE_QUERY_ROCE_STATS_EXT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le16\tflags;\n\tu8\tresp_size;\n\tu8\trsvd;\n\t__le64\ttx_atomic_req_pkts;\n\t__le64\ttx_read_req_pkts;\n\t__le64\ttx_read_res_pkts;\n\t__le64\ttx_write_req_pkts;\n\t__le64\ttx_send_req_pkts;\n\t__le64\ttx_roce_pkts;\n\t__le64\ttx_roce_bytes;\n\t__le64\trx_atomic_req_pkts;\n\t__le64\trx_read_req_pkts;\n\t__le64\trx_read_res_pkts;\n\t__le64\trx_write_req_pkts;\n\t__le64\trx_send_req_pkts;\n\t__le64\trx_roce_pkts;\n\t__le64\trx_roce_bytes;\n\t__le64\trx_roce_good_pkts;\n\t__le64\trx_roce_good_bytes;\n\t__le64\trx_out_of_buffer_pkts;\n\t__le64\trx_out_of_sequence_pkts;\n\t__le64\ttx_cnp_pkts;\n\t__le64\trx_cnp_pkts;\n\t__le64\trx_ecn_marked_pkts;\n\t__le64\ttx_cnp_bytes;\n\t__le64\trx_cnp_bytes;\n\t__le64\tseq_err_naks_rcvd;\n\t__le64\trnr_naks_rcvd;\n\t__le64\tmissing_resp;\n\t__le64\tto_retransmit;\n\t__le64\tdup_req;\n};\n\n \nstruct cmdq_query_func {\n\tu8\topcode;\n\t#define CMDQ_QUERY_FUNC_OPCODE_QUERY_FUNC 0x83UL\n\t#define CMDQ_QUERY_FUNC_OPCODE_LAST      CMDQ_QUERY_FUNC_OPCODE_QUERY_FUNC\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n};\n\n \nstruct creq_query_func_resp {\n\tu8\ttype;\n\t#define CREQ_QUERY_FUNC_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_QUERY_FUNC_RESP_TYPE_SFT     0\n\t#define CREQ_QUERY_FUNC_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QUERY_FUNC_RESP_TYPE_LAST     CREQ_QUERY_FUNC_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\tsize;\n\tu8\tv;\n\t#define CREQ_QUERY_FUNC_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QUERY_FUNC_RESP_EVENT_QUERY_FUNC 0x83UL\n\t#define CREQ_QUERY_FUNC_RESP_EVENT_LAST      CREQ_QUERY_FUNC_RESP_EVENT_QUERY_FUNC\n\tu8\treserved48[6];\n};\n\n \nstruct creq_query_func_resp_sb {\n\tu8\topcode;\n\t#define CREQ_QUERY_FUNC_RESP_SB_OPCODE_QUERY_FUNC 0x83UL\n\t#define CREQ_QUERY_FUNC_RESP_SB_OPCODE_LAST      CREQ_QUERY_FUNC_RESP_SB_OPCODE_QUERY_FUNC\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le16\tflags;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tmax_mr_size;\n\t__le32\tmax_qp;\n\t__le16\tmax_qp_wr;\n\t__le16\tdev_cap_flags;\n\t#define CREQ_QUERY_FUNC_RESP_SB_RESIZE_QP                      0x1UL\n\t#define CREQ_QUERY_FUNC_RESP_SB_CC_GENERATION_MASK             0xeUL\n\t#define CREQ_QUERY_FUNC_RESP_SB_CC_GENERATION_SFT              1\n\t#define CREQ_QUERY_FUNC_RESP_SB_CC_GENERATION_CC_GEN0            (0x0UL << 1)\n\t#define CREQ_QUERY_FUNC_RESP_SB_CC_GENERATION_CC_GEN1            (0x1UL << 1)\n\t#define CREQ_QUERY_FUNC_RESP_SB_CC_GENERATION_CC_GEN1_EXT        (0x2UL << 1)\n\t#define CREQ_QUERY_FUNC_RESP_SB_CC_GENERATION_LAST \\\n\t\tCREQ_QUERY_FUNC_RESP_SB_CC_GENERATION_CC_GEN1_EXT\n\t#define CREQ_QUERY_FUNC_RESP_SB_EXT_STATS                      0x10UL\n\t#define CREQ_QUERY_FUNC_RESP_SB_MR_REGISTER_ALLOC              0x20UL\n\t#define CREQ_QUERY_FUNC_RESP_SB_OPTIMIZED_TRANSMIT_ENABLED     0x40UL\n\t#define CREQ_QUERY_FUNC_RESP_SB_CQE_V2                         0x80UL\n\t#define CREQ_QUERY_FUNC_RESP_SB_PINGPONG_PUSH_MODE             0x100UL\n\t#define CREQ_QUERY_FUNC_RESP_SB_HW_REQUESTER_RETX_ENABLED      0x200UL\n\t#define CREQ_QUERY_FUNC_RESP_SB_HW_RESPONDER_RETX_ENABLED      0x400UL\n\t__le32\tmax_cq;\n\t__le32\tmax_cqe;\n\t__le32\tmax_pd;\n\tu8\tmax_sge;\n\tu8\tmax_srq_sge;\n\tu8\tmax_qp_rd_atom;\n\tu8\tmax_qp_init_rd_atom;\n\t__le32\tmax_mr;\n\t__le32\tmax_mw;\n\t__le32\tmax_raw_eth_qp;\n\t__le32\tmax_ah;\n\t__le32\tmax_fmr;\n\t__le32\tmax_srq_wr;\n\t__le32\tmax_pkeys;\n\t__le32\tmax_inline_data;\n\tu8\tmax_map_per_fmr;\n\tu8\tl2_db_space_size;\n\t__le16\tmax_srq;\n\t__le32\tmax_gid;\n\t__le32\ttqm_alloc_reqs[12];\n\t__le32\tmax_dpi;\n\tu8\tmax_sge_var_wqe;\n\tu8\treserved_8;\n\t__le16\tmax_inline_data_var_wqe;\n};\n\n \nstruct cmdq_set_func_resources {\n\tu8\topcode;\n\t#define CMDQ_SET_FUNC_RESOURCES_OPCODE_SET_FUNC_RESOURCES 0x84UL\n\t#define CMDQ_SET_FUNC_RESOURCES_OPCODE_LAST\\\n\t\t\tCMDQ_SET_FUNC_RESOURCES_OPCODE_SET_FUNC_RESOURCES\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t#define CMDQ_SET_FUNC_RESOURCES_FLAGS_MRAV_RESERVATION_SPLIT     0x1UL\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tnumber_of_qp;\n\t__le32\tnumber_of_mrw;\n\t__le32\tnumber_of_srq;\n\t__le32\tnumber_of_cq;\n\t__le32\tmax_qp_per_vf;\n\t__le32\tmax_mrw_per_vf;\n\t__le32\tmax_srq_per_vf;\n\t__le32\tmax_cq_per_vf;\n\t__le32\tmax_gid_per_vf;\n\t__le32\tstat_ctx_id;\n};\n\n \nstruct creq_set_func_resources_resp {\n\tu8\ttype;\n\t#define CREQ_SET_FUNC_RESOURCES_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_SET_FUNC_RESOURCES_RESP_TYPE_SFT     0\n\t#define CREQ_SET_FUNC_RESOURCES_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_SET_FUNC_RESOURCES_RESP_TYPE_LAST CREQ_SET_FUNC_RESOURCES_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\treserved32;\n\tu8\tv;\n\t#define CREQ_SET_FUNC_RESOURCES_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_SET_FUNC_RESOURCES_RESP_EVENT_SET_FUNC_RESOURCES 0x84UL\n\t#define CREQ_SET_FUNC_RESOURCES_RESP_EVENT_LAST \\\n\t\tCREQ_SET_FUNC_RESOURCES_RESP_EVENT_SET_FUNC_RESOURCES\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_map_tc_to_cos {\n\tu8\topcode;\n\t#define CMDQ_MAP_TC_TO_COS_OPCODE_MAP_TC_TO_COS 0x8aUL\n\t#define CMDQ_MAP_TC_TO_COS_OPCODE_LAST         CMDQ_MAP_TC_TO_COS_OPCODE_MAP_TC_TO_COS\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le16\tcos0;\n\t#define CMDQ_MAP_TC_TO_COS_COS0_NO_CHANGE 0xffffUL\n\t#define CMDQ_MAP_TC_TO_COS_COS0_LAST     CMDQ_MAP_TC_TO_COS_COS0_NO_CHANGE\n\t__le16\tcos1;\n\t#define CMDQ_MAP_TC_TO_COS_COS1_DISABLE   0x8000UL\n\t#define CMDQ_MAP_TC_TO_COS_COS1_NO_CHANGE 0xffffUL\n\t#define CMDQ_MAP_TC_TO_COS_COS1_LAST     CMDQ_MAP_TC_TO_COS_COS1_NO_CHANGE\n\t__le32\tunused_0;\n};\n\n \nstruct creq_map_tc_to_cos_resp {\n\tu8\ttype;\n\t#define CREQ_MAP_TC_TO_COS_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_MAP_TC_TO_COS_RESP_TYPE_SFT     0\n\t#define CREQ_MAP_TC_TO_COS_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_MAP_TC_TO_COS_RESP_TYPE_LAST     CREQ_MAP_TC_TO_COS_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\treserved32;\n\tu8\tv;\n\t#define CREQ_MAP_TC_TO_COS_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_MAP_TC_TO_COS_RESP_EVENT_MAP_TC_TO_COS 0x8aUL\n\t#define CREQ_MAP_TC_TO_COS_RESP_EVENT_LAST CREQ_MAP_TC_TO_COS_RESP_EVENT_MAP_TC_TO_COS\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_query_roce_cc {\n\tu8\topcode;\n\t#define CMDQ_QUERY_ROCE_CC_OPCODE_QUERY_ROCE_CC 0x8dUL\n\t#define CMDQ_QUERY_ROCE_CC_OPCODE_LAST CMDQ_QUERY_ROCE_CC_OPCODE_QUERY_ROCE_CC\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n};\n\n \nstruct creq_query_roce_cc_resp {\n\tu8\ttype;\n\t#define CREQ_QUERY_ROCE_CC_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_TYPE_SFT     0\n\t#define CREQ_QUERY_ROCE_CC_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_TYPE_LAST     CREQ_QUERY_ROCE_CC_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\tsize;\n\tu8\tv;\n\t#define CREQ_QUERY_ROCE_CC_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QUERY_ROCE_CC_RESP_EVENT_QUERY_ROCE_CC 0x8dUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_EVENT_LAST  CREQ_QUERY_ROCE_CC_RESP_EVENT_QUERY_ROCE_CC\n\tu8\treserved48[6];\n};\n\n \nstruct creq_query_roce_cc_resp_sb {\n\tu8\topcode;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_OPCODE_QUERY_ROCE_CC 0x8dUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_OPCODE_LAST \\\n\t\tCREQ_QUERY_ROCE_CC_RESP_SB_OPCODE_QUERY_ROCE_CC\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le16\tflags;\n\tu8\tresp_size;\n\tu8\treserved8;\n\tu8\tenable_cc;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_ENABLE_CC     0x1UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_UNUSED7_MASK  0xfeUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_UNUSED7_SFT   1\n\tu8\ttos_dscp_tos_ecn;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TOS_ECN_MASK 0x3UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TOS_ECN_SFT  0\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TOS_DSCP_MASK 0xfcUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TOS_DSCP_SFT 2\n\tu8\tg;\n\tu8\tnum_phases_per_state;\n\t__le16\tinit_cr;\n\t__le16\tinit_tr;\n\tu8\talt_vlan_pcp;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_ALT_VLAN_PCP_MASK 0x7UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_ALT_VLAN_PCP_SFT 0\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_RSVD1_MASK       0xf8UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_RSVD1_SFT        3\n\tu8\talt_tos_dscp;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_ALT_TOS_DSCP_MASK 0x3fUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_ALT_TOS_DSCP_SFT 0\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_RSVD4_MASK       0xc0UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_RSVD4_SFT        6\n\tu8\tcc_mode;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_CC_MODE_DCTCP         0x0UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_CC_MODE_PROBABILISTIC 0x1UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_CC_MODE_LAST \\\n\t\tCREQ_QUERY_ROCE_CC_RESP_SB_CC_MODE_PROBABILISTIC\n\tu8\ttx_queue;\n\t__le16\trtt;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_RTT_MASK  0x3fffUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_RTT_SFT   0\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_RSVD5_MASK 0xc000UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_RSVD5_SFT 14\n\t__le16\ttcp_cp;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TCP_CP_MASK 0x3ffUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TCP_CP_SFT 0\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_RSVD6_MASK 0xfc00UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_RSVD6_SFT  10\n\t__le16\tinactivity_th;\n\tu8\tpkts_per_phase;\n\tu8\ttime_per_phase;\n\t__le32\treserved32;\n};\n\n \nstruct creq_query_roce_cc_resp_sb_tlv {\n\t__le16\tcmd_discr;\n\tu8\treserved_8b;\n\tu8\ttlv_flags;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TLV_FLAGS_MORE         0x1UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TLV_FLAGS_MORE_LAST      0x0UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TLV_FLAGS_MORE_NOT_LAST  0x1UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TLV_FLAGS_REQUIRED     0x2UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TLV_FLAGS_REQUIRED_NO    (0x0UL << 1)\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TLV_FLAGS_REQUIRED_YES   (0x1UL << 1)\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TLV_FLAGS_REQUIRED_LAST \\\n\t\tCREQ_QUERY_ROCE_CC_RESP_SB_TLV_TLV_FLAGS_REQUIRED_YES\n\t__le16\ttlv_type;\n\t__le16\tlength;\n\tu8\ttotal_size;\n\tu8\treserved56[7];\n\tu8\topcode;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_OPCODE_QUERY_ROCE_CC 0x8dUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_OPCODE_LAST \\\n\t\tCREQ_QUERY_ROCE_CC_RESP_SB_TLV_OPCODE_QUERY_ROCE_CC\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le16\tflags;\n\tu8\tresp_size;\n\tu8\treserved8;\n\tu8\tenable_cc;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_ENABLE_CC     0x1UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_UNUSED7_MASK  0xfeUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_UNUSED7_SFT   1\n\tu8\ttos_dscp_tos_ecn;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TOS_ECN_MASK 0x3UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TOS_ECN_SFT  0\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TOS_DSCP_MASK 0xfcUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TOS_DSCP_SFT 2\n\tu8\tg;\n\tu8\tnum_phases_per_state;\n\t__le16\tinit_cr;\n\t__le16\tinit_tr;\n\tu8\talt_vlan_pcp;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_ALT_VLAN_PCP_MASK 0x7UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_ALT_VLAN_PCP_SFT 0\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_RSVD1_MASK       0xf8UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_RSVD1_SFT        3\n\tu8\talt_tos_dscp;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_ALT_TOS_DSCP_MASK 0x3fUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_ALT_TOS_DSCP_SFT 0\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_RSVD4_MASK       0xc0UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_RSVD4_SFT        6\n\tu8\tcc_mode;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_CC_MODE_DCTCP         0x0UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_CC_MODE_PROBABILISTIC 0x1UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_CC_MODE_LAST\\\n\t\tCREQ_QUERY_ROCE_CC_RESP_SB_TLV_CC_MODE_PROBABILISTIC\n\tu8\ttx_queue;\n\t__le16\trtt;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_RTT_MASK  0x3fffUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_RTT_SFT   0\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_RSVD5_MASK 0xc000UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_RSVD5_SFT 14\n\t__le16\ttcp_cp;\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TCP_CP_MASK 0x3ffUL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_TCP_CP_SFT 0\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_RSVD6_MASK 0xfc00UL\n\t#define CREQ_QUERY_ROCE_CC_RESP_SB_TLV_RSVD6_SFT  10\n\t__le16\tinactivity_th;\n\tu8\tpkts_per_phase;\n\tu8\ttime_per_phase;\n\t__le32\treserved32;\n};\n\n \nstruct creq_query_roce_cc_gen1_resp_sb_tlv {\n\t__le16\tcmd_discr;\n\tu8\treserved_8b;\n\tu8\ttlv_flags;\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_TLV_FLAGS_MORE         0x1UL\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_TLV_FLAGS_MORE_LAST      0x0UL\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_TLV_FLAGS_MORE_NOT_LAST  0x1UL\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_TLV_FLAGS_REQUIRED     0x2UL\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_TLV_FLAGS_REQUIRED_NO    (0x0UL << 1)\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_TLV_FLAGS_REQUIRED_YES   (0x1UL << 1)\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_TLV_FLAGS_REQUIRED_LAST \\\n\t\tCREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_TLV_FLAGS_REQUIRED_YES\n\t__le16\ttlv_type;\n\t__le16\tlength;\n\t__le64\treserved64;\n\t__le16\tinactivity_th_hi;\n\t__le16\tmin_time_between_cnps;\n\t__le16\tinit_cp;\n\tu8\ttr_update_mode;\n\tu8\ttr_update_cycles;\n\tu8\tfr_num_rtts;\n\tu8\tai_rate_increase;\n\t__le16\treduction_relax_rtts_th;\n\t__le16\tadditional_relax_cr_th;\n\t__le16\tcr_min_th;\n\tu8\tbw_avg_weight;\n\tu8\tactual_cr_factor;\n\t__le16\tmax_cp_cr_th;\n\tu8\tcp_bias_en;\n\tu8\tcp_bias;\n\tu8\tcnp_ecn;\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_CNP_ECN_NOT_ECT 0x0UL\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_CNP_ECN_ECT_1   0x1UL\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_CNP_ECN_ECT_0   0x2UL\n\t#define CREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_CNP_ECN_LAST \\\n\t\tCREQ_QUERY_ROCE_CC_GEN1_RESP_SB_TLV_CNP_ECN_ECT_0\n\tu8\trtt_jitter_en;\n\t__le16\tlink_bytes_per_usec;\n\t__le16\treset_cc_cr_th;\n\tu8\tcr_width;\n\tu8\tquota_period_min;\n\tu8\tquota_period_max;\n\tu8\tquota_period_abs_max;\n\t__le16\ttr_lower_bound;\n\tu8\tcr_prob_factor;\n\tu8\ttr_prob_factor;\n\t__le16\tfairness_cr_th;\n\tu8\tred_div;\n\tu8\tcnp_ratio_th;\n\t__le16\texp_ai_rtts;\n\tu8\texp_ai_cr_cp_ratio;\n\tu8\tuse_rate_table;\n\t__le16\tcp_exp_update_th;\n\t__le16\thigh_exp_ai_rtts_th1;\n\t__le16\thigh_exp_ai_rtts_th2;\n\t__le16\tactual_cr_cong_free_rtts_th;\n\t__le16\tsevere_cong_cr_th1;\n\t__le16\tsevere_cong_cr_th2;\n\t__le32\tlink64B_per_rtt;\n\tu8\tcc_ack_bytes;\n\tu8\treduce_init_en;\n\t__le16\treduce_init_cong_free_rtts_th;\n\tu8\trandom_no_red_en;\n\tu8\tactual_cr_shift_correction_en;\n\tu8\tquota_period_adjust_en;\n\tu8\treserved[5];\n};\n\n \nstruct cmdq_modify_roce_cc {\n\tu8\topcode;\n\t#define CMDQ_MODIFY_ROCE_CC_OPCODE_MODIFY_ROCE_CC 0x8cUL\n\t#define CMDQ_MODIFY_ROCE_CC_OPCODE_LAST          CMDQ_MODIFY_ROCE_CC_OPCODE_MODIFY_ROCE_CC\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tmodify_mask;\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_ENABLE_CC            0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_G                    0x2UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_NUMPHASEPERSTATE     0x4UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_INIT_CR              0x8UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_INIT_TR              0x10UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_TOS_ECN              0x20UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_TOS_DSCP             0x40UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_ALT_VLAN_PCP         0x80UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_ALT_TOS_DSCP         0x100UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_RTT                  0x200UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_CC_MODE              0x400UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_TCP_CP               0x800UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_TX_QUEUE             0x1000UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_INACTIVITY_CP        0x2000UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_TIME_PER_PHASE       0x4000UL\n\t#define CMDQ_MODIFY_ROCE_CC_MODIFY_MASK_PKTS_PER_PHASE       0x8000UL\n\tu8\tenable_cc;\n\t#define CMDQ_MODIFY_ROCE_CC_ENABLE_CC     0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_RSVD1_MASK    0xfeUL\n\t#define CMDQ_MODIFY_ROCE_CC_RSVD1_SFT     1\n\tu8\tg;\n\tu8\tnum_phases_per_state;\n\tu8\tpkts_per_phase;\n\t__le16\tinit_cr;\n\t__le16\tinit_tr;\n\tu8\ttos_dscp_tos_ecn;\n\t#define CMDQ_MODIFY_ROCE_CC_TOS_ECN_MASK 0x3UL\n\t#define CMDQ_MODIFY_ROCE_CC_TOS_ECN_SFT  0\n\t#define CMDQ_MODIFY_ROCE_CC_TOS_DSCP_MASK 0xfcUL\n\t#define CMDQ_MODIFY_ROCE_CC_TOS_DSCP_SFT 2\n\tu8\talt_vlan_pcp;\n\t#define CMDQ_MODIFY_ROCE_CC_ALT_VLAN_PCP_MASK 0x7UL\n\t#define CMDQ_MODIFY_ROCE_CC_ALT_VLAN_PCP_SFT 0\n\t#define CMDQ_MODIFY_ROCE_CC_RSVD3_MASK       0xf8UL\n\t#define CMDQ_MODIFY_ROCE_CC_RSVD3_SFT        3\n\t__le16\talt_tos_dscp;\n\t#define CMDQ_MODIFY_ROCE_CC_ALT_TOS_DSCP_MASK 0x3fUL\n\t#define CMDQ_MODIFY_ROCE_CC_ALT_TOS_DSCP_SFT 0\n\t#define CMDQ_MODIFY_ROCE_CC_RSVD4_MASK       0xffc0UL\n\t#define CMDQ_MODIFY_ROCE_CC_RSVD4_SFT        6\n\t__le16\trtt;\n\t#define CMDQ_MODIFY_ROCE_CC_RTT_MASK  0x3fffUL\n\t#define CMDQ_MODIFY_ROCE_CC_RTT_SFT   0\n\t#define CMDQ_MODIFY_ROCE_CC_RSVD5_MASK 0xc000UL\n\t#define CMDQ_MODIFY_ROCE_CC_RSVD5_SFT 14\n\t__le16\ttcp_cp;\n\t#define CMDQ_MODIFY_ROCE_CC_TCP_CP_MASK 0x3ffUL\n\t#define CMDQ_MODIFY_ROCE_CC_TCP_CP_SFT 0\n\t#define CMDQ_MODIFY_ROCE_CC_RSVD6_MASK 0xfc00UL\n\t#define CMDQ_MODIFY_ROCE_CC_RSVD6_SFT  10\n\tu8\tcc_mode;\n\t#define CMDQ_MODIFY_ROCE_CC_CC_MODE_DCTCP_CC_MODE         0x0UL\n\t#define CMDQ_MODIFY_ROCE_CC_CC_MODE_PROBABILISTIC_CC_MODE 0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_CC_MODE_LAST CMDQ_MODIFY_ROCE_CC_CC_MODE_PROBABILISTIC_CC_MODE\n\tu8\ttx_queue;\n\t__le16\tinactivity_th;\n\tu8\ttime_per_phase;\n\tu8\treserved8_1;\n\t__le16\treserved16;\n\t__le32\treserved32;\n\t__le64\treserved64;\n};\n\n \nstruct cmdq_modify_roce_cc_tlv {\n\t__le16\tcmd_discr;\n\tu8\treserved_8b;\n\tu8\ttlv_flags;\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TLV_FLAGS_MORE         0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TLV_FLAGS_MORE_LAST      0x0UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TLV_FLAGS_MORE_NOT_LAST  0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TLV_FLAGS_REQUIRED     0x2UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TLV_FLAGS_REQUIRED_NO    (0x0UL << 1)\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TLV_FLAGS_REQUIRED_YES   (0x1UL << 1)\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TLV_FLAGS_REQUIRED_LAST \\\n\t\tCMDQ_MODIFY_ROCE_CC_TLV_TLV_FLAGS_REQUIRED_YES\n\t__le16\ttlv_type;\n\t__le16\tlength;\n\tu8\ttotal_size;\n\tu8\treserved56[7];\n\tu8\topcode;\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_OPCODE_MODIFY_ROCE_CC 0x8cUL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_OPCODE_LAST CMDQ_MODIFY_ROCE_CC_TLV_OPCODE_MODIFY_ROCE_CC\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tmodify_mask;\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_ENABLE_CC            0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_G                    0x2UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_NUMPHASEPERSTATE     0x4UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_INIT_CR              0x8UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_INIT_TR              0x10UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_TOS_ECN              0x20UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_TOS_DSCP             0x40UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_ALT_VLAN_PCP         0x80UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_ALT_TOS_DSCP         0x100UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_RTT                  0x200UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_CC_MODE              0x400UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_TCP_CP               0x800UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_TX_QUEUE             0x1000UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_INACTIVITY_CP        0x2000UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_TIME_PER_PHASE       0x4000UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_MODIFY_MASK_PKTS_PER_PHASE       0x8000UL\n\tu8\tenable_cc;\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_ENABLE_CC     0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RSVD1_MASK    0xfeUL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RSVD1_SFT     1\n\tu8\tg;\n\tu8\tnum_phases_per_state;\n\tu8\tpkts_per_phase;\n\t__le16\tinit_cr;\n\t__le16\tinit_tr;\n\tu8\ttos_dscp_tos_ecn;\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TOS_ECN_MASK 0x3UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TOS_ECN_SFT  0\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TOS_DSCP_MASK 0xfcUL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TOS_DSCP_SFT 2\n\tu8\talt_vlan_pcp;\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_ALT_VLAN_PCP_MASK 0x7UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_ALT_VLAN_PCP_SFT 0\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RSVD3_MASK       0xf8UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RSVD3_SFT        3\n\t__le16\talt_tos_dscp;\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_ALT_TOS_DSCP_MASK 0x3fUL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_ALT_TOS_DSCP_SFT 0\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RSVD4_MASK       0xffc0UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RSVD4_SFT        6\n\t__le16\trtt;\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RTT_MASK  0x3fffUL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RTT_SFT   0\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RSVD5_MASK 0xc000UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RSVD5_SFT 14\n\t__le16\ttcp_cp;\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TCP_CP_MASK 0x3ffUL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_TCP_CP_SFT 0\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RSVD6_MASK 0xfc00UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_RSVD6_SFT  10\n\tu8\tcc_mode;\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_CC_MODE_DCTCP_CC_MODE         0x0UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_CC_MODE_PROBABILISTIC_CC_MODE 0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_TLV_CC_MODE_LAST\\\n\t\tCMDQ_MODIFY_ROCE_CC_TLV_CC_MODE_PROBABILISTIC_CC_MODE\n\tu8\ttx_queue;\n\t__le16\tinactivity_th;\n\tu8\ttime_per_phase;\n\tu8\treserved8_1;\n\t__le16\treserved16;\n\t__le32\treserved32;\n\t__le64\treserved64;\n\t__le64\treservedtlvpad;\n};\n\n \nstruct cmdq_modify_roce_cc_gen1_tlv {\n\t__le16\tcmd_discr;\n\tu8\treserved_8b;\n\tu8\ttlv_flags;\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_TLV_FLAGS_MORE         0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_TLV_FLAGS_MORE_LAST      0x0UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_TLV_FLAGS_MORE_NOT_LAST  0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_TLV_FLAGS_REQUIRED     0x2UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_TLV_FLAGS_REQUIRED_NO    (0x0UL << 1)\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_TLV_FLAGS_REQUIRED_YES   (0x1UL << 1)\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_TLV_FLAGS_REQUIRED_LAST\\\n\t\tCMDQ_MODIFY_ROCE_CC_GEN1_TLV_TLV_FLAGS_REQUIRED_YES\n\t__le16\ttlv_type;\n\t__le16\tlength;\n\t__le64\treserved64;\n\t__le64\tmodify_mask;\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_MIN_TIME_BETWEEN_CNPS       0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_INIT_CP                     0x2UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_TR_UPDATE_MODE              0x4UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_TR_UPDATE_CYCLES            0x8UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_FR_NUM_RTTS                 0x10UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_AI_RATE_INCREASE            0x20UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_REDUCTION_RELAX_RTTS_TH     0x40UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_ADDITIONAL_RELAX_CR_TH      0x80UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_CR_MIN_TH                   0x100UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_BW_AVG_WEIGHT               0x200UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_ACTUAL_CR_FACTOR            0x400UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_MAX_CP_CR_TH                0x800UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_CP_BIAS_EN                  0x1000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_CP_BIAS                     0x2000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_CNP_ECN                     0x4000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_RTT_JITTER_EN               0x8000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_LINK_BYTES_PER_USEC         0x10000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_RESET_CC_CR_TH              0x20000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_CR_WIDTH                    0x40000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_QUOTA_PERIOD_MIN            0x80000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_QUOTA_PERIOD_MAX            0x100000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_QUOTA_PERIOD_ABS_MAX        0x200000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_TR_LOWER_BOUND              0x400000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_CR_PROB_FACTOR              0x800000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_TR_PROB_FACTOR              0x1000000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_FAIRNESS_CR_TH              0x2000000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_RED_DIV                     0x4000000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_CNP_RATIO_TH                0x8000000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_EXP_AI_RTTS                 0x10000000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_EXP_AI_CR_CP_RATIO          0x20000000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_CP_EXP_UPDATE_TH            0x40000000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_HIGH_EXP_AI_RTTS_TH1        0x80000000UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_HIGH_EXP_AI_RTTS_TH2        0x100000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_USE_RATE_TABLE              0x200000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_LINK64B_PER_RTT             0x400000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_ACTUAL_CR_CONG_FREE_RTTS_TH 0x800000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_SEVERE_CONG_CR_TH1          0x1000000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_SEVERE_CONG_CR_TH2          0x2000000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_CC_ACK_BYTES                0x4000000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_REDUCE_INIT_EN              0x8000000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_REDUCE_INIT_CONG_FREE_RTTS_TH \\\n\t\t\t\t\t\t\t\t\t\t0x10000000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_RANDOM_NO_RED_EN 0x20000000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_ACTUAL_CR_SHIFT_CORRECTION_EN \\\n\t\t\t\t\t\t\t\t\t\t0x40000000000ULL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_MODIFY_MASK_QUOTA_PERIOD_ADJUST_EN 0x80000000000ULL\n\t__le16\tinactivity_th_hi;\n\t__le16\tmin_time_between_cnps;\n\t__le16\tinit_cp;\n\tu8\ttr_update_mode;\n\tu8\ttr_update_cycles;\n\tu8\tfr_num_rtts;\n\tu8\tai_rate_increase;\n\t__le16\treduction_relax_rtts_th;\n\t__le16\tadditional_relax_cr_th;\n\t__le16\tcr_min_th;\n\tu8\tbw_avg_weight;\n\tu8\tactual_cr_factor;\n\t__le16\tmax_cp_cr_th;\n\tu8\tcp_bias_en;\n\tu8\tcp_bias;\n\tu8\tcnp_ecn;\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_CNP_ECN_NOT_ECT 0x0UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_CNP_ECN_ECT_1   0x1UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_CNP_ECN_ECT_0   0x2UL\n\t#define CMDQ_MODIFY_ROCE_CC_GEN1_TLV_CNP_ECN_LAST CMDQ_MODIFY_ROCE_CC_GEN1_TLV_CNP_ECN_ECT_0\n\tu8\trtt_jitter_en;\n\t__le16\tlink_bytes_per_usec;\n\t__le16\treset_cc_cr_th;\n\tu8\tcr_width;\n\tu8\tquota_period_min;\n\tu8\tquota_period_max;\n\tu8\tquota_period_abs_max;\n\t__le16\ttr_lower_bound;\n\tu8\tcr_prob_factor;\n\tu8\ttr_prob_factor;\n\t__le16\tfairness_cr_th;\n\tu8\tred_div;\n\tu8\tcnp_ratio_th;\n\t__le16\texp_ai_rtts;\n\tu8\texp_ai_cr_cp_ratio;\n\tu8\tuse_rate_table;\n\t__le16\tcp_exp_update_th;\n\t__le16\thigh_exp_ai_rtts_th1;\n\t__le16\thigh_exp_ai_rtts_th2;\n\t__le16\tactual_cr_cong_free_rtts_th;\n\t__le16\tsevere_cong_cr_th1;\n\t__le16\tsevere_cong_cr_th2;\n\t__le32\tlink64B_per_rtt;\n\tu8\tcc_ack_bytes;\n\tu8\treduce_init_en;\n\t__le16\treduce_init_cong_free_rtts_th;\n\tu8\trandom_no_red_en;\n\tu8\tactual_cr_shift_correction_en;\n\tu8\tquota_period_adjust_en;\n\tu8\treserved[5];\n};\n\n \nstruct creq_modify_roce_cc_resp {\n\tu8\ttype;\n\t#define CREQ_MODIFY_ROCE_CC_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_MODIFY_ROCE_CC_RESP_TYPE_SFT     0\n\t#define CREQ_MODIFY_ROCE_CC_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_MODIFY_ROCE_CC_RESP_TYPE_LAST     CREQ_MODIFY_ROCE_CC_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\treserved32;\n\tu8\tv;\n\t#define CREQ_MODIFY_ROCE_CC_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_MODIFY_ROCE_CC_RESP_EVENT_MODIFY_ROCE_CC 0x8cUL\n\t#define CREQ_MODIFY_ROCE_CC_RESP_EVENT_LAST   CREQ_MODIFY_ROCE_CC_RESP_EVENT_MODIFY_ROCE_CC\n\tu8\treserved48[6];\n};\n\n \nstruct cmdq_set_link_aggr_mode_cc {\n\tu8\topcode;\n\t#define CMDQ_SET_LINK_AGGR_MODE_OPCODE_SET_LINK_AGGR_MODE 0x8fUL\n\t#define CMDQ_SET_LINK_AGGR_MODE_OPCODE_LAST \\\n\t\tCMDQ_SET_LINK_AGGR_MODE_OPCODE_SET_LINK_AGGR_MODE\n\tu8\tcmd_size;\n\t__le16\tflags;\n\t__le16\tcookie;\n\tu8\tresp_size;\n\tu8\treserved8;\n\t__le64\tresp_addr;\n\t__le32\tmodify_mask;\n\t#define CMDQ_SET_LINK_AGGR_MODE_MODIFY_MASK_AGGR_EN             0x1UL\n\t#define CMDQ_SET_LINK_AGGR_MODE_MODIFY_MASK_ACTIVE_PORT_MAP     0x2UL\n\t#define CMDQ_SET_LINK_AGGR_MODE_MODIFY_MASK_MEMBER_PORT_MAP     0x4UL\n\t#define CMDQ_SET_LINK_AGGR_MODE_MODIFY_MASK_AGGR_MODE           0x8UL\n\t#define CMDQ_SET_LINK_AGGR_MODE_MODIFY_MASK_STAT_CTX_ID         0x10UL\n\tu8\taggr_enable;\n\t#define CMDQ_SET_LINK_AGGR_MODE_AGGR_ENABLE     0x1UL\n\t#define CMDQ_SET_LINK_AGGR_MODE_RSVD1_MASK      0xfeUL\n\t#define CMDQ_SET_LINK_AGGR_MODE_RSVD1_SFT       1\n\tu8\tactive_port_map;\n\t#define CMDQ_SET_LINK_AGGR_MODE_ACTIVE_PORT_MAP_MASK 0xfUL\n\t#define CMDQ_SET_LINK_AGGR_MODE_ACTIVE_PORT_MAP_SFT 0\n\t#define CMDQ_SET_LINK_AGGR_MODE_RSVD2_MASK          0xf0UL\n\t#define CMDQ_SET_LINK_AGGR_MODE_RSVD2_SFT           4\n\tu8\tmember_port_map;\n\tu8\tlink_aggr_mode;\n\t#define CMDQ_SET_LINK_AGGR_MODE_AGGR_MODE_ACTIVE_ACTIVE 0x1UL\n\t#define CMDQ_SET_LINK_AGGR_MODE_AGGR_MODE_ACTIVE_BACKUP 0x2UL\n\t#define CMDQ_SET_LINK_AGGR_MODE_AGGR_MODE_BALANCE_XOR   0x3UL\n\t#define CMDQ_SET_LINK_AGGR_MODE_AGGR_MODE_802_3_AD      0x4UL\n\t#define CMDQ_SET_LINK_AGGR_MODE_AGGR_MODE_LAST CMDQ_SET_LINK_AGGR_MODE_AGGR_MODE_802_3_AD\n\t__le16\tstat_ctx_id[4];\n\t__le64\trsvd1;\n};\n\n \nstruct creq_set_link_aggr_mode_resources_resp {\n\tu8\ttype;\n\t#define CREQ_SET_LINK_AGGR_MODE_RESP_TYPE_MASK    0x3fUL\n\t#define CREQ_SET_LINK_AGGR_MODE_RESP_TYPE_SFT     0\n\t#define CREQ_SET_LINK_AGGR_MODE_RESP_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_SET_LINK_AGGR_MODE_RESP_TYPE_LAST CREQ_SET_LINK_AGGR_MODE_RESP_TYPE_QP_EVENT\n\tu8\tstatus;\n\t__le16\tcookie;\n\t__le32\treserved32;\n\tu8\tv;\n\t#define CREQ_SET_LINK_AGGR_MODE_RESP_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_SET_LINK_AGGR_MODE_RESP_EVENT_SET_LINK_AGGR_MODE 0x8fUL\n\t#define CREQ_SET_LINK_AGGR_MODE_RESP_EVENT_LAST\\\n\t\tCREQ_SET_LINK_AGGR_MODE_RESP_EVENT_SET_LINK_AGGR_MODE\n\tu8\treserved48[6];\n};\n\n \nstruct creq_func_event {\n\tu8\ttype;\n\t#define CREQ_FUNC_EVENT_TYPE_MASK      0x3fUL\n\t#define CREQ_FUNC_EVENT_TYPE_SFT       0\n\t#define CREQ_FUNC_EVENT_TYPE_FUNC_EVENT  0x3aUL\n\t#define CREQ_FUNC_EVENT_TYPE_LAST       CREQ_FUNC_EVENT_TYPE_FUNC_EVENT\n\tu8\treserved56[7];\n\tu8\tv;\n\t#define CREQ_FUNC_EVENT_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_FUNC_EVENT_EVENT_TX_WQE_ERROR       0x1UL\n\t#define CREQ_FUNC_EVENT_EVENT_TX_DATA_ERROR      0x2UL\n\t#define CREQ_FUNC_EVENT_EVENT_RX_WQE_ERROR       0x3UL\n\t#define CREQ_FUNC_EVENT_EVENT_RX_DATA_ERROR      0x4UL\n\t#define CREQ_FUNC_EVENT_EVENT_CQ_ERROR           0x5UL\n\t#define CREQ_FUNC_EVENT_EVENT_TQM_ERROR          0x6UL\n\t#define CREQ_FUNC_EVENT_EVENT_CFCQ_ERROR         0x7UL\n\t#define CREQ_FUNC_EVENT_EVENT_CFCS_ERROR         0x8UL\n\t#define CREQ_FUNC_EVENT_EVENT_CFCC_ERROR         0x9UL\n\t#define CREQ_FUNC_EVENT_EVENT_CFCM_ERROR         0xaUL\n\t#define CREQ_FUNC_EVENT_EVENT_TIM_ERROR          0xbUL\n\t#define CREQ_FUNC_EVENT_EVENT_VF_COMM_REQUEST    0x80UL\n\t#define CREQ_FUNC_EVENT_EVENT_RESOURCE_EXHAUSTED 0x81UL\n\t#define CREQ_FUNC_EVENT_EVENT_LAST              CREQ_FUNC_EVENT_EVENT_RESOURCE_EXHAUSTED\n\tu8\treserved48[6];\n};\n\n \nstruct creq_qp_event {\n\tu8\ttype;\n\t#define CREQ_QP_EVENT_TYPE_MASK    0x3fUL\n\t#define CREQ_QP_EVENT_TYPE_SFT     0\n\t#define CREQ_QP_EVENT_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QP_EVENT_TYPE_LAST     CREQ_QP_EVENT_TYPE_QP_EVENT\n\tu8\tstatus;\n\t#define CREQ_QP_EVENT_STATUS_SUCCESS           0x0UL\n\t#define CREQ_QP_EVENT_STATUS_FAIL              0x1UL\n\t#define CREQ_QP_EVENT_STATUS_RESOURCES         0x2UL\n\t#define CREQ_QP_EVENT_STATUS_INVALID_CMD       0x3UL\n\t#define CREQ_QP_EVENT_STATUS_NOT_IMPLEMENTED   0x4UL\n\t#define CREQ_QP_EVENT_STATUS_INVALID_PARAMETER 0x5UL\n\t#define CREQ_QP_EVENT_STATUS_HARDWARE_ERROR    0x6UL\n\t#define CREQ_QP_EVENT_STATUS_INTERNAL_ERROR    0x7UL\n\t#define CREQ_QP_EVENT_STATUS_LAST             CREQ_QP_EVENT_STATUS_INTERNAL_ERROR\n\t__le16\tcookie;\n\t__le32\treserved32;\n\tu8\tv;\n\t#define CREQ_QP_EVENT_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QP_EVENT_EVENT_CREATE_QP             0x1UL\n\t#define CREQ_QP_EVENT_EVENT_DESTROY_QP            0x2UL\n\t#define CREQ_QP_EVENT_EVENT_MODIFY_QP             0x3UL\n\t#define CREQ_QP_EVENT_EVENT_QUERY_QP              0x4UL\n\t#define CREQ_QP_EVENT_EVENT_CREATE_SRQ            0x5UL\n\t#define CREQ_QP_EVENT_EVENT_DESTROY_SRQ           0x6UL\n\t#define CREQ_QP_EVENT_EVENT_QUERY_SRQ             0x8UL\n\t#define CREQ_QP_EVENT_EVENT_CREATE_CQ             0x9UL\n\t#define CREQ_QP_EVENT_EVENT_DESTROY_CQ            0xaUL\n\t#define CREQ_QP_EVENT_EVENT_RESIZE_CQ             0xcUL\n\t#define CREQ_QP_EVENT_EVENT_ALLOCATE_MRW          0xdUL\n\t#define CREQ_QP_EVENT_EVENT_DEALLOCATE_KEY        0xeUL\n\t#define CREQ_QP_EVENT_EVENT_REGISTER_MR           0xfUL\n\t#define CREQ_QP_EVENT_EVENT_DEREGISTER_MR         0x10UL\n\t#define CREQ_QP_EVENT_EVENT_ADD_GID               0x11UL\n\t#define CREQ_QP_EVENT_EVENT_DELETE_GID            0x12UL\n\t#define CREQ_QP_EVENT_EVENT_MODIFY_GID            0x17UL\n\t#define CREQ_QP_EVENT_EVENT_QUERY_GID             0x18UL\n\t#define CREQ_QP_EVENT_EVENT_CREATE_QP1            0x13UL\n\t#define CREQ_QP_EVENT_EVENT_DESTROY_QP1           0x14UL\n\t#define CREQ_QP_EVENT_EVENT_CREATE_AH             0x15UL\n\t#define CREQ_QP_EVENT_EVENT_DESTROY_AH            0x16UL\n\t#define CREQ_QP_EVENT_EVENT_INITIALIZE_FW         0x80UL\n\t#define CREQ_QP_EVENT_EVENT_DEINITIALIZE_FW       0x81UL\n\t#define CREQ_QP_EVENT_EVENT_STOP_FUNC             0x82UL\n\t#define CREQ_QP_EVENT_EVENT_QUERY_FUNC            0x83UL\n\t#define CREQ_QP_EVENT_EVENT_SET_FUNC_RESOURCES    0x84UL\n\t#define CREQ_QP_EVENT_EVENT_READ_CONTEXT          0x85UL\n\t#define CREQ_QP_EVENT_EVENT_MAP_TC_TO_COS         0x8aUL\n\t#define CREQ_QP_EVENT_EVENT_QUERY_VERSION         0x8bUL\n\t#define CREQ_QP_EVENT_EVENT_MODIFY_CC             0x8cUL\n\t#define CREQ_QP_EVENT_EVENT_QUERY_CC              0x8dUL\n\t#define CREQ_QP_EVENT_EVENT_QUERY_ROCE_STATS      0x8eUL\n\t#define CREQ_QP_EVENT_EVENT_SET_LINK_AGGR_MODE    0x8fUL\n\t#define CREQ_QP_EVENT_EVENT_QUERY_QP_EXTEND       0x91UL\n\t#define CREQ_QP_EVENT_EVENT_QP_ERROR_NOTIFICATION 0xc0UL\n\t#define CREQ_QP_EVENT_EVENT_CQ_ERROR_NOTIFICATION 0xc1UL\n\t#define CREQ_QP_EVENT_EVENT_LAST                 CREQ_QP_EVENT_EVENT_CQ_ERROR_NOTIFICATION\n\tu8\treserved48[6];\n};\n\n \nstruct creq_qp_error_notification {\n\tu8\ttype;\n\t#define CREQ_QP_ERROR_NOTIFICATION_TYPE_MASK    0x3fUL\n\t#define CREQ_QP_ERROR_NOTIFICATION_TYPE_SFT     0\n\t#define CREQ_QP_ERROR_NOTIFICATION_TYPE_QP_EVENT  0x38UL\n\t#define CREQ_QP_ERROR_NOTIFICATION_TYPE_LAST     CREQ_QP_ERROR_NOTIFICATION_TYPE_QP_EVENT\n\tu8\tstatus;\n\tu8\treq_slow_path_state;\n\tu8\treq_err_state_reason;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_QP_ERROR_NOTIFICATION_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_QP_ERROR_NOTIFICATION_EVENT_QP_ERROR_NOTIFICATION 0xc0UL\n\t#define CREQ_QP_ERROR_NOTIFICATION_EVENT_LAST \\\n\t\tCREQ_QP_ERROR_NOTIFICATION_EVENT_QP_ERROR_NOTIFICATION\n\tu8\tres_slow_path_state;\n\tu8\tres_err_state_reason;\n\t__le16\tsq_cons_idx;\n\t__le16\trq_cons_idx;\n};\n\n \nstruct creq_cq_error_notification {\n\tu8\ttype;\n\t#define CREQ_CQ_ERROR_NOTIFICATION_TYPE_MASK    0x3fUL\n\t#define CREQ_CQ_ERROR_NOTIFICATION_TYPE_SFT     0\n\t#define CREQ_CQ_ERROR_NOTIFICATION_TYPE_CQ_EVENT  0x38UL\n\t#define CREQ_CQ_ERROR_NOTIFICATION_TYPE_LAST     CREQ_CQ_ERROR_NOTIFICATION_TYPE_CQ_EVENT\n\tu8\tstatus;\n\tu8\tcq_err_reason;\n\t#define CREQ_CQ_ERROR_NOTIFICATION_CQ_ERR_REASON_REQ_CQ_INVALID_ERROR  0x1UL\n\t#define CREQ_CQ_ERROR_NOTIFICATION_CQ_ERR_REASON_REQ_CQ_OVERFLOW_ERROR 0x2UL\n\t#define CREQ_CQ_ERROR_NOTIFICATION_CQ_ERR_REASON_REQ_CQ_LOAD_ERROR     0x3UL\n\t#define CREQ_CQ_ERROR_NOTIFICATION_CQ_ERR_REASON_RES_CQ_INVALID_ERROR  0x4UL\n\t#define CREQ_CQ_ERROR_NOTIFICATION_CQ_ERR_REASON_RES_CQ_OVERFLOW_ERROR 0x5UL\n\t#define CREQ_CQ_ERROR_NOTIFICATION_CQ_ERR_REASON_RES_CQ_LOAD_ERROR     0x6UL\n\t#define CREQ_CQ_ERROR_NOTIFICATION_CQ_ERR_REASON_LAST \\\n\t\t\tCREQ_CQ_ERROR_NOTIFICATION_CQ_ERR_REASON_RES_CQ_LOAD_ERROR\n\tu8\treserved8;\n\t__le32\txid;\n\tu8\tv;\n\t#define CREQ_CQ_ERROR_NOTIFICATION_V     0x1UL\n\tu8\tevent;\n\t#define CREQ_CQ_ERROR_NOTIFICATION_EVENT_CQ_ERROR_NOTIFICATION 0xc1UL\n\t#define CREQ_CQ_ERROR_NOTIFICATION_EVENT_LAST \\\n\t\tCREQ_CQ_ERROR_NOTIFICATION_EVENT_CQ_ERROR_NOTIFICATION\n\tu8\treserved48[6];\n};\n\n \nstruct sq_base {\n\tu8\twqe_type;\n\t#define SQ_BASE_WQE_TYPE_SEND           0x0UL\n\t#define SQ_BASE_WQE_TYPE_SEND_W_IMMEAD  0x1UL\n\t#define SQ_BASE_WQE_TYPE_SEND_W_INVALID 0x2UL\n\t#define SQ_BASE_WQE_TYPE_WRITE_WQE      0x4UL\n\t#define SQ_BASE_WQE_TYPE_WRITE_W_IMMEAD 0x5UL\n\t#define SQ_BASE_WQE_TYPE_READ_WQE       0x6UL\n\t#define SQ_BASE_WQE_TYPE_ATOMIC_CS      0x8UL\n\t#define SQ_BASE_WQE_TYPE_ATOMIC_FA      0xbUL\n\t#define SQ_BASE_WQE_TYPE_LOCAL_INVALID  0xcUL\n\t#define SQ_BASE_WQE_TYPE_FR_PMR         0xdUL\n\t#define SQ_BASE_WQE_TYPE_BIND           0xeUL\n\t#define SQ_BASE_WQE_TYPE_FR_PPMR        0xfUL\n\t#define SQ_BASE_WQE_TYPE_LAST          SQ_BASE_WQE_TYPE_FR_PPMR\n\tu8\tunused_0[7];\n};\n\n \nstruct sq_sge {\n\t__le64\tva_or_pa;\n\t__le32\tl_key;\n\t__le32\tsize;\n};\n\n \nstruct sq_psn_search {\n\t__le32\topcode_start_psn;\n\t#define SQ_PSN_SEARCH_START_PSN_MASK 0xffffffUL\n\t#define SQ_PSN_SEARCH_START_PSN_SFT 0\n\t#define SQ_PSN_SEARCH_OPCODE_MASK   0xff000000UL\n\t#define SQ_PSN_SEARCH_OPCODE_SFT    24\n\t__le32\tflags_next_psn;\n\t#define SQ_PSN_SEARCH_NEXT_PSN_MASK 0xffffffUL\n\t#define SQ_PSN_SEARCH_NEXT_PSN_SFT 0\n\t#define SQ_PSN_SEARCH_FLAGS_MASK   0xff000000UL\n\t#define SQ_PSN_SEARCH_FLAGS_SFT    24\n};\n\n \nstruct sq_psn_search_ext {\n\t__le32\topcode_start_psn;\n\t#define SQ_PSN_SEARCH_EXT_START_PSN_MASK 0xffffffUL\n\t#define SQ_PSN_SEARCH_EXT_START_PSN_SFT 0\n\t#define SQ_PSN_SEARCH_EXT_OPCODE_MASK   0xff000000UL\n\t#define SQ_PSN_SEARCH_EXT_OPCODE_SFT    24\n\t__le32\tflags_next_psn;\n\t#define SQ_PSN_SEARCH_EXT_NEXT_PSN_MASK 0xffffffUL\n\t#define SQ_PSN_SEARCH_EXT_NEXT_PSN_SFT 0\n\t#define SQ_PSN_SEARCH_EXT_FLAGS_MASK   0xff000000UL\n\t#define SQ_PSN_SEARCH_EXT_FLAGS_SFT    24\n\t__le16\tstart_slot_idx;\n\t__le16\treserved16;\n\t__le32\treserved32;\n};\n\n \nstruct sq_send {\n\tu8\twqe_type;\n\t#define SQ_SEND_WQE_TYPE_SEND           0x0UL\n\t#define SQ_SEND_WQE_TYPE_SEND_W_IMMEAD  0x1UL\n\t#define SQ_SEND_WQE_TYPE_SEND_W_INVALID 0x2UL\n\t#define SQ_SEND_WQE_TYPE_LAST          SQ_SEND_WQE_TYPE_SEND_W_INVALID\n\tu8\tflags;\n\t#define SQ_SEND_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK 0xffUL\n\t#define SQ_SEND_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT  0\n\t#define SQ_SEND_FLAGS_SIGNAL_COMP                                            0x1UL\n\t#define SQ_SEND_FLAGS_RD_OR_ATOMIC_FENCE                                     0x2UL\n\t#define SQ_SEND_FLAGS_UC_FENCE                                               0x4UL\n\t#define SQ_SEND_FLAGS_SE                                                     0x8UL\n\t#define SQ_SEND_FLAGS_INLINE                                                 0x10UL\n\t#define SQ_SEND_FLAGS_WQE_TS_EN                                              0x20UL\n\t#define SQ_SEND_FLAGS_DEBUG_TRACE                                            0x40UL\n\tu8\twqe_size;\n\tu8\treserved8_1;\n\t__le32\tinv_key_or_imm_data;\n\t__le32\tlength;\n\t__le32\tq_key;\n\t__le32\tdst_qp;\n\t#define SQ_SEND_DST_QP_MASK 0xffffffUL\n\t#define SQ_SEND_DST_QP_SFT 0\n\t__le32\tavid;\n\t#define SQ_SEND_AVID_MASK 0xfffffUL\n\t#define SQ_SEND_AVID_SFT 0\n\t__le32\treserved32;\n\t__le32\ttimestamp;\n\t#define SQ_SEND_TIMESTAMP_MASK 0xffffffUL\n\t#define SQ_SEND_TIMESTAMP_SFT 0\n\t__le32\tdata[24];\n};\n\n \nstruct sq_send_hdr {\n\tu8\twqe_type;\n\t#define SQ_SEND_HDR_WQE_TYPE_SEND           0x0UL\n\t#define SQ_SEND_HDR_WQE_TYPE_SEND_W_IMMEAD  0x1UL\n\t#define SQ_SEND_HDR_WQE_TYPE_SEND_W_INVALID 0x2UL\n\t#define SQ_SEND_HDR_WQE_TYPE_LAST          SQ_SEND_HDR_WQE_TYPE_SEND_W_INVALID\n\tu8\tflags;\n\t#define SQ_SEND_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK 0xffUL\n\t#define SQ_SEND_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT  0\n\t#define SQ_SEND_HDR_FLAGS_SIGNAL_COMP                                            0x1UL\n\t#define SQ_SEND_HDR_FLAGS_RD_OR_ATOMIC_FENCE                                     0x2UL\n\t#define SQ_SEND_HDR_FLAGS_UC_FENCE                                               0x4UL\n\t#define SQ_SEND_HDR_FLAGS_SE                                                     0x8UL\n\t#define SQ_SEND_HDR_FLAGS_INLINE                                                 0x10UL\n\t#define SQ_SEND_HDR_FLAGS_WQE_TS_EN                                              0x20UL\n\t#define SQ_SEND_HDR_FLAGS_DEBUG_TRACE                                            0x40UL\n\tu8\twqe_size;\n\tu8\treserved8_1;\n\t__le32\tinv_key_or_imm_data;\n\t__le32\tlength;\n\t__le32\tq_key;\n\t__le32\tdst_qp;\n\t#define SQ_SEND_HDR_DST_QP_MASK 0xffffffUL\n\t#define SQ_SEND_HDR_DST_QP_SFT 0\n\t__le32\tavid;\n\t#define SQ_SEND_HDR_AVID_MASK 0xfffffUL\n\t#define SQ_SEND_HDR_AVID_SFT 0\n\t__le32\treserved32;\n\t__le32\ttimestamp;\n\t#define SQ_SEND_HDR_TIMESTAMP_MASK 0xffffffUL\n\t#define SQ_SEND_HDR_TIMESTAMP_SFT 0\n};\n\n \nstruct sq_send_raweth_qp1 {\n\tu8\twqe_type;\n\t#define SQ_SEND_RAWETH_QP1_WQE_TYPE_SEND 0x0UL\n\t#define SQ_SEND_RAWETH_QP1_WQE_TYPE_LAST SQ_SEND_RAWETH_QP1_WQE_TYPE_SEND\n\tu8\tflags;\n\t#define SQ_SEND_RAWETH_QP1_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK \\\n\t\t0xffUL\n\t#define SQ_SEND_RAWETH_QP1_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT \\\n\t\t0\n\t#define SQ_SEND_RAWETH_QP1_FLAGS_SIGNAL_COMP  0x1UL\n\t#define SQ_SEND_RAWETH_QP1_FLAGS_RD_OR_ATOMIC_FENCE  0x2UL\n\t#define SQ_SEND_RAWETH_QP1_FLAGS_UC_FENCE 0x4UL\n\t#define SQ_SEND_RAWETH_QP1_FLAGS_SE\t0x8UL\n\t#define SQ_SEND_RAWETH_QP1_FLAGS_INLINE 0x10UL\n\t#define SQ_SEND_RAWETH_QP1_FLAGS_WQE_TS_EN 0x20UL\n\t#define SQ_SEND_RAWETH_QP1_FLAGS_DEBUG_TRACE 0x40UL\n\tu8\twqe_size;\n\tu8\treserved8;\n\t__le16\tlflags;\n\t#define SQ_SEND_RAWETH_QP1_LFLAGS_TCP_UDP_CHKSUM     0x1UL\n\t#define SQ_SEND_RAWETH_QP1_LFLAGS_IP_CHKSUM          0x2UL\n\t#define SQ_SEND_RAWETH_QP1_LFLAGS_NOCRC              0x4UL\n\t#define SQ_SEND_RAWETH_QP1_LFLAGS_STAMP              0x8UL\n\t#define SQ_SEND_RAWETH_QP1_LFLAGS_T_IP_CHKSUM        0x10UL\n\t#define SQ_SEND_RAWETH_QP1_LFLAGS_ROCE_CRC           0x100UL\n\t#define SQ_SEND_RAWETH_QP1_LFLAGS_FCOE_CRC           0x200UL\n\t__le16\tcfa_action;\n\t__le32\tlength;\n\t__le32\treserved32_1;\n\t__le32\tcfa_meta;\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_VID_MASK     0xfffUL\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_VID_SFT      0\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_DE           0x1000UL\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_PRI_MASK     0xe000UL\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_PRI_SFT      13\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_TPID_MASK    0x70000UL\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_TPID_SFT     16\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_TPID_TPID88A8  (0x0UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_TPID_TPID8100  (0x1UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_TPID_TPID9100  (0x2UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_TPID_TPID9200  (0x3UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_TPID_TPID9300  (0x4UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_TPID_TPIDCFG   (0x5UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_TPID_LAST\\\n\t\tSQ_SEND_RAWETH_QP1_CFA_META_VLAN_TPID_TPIDCFG\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_RESERVED_MASK 0xff80000UL\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_VLAN_RESERVED_SFT 19\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_KEY_MASK          0xf0000000UL\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_KEY_SFT           28\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_KEY_NONE            (0x0UL << 28)\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_KEY_VLAN_TAG        (0x1UL << 28)\n\t#define SQ_SEND_RAWETH_QP1_CFA_META_KEY_LAST SQ_SEND_RAWETH_QP1_CFA_META_KEY_VLAN_TAG\n\t__le32\treserved32_2;\n\t__le32\treserved32_3;\n\t__le32\ttimestamp;\n\t#define SQ_SEND_RAWETH_QP1_TIMESTAMP_MASK 0xffffffUL\n\t#define SQ_SEND_RAWETH_QP1_TIMESTAMP_SFT 0\n\t__le32\tdata[24];\n};\n\n \nstruct sq_send_raweth_qp1_hdr {\n\tu8\twqe_type;\n\t#define SQ_SEND_RAWETH_QP1_HDR_WQE_TYPE_SEND 0x0UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_WQE_TYPE_LAST SQ_SEND_RAWETH_QP1_HDR_WQE_TYPE_SEND\n\tu8\tflags;\n\t#define \\\n\tSQ_SEND_RAWETH_QP1_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK 0xffUL\n\t#define SQ_SEND_RAWETH_QP1_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT\\\n\t\t0\n\t#define SQ_SEND_RAWETH_QP1_HDR_FLAGS_SIGNAL_COMP 0x1UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_FLAGS_RD_OR_ATOMIC_FENCE 0x2UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_FLAGS_UC_FENCE 0x4UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_FLAGS_SE 0x8UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_FLAGS_INLINE 0x10UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_FLAGS_WQE_TS_EN 0x20UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_FLAGS_DEBUG_TRACE 0x40UL\n\tu8\twqe_size;\n\tu8\treserved8;\n\t__le16\tlflags;\n\t#define SQ_SEND_RAWETH_QP1_HDR_LFLAGS_TCP_UDP_CHKSUM     0x1UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_LFLAGS_IP_CHKSUM          0x2UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_LFLAGS_NOCRC              0x4UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_LFLAGS_STAMP              0x8UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_LFLAGS_T_IP_CHKSUM        0x10UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_LFLAGS_ROCE_CRC           0x100UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_LFLAGS_FCOE_CRC           0x200UL\n\t__le16\tcfa_action;\n\t__le32\tlength;\n\t__le32\treserved32_1;\n\t__le32\tcfa_meta;\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_VID_MASK     0xfffUL\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_VID_SFT      0\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_DE           0x1000UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_PRI_MASK     0xe000UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_PRI_SFT      13\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_TPID_MASK    0x70000UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_TPID_SFT     16\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_TPID_TPID88A8  (0x0UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_TPID_TPID8100  (0x1UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_TPID_TPID9100  (0x2UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_TPID_TPID9200  (0x3UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_TPID_TPID9300  (0x4UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_TPID_TPIDCFG   (0x5UL << 16)\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_TPID_LAST\\\n\t\t\tSQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_TPID_TPIDCFG\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_RESERVED_MASK 0xff80000UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_VLAN_RESERVED_SFT 19\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_KEY_MASK          0xf0000000UL\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_KEY_SFT           28\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_KEY_NONE            (0x0UL << 28)\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_KEY_VLAN_TAG        (0x1UL << 28)\n\t#define SQ_SEND_RAWETH_QP1_HDR_CFA_META_KEY_LAST\\\n\t\tSQ_SEND_RAWETH_QP1_HDR_CFA_META_KEY_VLAN_TAG\n\t__le32\treserved32_2;\n\t__le32\treserved32_3;\n\t__le32\ttimestamp;\n\t#define SQ_SEND_RAWETH_QP1_HDR_TIMESTAMP_MASK 0xffffffUL\n\t#define SQ_SEND_RAWETH_QP1_HDR_TIMESTAMP_SFT 0\n};\n\n \nstruct sq_rdma {\n\tu8\twqe_type;\n\t#define SQ_RDMA_WQE_TYPE_WRITE_WQE      0x4UL\n\t#define SQ_RDMA_WQE_TYPE_WRITE_W_IMMEAD 0x5UL\n\t#define SQ_RDMA_WQE_TYPE_READ_WQE       0x6UL\n\t#define SQ_RDMA_WQE_TYPE_LAST          SQ_RDMA_WQE_TYPE_READ_WQE\n\tu8\tflags;\n\t#define SQ_RDMA_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK 0xffUL\n\t#define SQ_RDMA_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT  0\n\t#define SQ_RDMA_FLAGS_SIGNAL_COMP                                            0x1UL\n\t#define SQ_RDMA_FLAGS_RD_OR_ATOMIC_FENCE                                     0x2UL\n\t#define SQ_RDMA_FLAGS_UC_FENCE                                               0x4UL\n\t#define SQ_RDMA_FLAGS_SE                                                     0x8UL\n\t#define SQ_RDMA_FLAGS_INLINE                                                 0x10UL\n\t#define SQ_RDMA_FLAGS_WQE_TS_EN                                              0x20UL\n\t#define SQ_RDMA_FLAGS_DEBUG_TRACE                                            0x40UL\n\tu8\twqe_size;\n\tu8\treserved8;\n\t__le32\timm_data;\n\t__le32\tlength;\n\t__le32\treserved32_1;\n\t__le64\tremote_va;\n\t__le32\tremote_key;\n\t__le32\ttimestamp;\n\t#define SQ_RDMA_TIMESTAMP_MASK 0xffffffUL\n\t#define SQ_RDMA_TIMESTAMP_SFT 0\n\t__le32\tdata[24];\n};\n\n \nstruct sq_rdma_hdr {\n\tu8\twqe_type;\n\t#define SQ_RDMA_HDR_WQE_TYPE_WRITE_WQE      0x4UL\n\t#define SQ_RDMA_HDR_WQE_TYPE_WRITE_W_IMMEAD 0x5UL\n\t#define SQ_RDMA_HDR_WQE_TYPE_READ_WQE       0x6UL\n\t#define SQ_RDMA_HDR_WQE_TYPE_LAST          SQ_RDMA_HDR_WQE_TYPE_READ_WQE\n\tu8\tflags;\n\t#define SQ_RDMA_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK 0xffUL\n\t#define SQ_RDMA_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT  0\n\t#define SQ_RDMA_HDR_FLAGS_SIGNAL_COMP                                            0x1UL\n\t#define SQ_RDMA_HDR_FLAGS_RD_OR_ATOMIC_FENCE                                     0x2UL\n\t#define SQ_RDMA_HDR_FLAGS_UC_FENCE                                               0x4UL\n\t#define SQ_RDMA_HDR_FLAGS_SE                                                     0x8UL\n\t#define SQ_RDMA_HDR_FLAGS_INLINE                                                 0x10UL\n\t#define SQ_RDMA_HDR_FLAGS_WQE_TS_EN                                              0x20UL\n\t#define SQ_RDMA_HDR_FLAGS_DEBUG_TRACE                                            0x40UL\n\tu8\twqe_size;\n\tu8\treserved8;\n\t__le32\timm_data;\n\t__le32\tlength;\n\t__le32\treserved32_1;\n\t__le64\tremote_va;\n\t__le32\tremote_key;\n\t__le32\ttimestamp;\n\t#define SQ_RDMA_HDR_TIMESTAMP_MASK 0xffffffUL\n\t#define SQ_RDMA_HDR_TIMESTAMP_SFT 0\n};\n\n \nstruct sq_atomic {\n\tu8\twqe_type;\n\t#define SQ_ATOMIC_WQE_TYPE_ATOMIC_CS 0x8UL\n\t#define SQ_ATOMIC_WQE_TYPE_ATOMIC_FA 0xbUL\n\t#define SQ_ATOMIC_WQE_TYPE_LAST     SQ_ATOMIC_WQE_TYPE_ATOMIC_FA\n\tu8\tflags;\n\t#define SQ_ATOMIC_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK   0xffUL\n\t#define SQ_ATOMIC_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT    0\n\t#define SQ_ATOMIC_FLAGS_SIGNAL_COMP                                              0x1UL\n\t#define SQ_ATOMIC_FLAGS_RD_OR_ATOMIC_FENCE                                       0x2UL\n\t#define SQ_ATOMIC_FLAGS_UC_FENCE                                                 0x4UL\n\t#define SQ_ATOMIC_FLAGS_SE                                                       0x8UL\n\t#define SQ_ATOMIC_FLAGS_INLINE                                                   0x10UL\n\t#define SQ_ATOMIC_FLAGS_WQE_TS_EN                                                0x20UL\n\t#define SQ_ATOMIC_FLAGS_DEBUG_TRACE                                              0x40UL\n\t__le16\treserved16;\n\t__le32\tremote_key;\n\t__le64\tremote_va;\n\t__le64\tswap_data;\n\t__le64\tcmp_data;\n\t__le32\tdata[24];\n};\n\n \nstruct sq_atomic_hdr {\n\tu8\twqe_type;\n\t#define SQ_ATOMIC_HDR_WQE_TYPE_ATOMIC_CS 0x8UL\n\t#define SQ_ATOMIC_HDR_WQE_TYPE_ATOMIC_FA 0xbUL\n\t#define SQ_ATOMIC_HDR_WQE_TYPE_LAST     SQ_ATOMIC_HDR_WQE_TYPE_ATOMIC_FA\n\tu8\tflags;\n\t#define SQ_ATOMIC_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK 0xffUL\n\t#define SQ_ATOMIC_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT 0\n\t#define SQ_ATOMIC_HDR_FLAGS_SIGNAL_COMP  0x1UL\n\t#define SQ_ATOMIC_HDR_FLAGS_RD_OR_ATOMIC_FENCE  0x2UL\n\t#define SQ_ATOMIC_HDR_FLAGS_UC_FENCE            0x4UL\n\t#define SQ_ATOMIC_HDR_FLAGS_SE                  0x8UL\n\t#define SQ_ATOMIC_HDR_FLAGS_INLINE              0x10UL\n\t#define SQ_ATOMIC_HDR_FLAGS_WQE_TS_EN           0x20UL\n\t#define SQ_ATOMIC_HDR_FLAGS_DEBUG_TRACE         0x40UL\n\t__le16\treserved16;\n\t__le32\tremote_key;\n\t__le64\tremote_va;\n\t__le64\tswap_data;\n\t__le64\tcmp_data;\n};\n\n \nstruct sq_localinvalidate {\n\tu8\twqe_type;\n\t#define SQ_LOCALINVALIDATE_WQE_TYPE_LOCAL_INVALID 0xcUL\n\t#define SQ_LOCALINVALIDATE_WQE_TYPE_LAST         SQ_LOCALINVALIDATE_WQE_TYPE_LOCAL_INVALID\n\tu8\tflags;\n\t#define SQ_LOCALINVALIDATE_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK\\\n\t\t0xffUL\n\t#define SQ_LOCALINVALIDATE_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT\\\n\t\t0\n\t#define SQ_LOCALINVALIDATE_FLAGS_SIGNAL_COMP   0x1UL\n\t#define SQ_LOCALINVALIDATE_FLAGS_RD_OR_ATOMIC_FENCE 0x2UL\n\t#define SQ_LOCALINVALIDATE_FLAGS_UC_FENCE 0x4UL\n\t#define SQ_LOCALINVALIDATE_FLAGS_SE 0x8UL\n\t#define SQ_LOCALINVALIDATE_FLAGS_INLINE 0x10UL\n\t#define SQ_LOCALINVALIDATE_FLAGS_WQE_TS_EN 0x20UL\n\t#define SQ_LOCALINVALIDATE_FLAGS_DEBUG_TRACE 0x40UL\n\t__le16\treserved16;\n\t__le32\tinv_l_key;\n\t__le64\treserved64;\n\tu8\treserved128[16];\n\t__le32\tdata[24];\n};\n\n \nstruct sq_localinvalidate_hdr {\n\tu8\twqe_type;\n\t#define SQ_LOCALINVALIDATE_HDR_WQE_TYPE_LOCAL_INVALID 0xcUL\n\t#define SQ_LOCALINVALIDATE_HDR_WQE_TYPE_LAST SQ_LOCALINVALIDATE_HDR_WQE_TYPE_LOCAL_INVALID\n\tu8\tflags;\n\t#define \\\n\tSQ_LOCALINVALIDATE_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK 0xffUL\n\t#define SQ_LOCALINVALIDATE_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT\\\n\t\t0\n\t#define SQ_LOCALINVALIDATE_HDR_FLAGS_SIGNAL_COMP 0x1UL\n\t#define SQ_LOCALINVALIDATE_HDR_FLAGS_RD_OR_ATOMIC_FENCE 0x2UL\n\t#define SQ_LOCALINVALIDATE_HDR_FLAGS_UC_FENCE 0x4UL\n\t#define SQ_LOCALINVALIDATE_HDR_FLAGS_SE 0x8UL\n\t#define SQ_LOCALINVALIDATE_HDR_FLAGS_INLINE 0x10UL\n\t#define SQ_LOCALINVALIDATE_HDR_FLAGS_WQE_TS_EN  0x20UL\n\t#define SQ_LOCALINVALIDATE_HDR_FLAGS_DEBUG_TRACE 0x40UL\n\t__le16\treserved16;\n\t__le32\tinv_l_key;\n\t__le64\treserved64;\n\tu8\treserved128[16];\n};\n\n \nstruct sq_fr_pmr {\n\tu8\twqe_type;\n\t#define SQ_FR_PMR_WQE_TYPE_FR_PMR 0xdUL\n\t#define SQ_FR_PMR_WQE_TYPE_LAST  SQ_FR_PMR_WQE_TYPE_FR_PMR\n\tu8\tflags;\n\t#define SQ_FR_PMR_FLAGS_SIGNAL_COMP            0x1UL\n\t#define SQ_FR_PMR_FLAGS_RD_OR_ATOMIC_FENCE     0x2UL\n\t#define SQ_FR_PMR_FLAGS_UC_FENCE               0x4UL\n\t#define SQ_FR_PMR_FLAGS_SE                     0x8UL\n\t#define SQ_FR_PMR_FLAGS_INLINE                 0x10UL\n\t#define SQ_FR_PMR_FLAGS_WQE_TS_EN              0x20UL\n\t#define SQ_FR_PMR_FLAGS_DEBUG_TRACE            0x40UL\n\tu8\taccess_cntl;\n\t#define SQ_FR_PMR_ACCESS_CNTL_LOCAL_WRITE       0x1UL\n\t#define SQ_FR_PMR_ACCESS_CNTL_REMOTE_READ       0x2UL\n\t#define SQ_FR_PMR_ACCESS_CNTL_REMOTE_WRITE      0x4UL\n\t#define SQ_FR_PMR_ACCESS_CNTL_REMOTE_ATOMIC     0x8UL\n\t#define SQ_FR_PMR_ACCESS_CNTL_WINDOW_BIND       0x10UL\n\tu8\tzero_based_page_size_log;\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_MASK     0x1fUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_SFT      0\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_4K    0x0UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_8K    0x1UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_16K   0x2UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_32K   0x3UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_64K   0x4UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_128K  0x5UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_256K  0x6UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_512K  0x7UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_1M    0x8UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_2M    0x9UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_4M    0xaUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_8M    0xbUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_16M   0xcUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_32M   0xdUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_64M   0xeUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_128M  0xfUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_256M  0x10UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_512M  0x11UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_1G    0x12UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_2G    0x13UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_4G    0x14UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_8G    0x15UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_16G   0x16UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_32G   0x17UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_64G   0x18UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_128G  0x19UL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_256G  0x1aUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_512G  0x1bUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_1T    0x1cUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_2T    0x1dUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_4T    0x1eUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_8T    0x1fUL\n\t#define SQ_FR_PMR_PAGE_SIZE_LOG_LAST      SQ_FR_PMR_PAGE_SIZE_LOG_PGSZ_8T\n\t#define SQ_FR_PMR_ZERO_BASED             0x20UL\n\t__le32\tl_key;\n\tu8\tlength[5];\n\tu8\treserved8_1;\n\tu8\treserved8_2;\n\tu8\tnumlevels_pbl_page_size_log;\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_MASK     0x1fUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_SFT      0\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_4K    0x0UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_8K    0x1UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_16K   0x2UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_32K   0x3UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_64K   0x4UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_128K  0x5UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_256K  0x6UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_512K  0x7UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_1M    0x8UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_2M    0x9UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_4M    0xaUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_8M    0xbUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_16M   0xcUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_32M   0xdUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_64M   0xeUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_128M  0xfUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_256M  0x10UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_512M  0x11UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_1G    0x12UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_2G    0x13UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_4G    0x14UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_8G    0x15UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_16G   0x16UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_32G   0x17UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_64G   0x18UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_128G  0x19UL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_256G  0x1aUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_512G  0x1bUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_1T    0x1cUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_2T    0x1dUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_4T    0x1eUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_8T    0x1fUL\n\t#define SQ_FR_PMR_PBL_PAGE_SIZE_LOG_LAST      SQ_FR_PMR_PBL_PAGE_SIZE_LOG_PGSZ_8T\n\t#define SQ_FR_PMR_NUMLEVELS_MASK             0xc0UL\n\t#define SQ_FR_PMR_NUMLEVELS_SFT              6\n\t#define SQ_FR_PMR_NUMLEVELS_PHYSICAL           (0x0UL << 6)\n\t#define SQ_FR_PMR_NUMLEVELS_LAYER1             (0x1UL << 6)\n\t#define SQ_FR_PMR_NUMLEVELS_LAYER2             (0x2UL << 6)\n\t#define SQ_FR_PMR_NUMLEVELS_LAST              SQ_FR_PMR_NUMLEVELS_LAYER2\n\t__le64\tpblptr;\n\t__le64\tva;\n\t__le32\tdata[24];\n};\n\n \nstruct sq_fr_pmr_hdr {\n\tu8\twqe_type;\n\t#define SQ_FR_PMR_HDR_WQE_TYPE_FR_PMR 0xdUL\n\t#define SQ_FR_PMR_HDR_WQE_TYPE_LAST  SQ_FR_PMR_HDR_WQE_TYPE_FR_PMR\n\tu8\tflags;\n\t#define SQ_FR_PMR_HDR_FLAGS_SIGNAL_COMP            0x1UL\n\t#define SQ_FR_PMR_HDR_FLAGS_RD_OR_ATOMIC_FENCE     0x2UL\n\t#define SQ_FR_PMR_HDR_FLAGS_UC_FENCE               0x4UL\n\t#define SQ_FR_PMR_HDR_FLAGS_SE                     0x8UL\n\t#define SQ_FR_PMR_HDR_FLAGS_INLINE                 0x10UL\n\t#define SQ_FR_PMR_HDR_FLAGS_WQE_TS_EN              0x20UL\n\t#define SQ_FR_PMR_HDR_FLAGS_DEBUG_TRACE            0x40UL\n\tu8\taccess_cntl;\n\t#define SQ_FR_PMR_HDR_ACCESS_CNTL_LOCAL_WRITE       0x1UL\n\t#define SQ_FR_PMR_HDR_ACCESS_CNTL_REMOTE_READ       0x2UL\n\t#define SQ_FR_PMR_HDR_ACCESS_CNTL_REMOTE_WRITE      0x4UL\n\t#define SQ_FR_PMR_HDR_ACCESS_CNTL_REMOTE_ATOMIC     0x8UL\n\t#define SQ_FR_PMR_HDR_ACCESS_CNTL_WINDOW_BIND       0x10UL\n\tu8\tzero_based_page_size_log;\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_MASK     0x1fUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_SFT      0\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_4K    0x0UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_8K    0x1UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_16K   0x2UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_32K   0x3UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_64K   0x4UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_128K  0x5UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_256K  0x6UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_512K  0x7UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_1M    0x8UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_2M    0x9UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_4M    0xaUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_8M    0xbUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_16M   0xcUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_32M   0xdUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_64M   0xeUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_128M  0xfUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_256M  0x10UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_512M  0x11UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_1G    0x12UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_2G    0x13UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_4G    0x14UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_8G    0x15UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_16G   0x16UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_32G   0x17UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_64G   0x18UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_128G  0x19UL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_256G  0x1aUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_512G  0x1bUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_1T    0x1cUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_2T    0x1dUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_4T    0x1eUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_8T    0x1fUL\n\t#define SQ_FR_PMR_HDR_PAGE_SIZE_LOG_LAST      SQ_FR_PMR_HDR_PAGE_SIZE_LOG_PGSZ_8T\n\t#define SQ_FR_PMR_HDR_ZERO_BASED             0x20UL\n\t__le32\tl_key;\n\tu8\tlength[5];\n\tu8\treserved8_1;\n\tu8\treserved8_2;\n\tu8\tnumlevels_pbl_page_size_log;\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_MASK     0x1fUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_SFT      0\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_4K    0x0UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_8K    0x1UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_16K   0x2UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_32K   0x3UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_64K   0x4UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_128K  0x5UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_256K  0x6UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_512K  0x7UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_1M    0x8UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_2M    0x9UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_4M    0xaUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_8M    0xbUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_16M   0xcUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_32M   0xdUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_64M   0xeUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_128M  0xfUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_256M  0x10UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_512M  0x11UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_1G    0x12UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_2G    0x13UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_4G    0x14UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_8G    0x15UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_16G   0x16UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_32G   0x17UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_64G   0x18UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_128G  0x19UL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_256G  0x1aUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_512G  0x1bUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_1T    0x1cUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_2T    0x1dUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_4T    0x1eUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_8T    0x1fUL\n\t#define SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_LAST      SQ_FR_PMR_HDR_PBL_PAGE_SIZE_LOG_PGSZ_8T\n\t#define SQ_FR_PMR_HDR_NUMLEVELS_MASK             0xc0UL\n\t#define SQ_FR_PMR_HDR_NUMLEVELS_SFT              6\n\t#define SQ_FR_PMR_HDR_NUMLEVELS_PHYSICAL           (0x0UL << 6)\n\t#define SQ_FR_PMR_HDR_NUMLEVELS_LAYER1             (0x1UL << 6)\n\t#define SQ_FR_PMR_HDR_NUMLEVELS_LAYER2             (0x2UL << 6)\n\t#define SQ_FR_PMR_HDR_NUMLEVELS_LAST              SQ_FR_PMR_HDR_NUMLEVELS_LAYER2\n\t__le64\tpblptr;\n\t__le64\tva;\n};\n\n \nstruct sq_bind {\n\tu8\twqe_type;\n\t#define SQ_BIND_WQE_TYPE_BIND 0xeUL\n\t#define SQ_BIND_WQE_TYPE_LAST SQ_BIND_WQE_TYPE_BIND\n\tu8\tflags;\n\t#define SQ_BIND_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK 0xffUL\n\t#define SQ_BIND_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT  0\n\t#define SQ_BIND_FLAGS_SIGNAL_COMP                                            0x1UL\n\t#define SQ_BIND_FLAGS_RD_OR_ATOMIC_FENCE                                     0x2UL\n\t#define SQ_BIND_FLAGS_UC_FENCE                                               0x4UL\n\t#define SQ_BIND_FLAGS_SE                                                     0x8UL\n\t#define SQ_BIND_FLAGS_INLINE                                                 0x10UL\n\t#define SQ_BIND_FLAGS_WQE_TS_EN                                              0x20UL\n\t#define SQ_BIND_FLAGS_DEBUG_TRACE                                            0x40UL\n\tu8\taccess_cntl;\n\t#define \\\n\tSQ_BIND_ACCESS_CNTL_WINDOW_BIND_REMOTE_ATOMIC_REMOTE_WRITE_REMOTE_READ_LOCAL_WRITE_MASK\\\n\t\t0xffUL\n\t#define \\\n\tSQ_BIND_ACCESS_CNTL_WINDOW_BIND_REMOTE_ATOMIC_REMOTE_WRITE_REMOTE_READ_LOCAL_WRITE_SFT 0\n\t#define SQ_BIND_ACCESS_CNTL_LOCAL_WRITE       0x1UL\n\t#define SQ_BIND_ACCESS_CNTL_REMOTE_READ       0x2UL\n\t#define SQ_BIND_ACCESS_CNTL_REMOTE_WRITE      0x4UL\n\t#define SQ_BIND_ACCESS_CNTL_REMOTE_ATOMIC     0x8UL\n\t#define SQ_BIND_ACCESS_CNTL_WINDOW_BIND       0x10UL\n\tu8\treserved8_1;\n\tu8\tmw_type_zero_based;\n\t#define SQ_BIND_ZERO_BASED     0x1UL\n\t#define SQ_BIND_MW_TYPE        0x2UL\n\t#define SQ_BIND_MW_TYPE_TYPE1    (0x0UL << 1)\n\t#define SQ_BIND_MW_TYPE_TYPE2    (0x1UL << 1)\n\t#define SQ_BIND_MW_TYPE_LAST    SQ_BIND_MW_TYPE_TYPE2\n\tu8\treserved8_2;\n\t__le16\treserved16;\n\t__le32\tparent_l_key;\n\t__le32\tl_key;\n\t__le64\tva;\n\tu8\tlength[5];\n\tu8\treserved24[3];\n\t__le32\tdata[24];\n};\n\n \nstruct sq_bind_hdr {\n\tu8\twqe_type;\n\t#define SQ_BIND_HDR_WQE_TYPE_BIND 0xeUL\n\t#define SQ_BIND_HDR_WQE_TYPE_LAST SQ_BIND_HDR_WQE_TYPE_BIND\n\tu8\tflags;\n\t#define SQ_BIND_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_MASK 0xffUL\n\t#define SQ_BIND_HDR_FLAGS_INLINE_SE_UC_FENCE_RD_OR_ATOMIC_FENCE_SIGNAL_COMP_SFT  0\n\t#define SQ_BIND_HDR_FLAGS_SIGNAL_COMP\t\t0x1UL\n\t#define SQ_BIND_HDR_FLAGS_RD_OR_ATOMIC_FENCE\t0x2UL\n\t#define SQ_BIND_HDR_FLAGS_UC_FENCE\t\t0x4UL\n\t#define SQ_BIND_HDR_FLAGS_SE                    0x8UL\n\t#define SQ_BIND_HDR_FLAGS_INLINE                0x10UL\n\t#define SQ_BIND_HDR_FLAGS_WQE_TS_EN             0x20UL\n\t#define SQ_BIND_HDR_FLAGS_DEBUG_TRACE           0x40UL\n\tu8\taccess_cntl;\n\t#define \\\n\tSQ_BIND_HDR_ACCESS_CNTL_WINDOW_BIND_REMOTE_ATOMIC_REMOTE_WRITE_REMOTE_READ_LOCAL_WRITE_MASK\\\n\t\t0xffUL\n\t#define \\\n\tSQ_BIND_HDR_ACCESS_CNTL_WINDOW_BIND_REMOTE_ATOMIC_REMOTE_WRITE_REMOTE_READ_LOCAL_WRITE_SFT \\\n\t\t0\n\t#define SQ_BIND_HDR_ACCESS_CNTL_LOCAL_WRITE\t0x1UL\n\t#define SQ_BIND_HDR_ACCESS_CNTL_REMOTE_READ\t0x2UL\n\t#define SQ_BIND_HDR_ACCESS_CNTL_REMOTE_WRITE    0x4UL\n\t#define SQ_BIND_HDR_ACCESS_CNTL_REMOTE_ATOMIC   0x8UL\n\t#define SQ_BIND_HDR_ACCESS_CNTL_WINDOW_BIND     0x10UL\n\tu8\treserved8_1;\n\tu8\tmw_type_zero_based;\n\t#define SQ_BIND_HDR_ZERO_BASED     0x1UL\n\t#define SQ_BIND_HDR_MW_TYPE        0x2UL\n\t#define SQ_BIND_HDR_MW_TYPE_TYPE1    (0x0UL << 1)\n\t#define SQ_BIND_HDR_MW_TYPE_TYPE2    (0x1UL << 1)\n\t#define SQ_BIND_HDR_MW_TYPE_LAST    SQ_BIND_HDR_MW_TYPE_TYPE2\n\tu8\treserved8_2;\n\t__le16\treserved16;\n\t__le32\tparent_l_key;\n\t__le32\tl_key;\n\t__le64\tva;\n\tu8\tlength[5];\n\tu8\treserved24[3];\n};\n\n \nstruct rq_wqe {\n\tu8\twqe_type;\n\t#define RQ_WQE_WQE_TYPE_RCV 0x80UL\n\t#define RQ_WQE_WQE_TYPE_LAST RQ_WQE_WQE_TYPE_RCV\n\tu8\tflags;\n\tu8\twqe_size;\n\tu8\treserved8;\n\t__le32\treserved32;\n\t__le32\twr_id[2];\n\t#define RQ_WQE_WR_ID_MASK 0xfffffUL\n\t#define RQ_WQE_WR_ID_SFT 0\n\tu8\treserved128[16];\n\t__le32\tdata[24];\n};\n\n \nstruct rq_wqe_hdr {\n\tu8\twqe_type;\n\t#define RQ_WQE_HDR_WQE_TYPE_RCV 0x80UL\n\t#define RQ_WQE_HDR_WQE_TYPE_LAST RQ_WQE_HDR_WQE_TYPE_RCV\n\tu8\tflags;\n\tu8\twqe_size;\n\tu8\treserved8;\n\t__le32\treserved32;\n\t__le32\twr_id[2];\n\t#define RQ_WQE_HDR_WR_ID_MASK 0xfffffUL\n\t#define RQ_WQE_HDR_WR_ID_SFT 0\n\tu8\treserved128[16];\n};\n\n \nstruct cq_base {\n\t__le64\treserved64_1;\n\t__le64\treserved64_2;\n\t__le64\treserved64_3;\n\tu8\tcqe_type_toggle;\n\t#define CQ_BASE_TOGGLE                 0x1UL\n\t#define CQ_BASE_CQE_TYPE_MASK          0x1eUL\n\t#define CQ_BASE_CQE_TYPE_SFT           1\n\t#define CQ_BASE_CQE_TYPE_REQ             (0x0UL << 1)\n\t#define CQ_BASE_CQE_TYPE_RES_RC          (0x1UL << 1)\n\t#define CQ_BASE_CQE_TYPE_RES_UD          (0x2UL << 1)\n\t#define CQ_BASE_CQE_TYPE_RES_RAWETH_QP1  (0x3UL << 1)\n\t#define CQ_BASE_CQE_TYPE_RES_UD_CFA      (0x4UL << 1)\n\t#define CQ_BASE_CQE_TYPE_NO_OP           (0xdUL << 1)\n\t#define CQ_BASE_CQE_TYPE_TERMINAL        (0xeUL << 1)\n\t#define CQ_BASE_CQE_TYPE_CUT_OFF         (0xfUL << 1)\n\t#define CQ_BASE_CQE_TYPE_LAST           CQ_BASE_CQE_TYPE_CUT_OFF\n\tu8\tstatus;\n\t__le16\treserved16;\n\t__le32\treserved32;\n};\n\n \nstruct cq_req {\n\t__le64\tqp_handle;\n\t__le16\tsq_cons_idx;\n\t__le16\treserved16_1;\n\t__le32\treserved32_2;\n\t__le64\treserved64;\n\tu8\tcqe_type_toggle;\n\t#define CQ_REQ_TOGGLE       0x1UL\n\t#define CQ_REQ_CQE_TYPE_MASK 0x1eUL\n\t#define CQ_REQ_CQE_TYPE_SFT 1\n\t#define CQ_REQ_CQE_TYPE_REQ   (0x0UL << 1)\n\t#define CQ_REQ_CQE_TYPE_LAST CQ_REQ_CQE_TYPE_REQ\n\t#define CQ_REQ_PUSH         0x20UL\n\tu8\tstatus;\n\t#define CQ_REQ_STATUS_OK                         0x0UL\n\t#define CQ_REQ_STATUS_BAD_RESPONSE_ERR           0x1UL\n\t#define CQ_REQ_STATUS_LOCAL_LENGTH_ERR           0x2UL\n\t#define CQ_REQ_STATUS_LOCAL_QP_OPERATION_ERR     0x3UL\n\t#define CQ_REQ_STATUS_LOCAL_PROTECTION_ERR       0x4UL\n\t#define CQ_REQ_STATUS_MEMORY_MGT_OPERATION_ERR   0x5UL\n\t#define CQ_REQ_STATUS_REMOTE_INVALID_REQUEST_ERR 0x6UL\n\t#define CQ_REQ_STATUS_REMOTE_ACCESS_ERR          0x7UL\n\t#define CQ_REQ_STATUS_REMOTE_OPERATION_ERR       0x8UL\n\t#define CQ_REQ_STATUS_RNR_NAK_RETRY_CNT_ERR      0x9UL\n\t#define CQ_REQ_STATUS_TRANSPORT_RETRY_CNT_ERR    0xaUL\n\t#define CQ_REQ_STATUS_WORK_REQUEST_FLUSHED_ERR   0xbUL\n\t#define CQ_REQ_STATUS_LAST                      CQ_REQ_STATUS_WORK_REQUEST_FLUSHED_ERR\n\t__le16\treserved16_2;\n\t__le32\treserved32_1;\n};\n\n \nstruct cq_res_rc {\n\t__le32\tlength;\n\t__le32\timm_data_or_inv_r_key;\n\t__le64\tqp_handle;\n\t__le64\tmr_handle;\n\tu8\tcqe_type_toggle;\n\t#define CQ_RES_RC_TOGGLE         0x1UL\n\t#define CQ_RES_RC_CQE_TYPE_MASK  0x1eUL\n\t#define CQ_RES_RC_CQE_TYPE_SFT   1\n\t#define CQ_RES_RC_CQE_TYPE_RES_RC  (0x1UL << 1)\n\t#define CQ_RES_RC_CQE_TYPE_LAST   CQ_RES_RC_CQE_TYPE_RES_RC\n\tu8\tstatus;\n\t#define CQ_RES_RC_STATUS_OK                         0x0UL\n\t#define CQ_RES_RC_STATUS_LOCAL_ACCESS_ERROR         0x1UL\n\t#define CQ_RES_RC_STATUS_LOCAL_LENGTH_ERR           0x2UL\n\t#define CQ_RES_RC_STATUS_LOCAL_PROTECTION_ERR       0x3UL\n\t#define CQ_RES_RC_STATUS_LOCAL_QP_OPERATION_ERR     0x4UL\n\t#define CQ_RES_RC_STATUS_MEMORY_MGT_OPERATION_ERR   0x5UL\n\t#define CQ_RES_RC_STATUS_REMOTE_INVALID_REQUEST_ERR 0x6UL\n\t#define CQ_RES_RC_STATUS_WORK_REQUEST_FLUSHED_ERR   0x7UL\n\t#define CQ_RES_RC_STATUS_HW_FLUSH_ERR               0x8UL\n\t#define CQ_RES_RC_STATUS_LAST                      CQ_RES_RC_STATUS_HW_FLUSH_ERR\n\t__le16\tflags;\n\t#define CQ_RES_RC_FLAGS_SRQ            0x1UL\n\t#define CQ_RES_RC_FLAGS_SRQ_RQ           0x0UL\n\t#define CQ_RES_RC_FLAGS_SRQ_SRQ          0x1UL\n\t#define CQ_RES_RC_FLAGS_SRQ_LAST        CQ_RES_RC_FLAGS_SRQ_SRQ\n\t#define CQ_RES_RC_FLAGS_IMM            0x2UL\n\t#define CQ_RES_RC_FLAGS_INV            0x4UL\n\t#define CQ_RES_RC_FLAGS_RDMA           0x8UL\n\t#define CQ_RES_RC_FLAGS_RDMA_SEND        (0x0UL << 3)\n\t#define CQ_RES_RC_FLAGS_RDMA_RDMA_WRITE  (0x1UL << 3)\n\t#define CQ_RES_RC_FLAGS_RDMA_LAST       CQ_RES_RC_FLAGS_RDMA_RDMA_WRITE\n\t__le32\tsrq_or_rq_wr_id;\n\t#define CQ_RES_RC_SRQ_OR_RQ_WR_ID_MASK 0xfffffUL\n\t#define CQ_RES_RC_SRQ_OR_RQ_WR_ID_SFT 0\n};\n\n \nstruct cq_res_ud {\n\t__le16\tlength;\n\t#define CQ_RES_UD_LENGTH_MASK 0x3fffUL\n\t#define CQ_RES_UD_LENGTH_SFT 0\n\t__le16\tcfa_metadata;\n\t#define CQ_RES_UD_CFA_METADATA_VID_MASK 0xfffUL\n\t#define CQ_RES_UD_CFA_METADATA_VID_SFT 0\n\t#define CQ_RES_UD_CFA_METADATA_DE      0x1000UL\n\t#define CQ_RES_UD_CFA_METADATA_PRI_MASK 0xe000UL\n\t#define CQ_RES_UD_CFA_METADATA_PRI_SFT 13\n\t__le32\timm_data;\n\t__le64\tqp_handle;\n\t__le16\tsrc_mac[3];\n\t__le16\tsrc_qp_low;\n\tu8\tcqe_type_toggle;\n\t#define CQ_RES_UD_TOGGLE         0x1UL\n\t#define CQ_RES_UD_CQE_TYPE_MASK  0x1eUL\n\t#define CQ_RES_UD_CQE_TYPE_SFT   1\n\t#define CQ_RES_UD_CQE_TYPE_RES_UD  (0x2UL << 1)\n\t#define CQ_RES_UD_CQE_TYPE_LAST   CQ_RES_UD_CQE_TYPE_RES_UD\n\tu8\tstatus;\n\t#define CQ_RES_UD_STATUS_OK                       0x0UL\n\t#define CQ_RES_UD_STATUS_LOCAL_ACCESS_ERROR       0x1UL\n\t#define CQ_RES_UD_STATUS_HW_LOCAL_LENGTH_ERR      0x2UL\n\t#define CQ_RES_UD_STATUS_LOCAL_PROTECTION_ERR     0x3UL\n\t#define CQ_RES_UD_STATUS_LOCAL_QP_OPERATION_ERR   0x4UL\n\t#define CQ_RES_UD_STATUS_MEMORY_MGT_OPERATION_ERR 0x5UL\n\t#define CQ_RES_UD_STATUS_WORK_REQUEST_FLUSHED_ERR 0x7UL\n\t#define CQ_RES_UD_STATUS_HW_FLUSH_ERR             0x8UL\n\t#define CQ_RES_UD_STATUS_LAST                    CQ_RES_UD_STATUS_HW_FLUSH_ERR\n\t__le16\tflags;\n\t#define CQ_RES_UD_FLAGS_SRQ                   0x1UL\n\t#define CQ_RES_UD_FLAGS_SRQ_RQ                  0x0UL\n\t#define CQ_RES_UD_FLAGS_SRQ_SRQ                 0x1UL\n\t#define CQ_RES_UD_FLAGS_SRQ_LAST               CQ_RES_UD_FLAGS_SRQ_SRQ\n\t#define CQ_RES_UD_FLAGS_IMM                   0x2UL\n\t#define CQ_RES_UD_FLAGS_UNUSED_MASK           0xcUL\n\t#define CQ_RES_UD_FLAGS_UNUSED_SFT            2\n\t#define CQ_RES_UD_FLAGS_ROCE_IP_VER_MASK      0x30UL\n\t#define CQ_RES_UD_FLAGS_ROCE_IP_VER_SFT       4\n\t#define CQ_RES_UD_FLAGS_ROCE_IP_VER_V1          (0x0UL << 4)\n\t#define CQ_RES_UD_FLAGS_ROCE_IP_VER_V2IPV4      (0x2UL << 4)\n\t#define CQ_RES_UD_FLAGS_ROCE_IP_VER_V2IPV6      (0x3UL << 4)\n\t#define CQ_RES_UD_FLAGS_ROCE_IP_VER_LAST       CQ_RES_UD_FLAGS_ROCE_IP_VER_V2IPV6\n\t#define CQ_RES_UD_FLAGS_META_FORMAT_MASK      0x3c0UL\n\t#define CQ_RES_UD_FLAGS_META_FORMAT_SFT       6\n\t#define CQ_RES_UD_FLAGS_META_FORMAT_NONE        (0x0UL << 6)\n\t#define CQ_RES_UD_FLAGS_META_FORMAT_VLAN        (0x1UL << 6)\n\t#define CQ_RES_UD_FLAGS_META_FORMAT_TUNNEL_ID   (0x2UL << 6)\n\t#define CQ_RES_UD_FLAGS_META_FORMAT_CHDR_DATA   (0x3UL << 6)\n\t#define CQ_RES_UD_FLAGS_META_FORMAT_HDR_OFFSET  (0x4UL << 6)\n\t#define CQ_RES_UD_FLAGS_META_FORMAT_LAST       CQ_RES_UD_FLAGS_META_FORMAT_HDR_OFFSET\n\t#define CQ_RES_UD_FLAGS_EXT_META_FORMAT_MASK  0xc00UL\n\t#define CQ_RES_UD_FLAGS_EXT_META_FORMAT_SFT   10\n\t__le32\tsrc_qp_high_srq_or_rq_wr_id;\n\t#define CQ_RES_UD_SRQ_OR_RQ_WR_ID_MASK 0xfffffUL\n\t#define CQ_RES_UD_SRQ_OR_RQ_WR_ID_SFT 0\n\t#define CQ_RES_UD_SRC_QP_HIGH_MASK    0xff000000UL\n\t#define CQ_RES_UD_SRC_QP_HIGH_SFT     24\n};\n\n \nstruct cq_res_ud_v2 {\n\t__le16\tlength;\n\t#define CQ_RES_UD_V2_LENGTH_MASK 0x3fffUL\n\t#define CQ_RES_UD_V2_LENGTH_SFT 0\n\t__le16\tcfa_metadata0;\n\t#define CQ_RES_UD_V2_CFA_METADATA0_VID_MASK 0xfffUL\n\t#define CQ_RES_UD_V2_CFA_METADATA0_VID_SFT 0\n\t#define CQ_RES_UD_V2_CFA_METADATA0_DE      0x1000UL\n\t#define CQ_RES_UD_V2_CFA_METADATA0_PRI_MASK 0xe000UL\n\t#define CQ_RES_UD_V2_CFA_METADATA0_PRI_SFT 13\n\t__le32\timm_data;\n\t__le64\tqp_handle;\n\t__le16\tsrc_mac[3];\n\t__le16\tsrc_qp_low;\n\tu8\tcqe_type_toggle;\n\t#define CQ_RES_UD_V2_TOGGLE         0x1UL\n\t#define CQ_RES_UD_V2_CQE_TYPE_MASK  0x1eUL\n\t#define CQ_RES_UD_V2_CQE_TYPE_SFT   1\n\t#define CQ_RES_UD_V2_CQE_TYPE_RES_UD  (0x2UL << 1)\n\t#define CQ_RES_UD_V2_CQE_TYPE_LAST   CQ_RES_UD_V2_CQE_TYPE_RES_UD\n\tu8\tstatus;\n\t#define CQ_RES_UD_V2_STATUS_OK                       0x0UL\n\t#define CQ_RES_UD_V2_STATUS_LOCAL_ACCESS_ERROR       0x1UL\n\t#define CQ_RES_UD_V2_STATUS_HW_LOCAL_LENGTH_ERR      0x2UL\n\t#define CQ_RES_UD_V2_STATUS_LOCAL_PROTECTION_ERR     0x3UL\n\t#define CQ_RES_UD_V2_STATUS_LOCAL_QP_OPERATION_ERR   0x4UL\n\t#define CQ_RES_UD_V2_STATUS_MEMORY_MGT_OPERATION_ERR 0x5UL\n\t#define CQ_RES_UD_V2_STATUS_WORK_REQUEST_FLUSHED_ERR 0x7UL\n\t#define CQ_RES_UD_V2_STATUS_HW_FLUSH_ERR             0x8UL\n\t#define CQ_RES_UD_V2_STATUS_LAST                    CQ_RES_UD_V2_STATUS_HW_FLUSH_ERR\n\t__le16\tflags;\n\t#define CQ_RES_UD_V2_FLAGS_SRQ                    0x1UL\n\t#define CQ_RES_UD_V2_FLAGS_SRQ_RQ                   0x0UL\n\t#define CQ_RES_UD_V2_FLAGS_SRQ_SRQ                  0x1UL\n\t#define CQ_RES_UD_V2_FLAGS_SRQ_LAST                CQ_RES_UD_V2_FLAGS_SRQ_SRQ\n\t#define CQ_RES_UD_V2_FLAGS_IMM                    0x2UL\n\t#define CQ_RES_UD_V2_FLAGS_UNUSED_MASK            0xcUL\n\t#define CQ_RES_UD_V2_FLAGS_UNUSED_SFT             2\n\t#define CQ_RES_UD_V2_FLAGS_ROCE_IP_VER_MASK       0x30UL\n\t#define CQ_RES_UD_V2_FLAGS_ROCE_IP_VER_SFT        4\n\t#define CQ_RES_UD_V2_FLAGS_ROCE_IP_VER_V1           (0x0UL << 4)\n\t#define CQ_RES_UD_V2_FLAGS_ROCE_IP_VER_V2IPV4       (0x2UL << 4)\n\t#define CQ_RES_UD_V2_FLAGS_ROCE_IP_VER_V2IPV6       (0x3UL << 4)\n\t#define CQ_RES_UD_V2_FLAGS_ROCE_IP_VER_LAST        CQ_RES_UD_V2_FLAGS_ROCE_IP_VER_V2IPV6\n\t#define CQ_RES_UD_V2_FLAGS_META_FORMAT_MASK       0x3c0UL\n\t#define CQ_RES_UD_V2_FLAGS_META_FORMAT_SFT        6\n\t#define CQ_RES_UD_V2_FLAGS_META_FORMAT_NONE         (0x0UL << 6)\n\t#define CQ_RES_UD_V2_FLAGS_META_FORMAT_ACT_REC_PTR  (0x1UL << 6)\n\t#define CQ_RES_UD_V2_FLAGS_META_FORMAT_TUNNEL_ID    (0x2UL << 6)\n\t#define CQ_RES_UD_V2_FLAGS_META_FORMAT_CHDR_DATA    (0x3UL << 6)\n\t#define CQ_RES_UD_V2_FLAGS_META_FORMAT_HDR_OFFSET   (0x4UL << 6)\n\t#define CQ_RES_UD_V2_FLAGS_META_FORMAT_LAST        CQ_RES_UD_V2_FLAGS_META_FORMAT_HDR_OFFSET\n\t__le32\tsrc_qp_high_srq_or_rq_wr_id;\n\t#define CQ_RES_UD_V2_SRQ_OR_RQ_WR_ID_MASK           0xfffffUL\n\t#define CQ_RES_UD_V2_SRQ_OR_RQ_WR_ID_SFT            0\n\t#define CQ_RES_UD_V2_CFA_METADATA1_MASK             0xf00000UL\n\t#define CQ_RES_UD_V2_CFA_METADATA1_SFT              20\n\t#define CQ_RES_UD_V2_CFA_METADATA1_TPID_SEL_MASK     0x700000UL\n\t#define CQ_RES_UD_V2_CFA_METADATA1_TPID_SEL_SFT      20\n\t#define CQ_RES_UD_V2_CFA_METADATA1_TPID_SEL_TPID88A8   (0x0UL << 20)\n\t#define CQ_RES_UD_V2_CFA_METADATA1_TPID_SEL_TPID8100   (0x1UL << 20)\n\t#define CQ_RES_UD_V2_CFA_METADATA1_TPID_SEL_TPID9100   (0x2UL << 20)\n\t#define CQ_RES_UD_V2_CFA_METADATA1_TPID_SEL_TPID9200   (0x3UL << 20)\n\t#define CQ_RES_UD_V2_CFA_METADATA1_TPID_SEL_TPID9300   (0x4UL << 20)\n\t#define CQ_RES_UD_V2_CFA_METADATA1_TPID_SEL_TPIDCFG    (0x5UL << 20)\n\t#define CQ_RES_UD_V2_CFA_METADATA1_TPID_SEL_LAST CQ_RES_UD_V2_CFA_METADATA1_TPID_SEL_TPIDCFG\n\t#define CQ_RES_UD_V2_CFA_METADATA1_VALID             0x800000UL\n\t#define CQ_RES_UD_V2_SRC_QP_HIGH_MASK               0xff000000UL\n\t#define CQ_RES_UD_V2_SRC_QP_HIGH_SFT                24\n};\n\n \nstruct cq_res_ud_cfa {\n\t__le16\tlength;\n\t#define CQ_RES_UD_CFA_LENGTH_MASK 0x3fffUL\n\t#define CQ_RES_UD_CFA_LENGTH_SFT 0\n\t__le16\tcfa_code;\n\t__le32\timm_data;\n\t__le32\tqid;\n\t#define CQ_RES_UD_CFA_QID_MASK 0xfffffUL\n\t#define CQ_RES_UD_CFA_QID_SFT 0\n\t__le32\tcfa_metadata;\n\t#define CQ_RES_UD_CFA_CFA_METADATA_VID_MASK 0xfffUL\n\t#define CQ_RES_UD_CFA_CFA_METADATA_VID_SFT  0\n\t#define CQ_RES_UD_CFA_CFA_METADATA_DE       0x1000UL\n\t#define CQ_RES_UD_CFA_CFA_METADATA_PRI_MASK 0xe000UL\n\t#define CQ_RES_UD_CFA_CFA_METADATA_PRI_SFT  13\n\t#define CQ_RES_UD_CFA_CFA_METADATA_TPID_MASK 0xffff0000UL\n\t#define CQ_RES_UD_CFA_CFA_METADATA_TPID_SFT 16\n\t__le16\tsrc_mac[3];\n\t__le16\tsrc_qp_low;\n\tu8\tcqe_type_toggle;\n\t#define CQ_RES_UD_CFA_TOGGLE             0x1UL\n\t#define CQ_RES_UD_CFA_CQE_TYPE_MASK      0x1eUL\n\t#define CQ_RES_UD_CFA_CQE_TYPE_SFT       1\n\t#define CQ_RES_UD_CFA_CQE_TYPE_RES_UD_CFA  (0x4UL << 1)\n\t#define CQ_RES_UD_CFA_CQE_TYPE_LAST       CQ_RES_UD_CFA_CQE_TYPE_RES_UD_CFA\n\tu8\tstatus;\n\t#define CQ_RES_UD_CFA_STATUS_OK                       0x0UL\n\t#define CQ_RES_UD_CFA_STATUS_LOCAL_ACCESS_ERROR       0x1UL\n\t#define CQ_RES_UD_CFA_STATUS_HW_LOCAL_LENGTH_ERR      0x2UL\n\t#define CQ_RES_UD_CFA_STATUS_LOCAL_PROTECTION_ERR     0x3UL\n\t#define CQ_RES_UD_CFA_STATUS_LOCAL_QP_OPERATION_ERR   0x4UL\n\t#define CQ_RES_UD_CFA_STATUS_MEMORY_MGT_OPERATION_ERR 0x5UL\n\t#define CQ_RES_UD_CFA_STATUS_WORK_REQUEST_FLUSHED_ERR 0x7UL\n\t#define CQ_RES_UD_CFA_STATUS_HW_FLUSH_ERR             0x8UL\n\t#define CQ_RES_UD_CFA_STATUS_LAST                    CQ_RES_UD_CFA_STATUS_HW_FLUSH_ERR\n\t__le16\tflags;\n\t#define CQ_RES_UD_CFA_FLAGS_SRQ                   0x1UL\n\t#define CQ_RES_UD_CFA_FLAGS_SRQ_RQ                  0x0UL\n\t#define CQ_RES_UD_CFA_FLAGS_SRQ_SRQ                 0x1UL\n\t#define CQ_RES_UD_CFA_FLAGS_SRQ_LAST               CQ_RES_UD_CFA_FLAGS_SRQ_SRQ\n\t#define CQ_RES_UD_CFA_FLAGS_IMM                   0x2UL\n\t#define CQ_RES_UD_CFA_FLAGS_UNUSED_MASK           0xcUL\n\t#define CQ_RES_UD_CFA_FLAGS_UNUSED_SFT            2\n\t#define CQ_RES_UD_CFA_FLAGS_ROCE_IP_VER_MASK      0x30UL\n\t#define CQ_RES_UD_CFA_FLAGS_ROCE_IP_VER_SFT       4\n\t#define CQ_RES_UD_CFA_FLAGS_ROCE_IP_VER_V1          (0x0UL << 4)\n\t#define CQ_RES_UD_CFA_FLAGS_ROCE_IP_VER_V2IPV4      (0x2UL << 4)\n\t#define CQ_RES_UD_CFA_FLAGS_ROCE_IP_VER_V2IPV6      (0x3UL << 4)\n\t#define CQ_RES_UD_CFA_FLAGS_ROCE_IP_VER_LAST       CQ_RES_UD_CFA_FLAGS_ROCE_IP_VER_V2IPV6\n\t#define CQ_RES_UD_CFA_FLAGS_META_FORMAT_MASK      0x3c0UL\n\t#define CQ_RES_UD_CFA_FLAGS_META_FORMAT_SFT       6\n\t#define CQ_RES_UD_CFA_FLAGS_META_FORMAT_NONE        (0x0UL << 6)\n\t#define CQ_RES_UD_CFA_FLAGS_META_FORMAT_VLAN        (0x1UL << 6)\n\t#define CQ_RES_UD_CFA_FLAGS_META_FORMAT_TUNNEL_ID   (0x2UL << 6)\n\t#define CQ_RES_UD_CFA_FLAGS_META_FORMAT_CHDR_DATA   (0x3UL << 6)\n\t#define CQ_RES_UD_CFA_FLAGS_META_FORMAT_HDR_OFFSET  (0x4UL << 6)\n\t#define CQ_RES_UD_CFA_FLAGS_META_FORMAT_LAST\tCQ_RES_UD_CFA_FLAGS_META_FORMAT_HDR_OFFSET\n\t#define CQ_RES_UD_CFA_FLAGS_EXT_META_FORMAT_MASK  0xc00UL\n\t#define CQ_RES_UD_CFA_FLAGS_EXT_META_FORMAT_SFT   10\n\t__le32\tsrc_qp_high_srq_or_rq_wr_id;\n\t#define CQ_RES_UD_CFA_SRQ_OR_RQ_WR_ID_MASK 0xfffffUL\n\t#define CQ_RES_UD_CFA_SRQ_OR_RQ_WR_ID_SFT 0\n\t#define CQ_RES_UD_CFA_SRC_QP_HIGH_MASK    0xff000000UL\n\t#define CQ_RES_UD_CFA_SRC_QP_HIGH_SFT     24\n};\n\n \nstruct cq_res_ud_cfa_v2 {\n\t__le16\tlength;\n\t#define CQ_RES_UD_CFA_V2_LENGTH_MASK 0x3fffUL\n\t#define CQ_RES_UD_CFA_V2_LENGTH_SFT 0\n\t__le16\tcfa_metadata0;\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA0_VID_MASK 0xfffUL\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA0_VID_SFT 0\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA0_DE      0x1000UL\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA0_PRI_MASK 0xe000UL\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA0_PRI_SFT 13\n\t__le32\timm_data;\n\t__le32\tqid;\n\t#define CQ_RES_UD_CFA_V2_QID_MASK 0xfffffUL\n\t#define CQ_RES_UD_CFA_V2_QID_SFT 0\n\t__le32\tcfa_metadata2;\n\t__le16\tsrc_mac[3];\n\t__le16\tsrc_qp_low;\n\tu8\tcqe_type_toggle;\n\t#define CQ_RES_UD_CFA_V2_TOGGLE             0x1UL\n\t#define CQ_RES_UD_CFA_V2_CQE_TYPE_MASK      0x1eUL\n\t#define CQ_RES_UD_CFA_V2_CQE_TYPE_SFT       1\n\t#define CQ_RES_UD_CFA_V2_CQE_TYPE_RES_UD_CFA  (0x4UL << 1)\n\t#define CQ_RES_UD_CFA_V2_CQE_TYPE_LAST       CQ_RES_UD_CFA_V2_CQE_TYPE_RES_UD_CFA\n\tu8\tstatus;\n\t#define CQ_RES_UD_CFA_V2_STATUS_OK                       0x0UL\n\t#define CQ_RES_UD_CFA_V2_STATUS_LOCAL_ACCESS_ERROR       0x1UL\n\t#define CQ_RES_UD_CFA_V2_STATUS_HW_LOCAL_LENGTH_ERR      0x2UL\n\t#define CQ_RES_UD_CFA_V2_STATUS_LOCAL_PROTECTION_ERR     0x3UL\n\t#define CQ_RES_UD_CFA_V2_STATUS_LOCAL_QP_OPERATION_ERR   0x4UL\n\t#define CQ_RES_UD_CFA_V2_STATUS_MEMORY_MGT_OPERATION_ERR 0x5UL\n\t#define CQ_RES_UD_CFA_V2_STATUS_WORK_REQUEST_FLUSHED_ERR 0x7UL\n\t#define CQ_RES_UD_CFA_V2_STATUS_HW_FLUSH_ERR             0x8UL\n\t#define CQ_RES_UD_CFA_V2_STATUS_LAST   CQ_RES_UD_CFA_V2_STATUS_HW_FLUSH_ERR\n\t__le16\tflags;\n\t#define CQ_RES_UD_CFA_V2_FLAGS_SRQ                    0x1UL\n\t#define CQ_RES_UD_CFA_V2_FLAGS_SRQ_RQ                   0x0UL\n\t#define CQ_RES_UD_CFA_V2_FLAGS_SRQ_SRQ                  0x1UL\n\t#define CQ_RES_UD_CFA_V2_FLAGS_SRQ_LAST                CQ_RES_UD_CFA_V2_FLAGS_SRQ_SRQ\n\t#define CQ_RES_UD_CFA_V2_FLAGS_IMM                    0x2UL\n\t#define CQ_RES_UD_CFA_V2_FLAGS_UNUSED_MASK            0xcUL\n\t#define CQ_RES_UD_CFA_V2_FLAGS_UNUSED_SFT             2\n\t#define CQ_RES_UD_CFA_V2_FLAGS_ROCE_IP_VER_MASK       0x30UL\n\t#define CQ_RES_UD_CFA_V2_FLAGS_ROCE_IP_VER_SFT        4\n\t#define CQ_RES_UD_CFA_V2_FLAGS_ROCE_IP_VER_V1           (0x0UL << 4)\n\t#define CQ_RES_UD_CFA_V2_FLAGS_ROCE_IP_VER_V2IPV4       (0x2UL << 4)\n\t#define CQ_RES_UD_CFA_V2_FLAGS_ROCE_IP_VER_V2IPV6       (0x3UL << 4)\n\t#define CQ_RES_UD_CFA_V2_FLAGS_ROCE_IP_VER_LAST  CQ_RES_UD_CFA_V2_FLAGS_ROCE_IP_VER_V2IPV6\n\t#define CQ_RES_UD_CFA_V2_FLAGS_META_FORMAT_MASK       0x3c0UL\n\t#define CQ_RES_UD_CFA_V2_FLAGS_META_FORMAT_SFT        6\n\t#define CQ_RES_UD_CFA_V2_FLAGS_META_FORMAT_NONE         (0x0UL << 6)\n\t#define CQ_RES_UD_CFA_V2_FLAGS_META_FORMAT_ACT_REC_PTR  (0x1UL << 6)\n\t#define CQ_RES_UD_CFA_V2_FLAGS_META_FORMAT_TUNNEL_ID    (0x2UL << 6)\n\t#define CQ_RES_UD_CFA_V2_FLAGS_META_FORMAT_CHDR_DATA    (0x3UL << 6)\n\t#define CQ_RES_UD_CFA_V2_FLAGS_META_FORMAT_HDR_OFFSET   (0x4UL << 6)\n\t#define CQ_RES_UD_CFA_V2_FLAGS_META_FORMAT_LAST \\\n\t\tCQ_RES_UD_CFA_V2_FLAGS_META_FORMAT_HDR_OFFSET\n\t__le32\tsrc_qp_high_srq_or_rq_wr_id;\n\t#define CQ_RES_UD_CFA_V2_SRQ_OR_RQ_WR_ID_MASK           0xfffffUL\n\t#define CQ_RES_UD_CFA_V2_SRQ_OR_RQ_WR_ID_SFT            0\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_MASK             0xf00000UL\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_SFT              20\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_TPID_SEL_MASK     0x700000UL\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_TPID_SEL_SFT      20\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_TPID_SEL_TPID88A8   (0x0UL << 20)\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_TPID_SEL_TPID8100   (0x1UL << 20)\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_TPID_SEL_TPID9100   (0x2UL << 20)\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_TPID_SEL_TPID9200   (0x3UL << 20)\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_TPID_SEL_TPID9300   (0x4UL << 20)\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_TPID_SEL_TPIDCFG    (0x5UL << 20)\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_TPID_SEL_LAST \\\n\t\tCQ_RES_UD_CFA_V2_CFA_METADATA1_TPID_SEL_TPIDCFG\n\t#define CQ_RES_UD_CFA_V2_CFA_METADATA1_VALID             0x800000UL\n\t#define CQ_RES_UD_CFA_V2_SRC_QP_HIGH_MASK               0xff000000UL\n\t#define CQ_RES_UD_CFA_V2_SRC_QP_HIGH_SFT                24\n};\n\n \nstruct cq_res_raweth_qp1 {\n\t__le16\tlength;\n\t#define CQ_RES_RAWETH_QP1_LENGTH_MASK 0x3fffUL\n\t#define CQ_RES_RAWETH_QP1_LENGTH_SFT 0\n\t__le16\traweth_qp1_flags;\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_MASK                  0x3ffUL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_SFT                   0\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ERROR                  0x1UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_MASK             0x3c0UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_SFT              6\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_NOT_KNOWN          (0x0UL << 6)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_IP                 (0x1UL << 6)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_TCP                (0x2UL << 6)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_UDP                (0x3UL << 6)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_FCOE               (0x4UL << 6)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_ROCE               (0x5UL << 6)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_ICMP               (0x7UL << 6)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_PTP_WO_TIMESTAMP   (0x8UL << 6)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_PTP_W_TIMESTAMP    (0x9UL << 6)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_LAST \\\n\t\tCQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS_ITYPE_PTP_W_TIMESTAMP\n\t__le16\traweth_qp1_errors;\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_IP_CS_ERROR   0x10UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_L4_CS_ERROR   0x20UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_IP_CS_ERROR 0x40UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_L4_CS_ERROR 0x80UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_CRC_ERROR     0x100UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_MASK  0xe00UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_SFT   9\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_NO_ERROR                (0x0UL << 9)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_L3_BAD_VERSION        (0x1UL << 9)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_L3_BAD_HDR_LEN        (0x2UL << 9)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_TUNNEL_TOTAL_ERROR      (0x3UL << 9)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_IP_TOTAL_ERROR        (0x4UL << 9)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_UDP_TOTAL_ERROR       (0x5UL << 9)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_L3_BAD_TTL            (0x6UL << 9)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_LAST \\\n\t\tCQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_L3_BAD_TTL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_MASK                    0xf000UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_SFT                     12\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_NO_ERROR\t(0x0UL << 12)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_L3_BAD_VERSION\t(0x1UL << 12)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_L3_BAD_HDR_LEN    (0x2UL << 12)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_L3_BAD_TTL        (0x3UL << 12)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_IP_TOTAL_ERROR    (0x4UL << 12)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_UDP_TOTAL_ERROR   (0x5UL << 12)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_L4_BAD_HDR_LEN    (0x6UL << 12)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_L4_BAD_HDR_LEN_TOO_SMALL (0x7UL << 12)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_L4_BAD_OPT_LEN (0x8UL << 12)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_LAST \\\n\t\tCQ_RES_RAWETH_QP1_RAWETH_QP1_ERRORS_PKT_ERROR_L4_BAD_OPT_LEN\n\t__le16\traweth_qp1_cfa_code;\n\t__le64\tqp_handle;\n\t__le32\traweth_qp1_flags2;\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_IP_CS_CALC                 0x1UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_L4_CS_CALC                 0x2UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_T_IP_CS_CALC               0x4UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_T_L4_CS_CALC               0x8UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_META_FORMAT_MASK           0xf0UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_META_FORMAT_SFT            4\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_META_FORMAT_NONE             (0x0UL << 4)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_META_FORMAT_VLAN             (0x1UL << 4)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_META_FORMAT_TUNNEL_ID        (0x2UL << 4)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_META_FORMAT_CHDR_DATA        (0x3UL << 4)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_META_FORMAT_HDR_OFFSET       (0x4UL << 4)\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_META_FORMAT_LAST \\\n\t\tCQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_META_FORMAT_HDR_OFFSET\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_IP_TYPE                    0x100UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_COMPLETE_CHECKSUM_CALC     0x200UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_EXT_META_FORMAT_MASK       0xc00UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_EXT_META_FORMAT_SFT        10\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_COMPLETE_CHECKSUM_MASK     0xffff0000UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_FLAGS2_COMPLETE_CHECKSUM_SFT      16\n\t__le32\traweth_qp1_metadata;\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_PRI_DE_VID_MASK    0xffffUL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_PRI_DE_VID_SFT     0\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_VID_MASK           0xfffUL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_VID_SFT            0\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_DE                 0x1000UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_PRI_MASK           0xe000UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_PRI_SFT            13\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_TPID_MASK          0xffff0000UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_METADATA_TPID_SFT           16\n\tu8\tcqe_type_toggle;\n\t#define CQ_RES_RAWETH_QP1_TOGGLE                 0x1UL\n\t#define CQ_RES_RAWETH_QP1_CQE_TYPE_MASK          0x1eUL\n\t#define CQ_RES_RAWETH_QP1_CQE_TYPE_SFT           1\n\t#define CQ_RES_RAWETH_QP1_CQE_TYPE_RES_RAWETH_QP1  (0x3UL << 1)\n\t#define CQ_RES_RAWETH_QP1_CQE_TYPE_LAST           CQ_RES_RAWETH_QP1_CQE_TYPE_RES_RAWETH_QP1\n\tu8\tstatus;\n\t#define CQ_RES_RAWETH_QP1_STATUS_OK                       0x0UL\n\t#define CQ_RES_RAWETH_QP1_STATUS_LOCAL_ACCESS_ERROR       0x1UL\n\t#define CQ_RES_RAWETH_QP1_STATUS_HW_LOCAL_LENGTH_ERR      0x2UL\n\t#define CQ_RES_RAWETH_QP1_STATUS_LOCAL_PROTECTION_ERR     0x3UL\n\t#define CQ_RES_RAWETH_QP1_STATUS_LOCAL_QP_OPERATION_ERR   0x4UL\n\t#define CQ_RES_RAWETH_QP1_STATUS_MEMORY_MGT_OPERATION_ERR 0x5UL\n\t#define CQ_RES_RAWETH_QP1_STATUS_WORK_REQUEST_FLUSHED_ERR 0x7UL\n\t#define CQ_RES_RAWETH_QP1_STATUS_HW_FLUSH_ERR             0x8UL\n\t#define CQ_RES_RAWETH_QP1_STATUS_LAST  CQ_RES_RAWETH_QP1_STATUS_HW_FLUSH_ERR\n\t__le16\tflags;\n\t#define CQ_RES_RAWETH_QP1_FLAGS_SRQ     0x1UL\n\t#define CQ_RES_RAWETH_QP1_FLAGS_SRQ_RQ    0x0UL\n\t#define CQ_RES_RAWETH_QP1_FLAGS_SRQ_SRQ   0x1UL\n\t#define CQ_RES_RAWETH_QP1_FLAGS_SRQ_LAST CQ_RES_RAWETH_QP1_FLAGS_SRQ_SRQ\n\t__le32\traweth_qp1_payload_offset_srq_or_rq_wr_id;\n\t#define CQ_RES_RAWETH_QP1_SRQ_OR_RQ_WR_ID_MASK          0xfffffUL\n\t#define CQ_RES_RAWETH_QP1_SRQ_OR_RQ_WR_ID_SFT           0\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_PAYLOAD_OFFSET_MASK 0xff000000UL\n\t#define CQ_RES_RAWETH_QP1_RAWETH_QP1_PAYLOAD_OFFSET_SFT 24\n};\n\n \nstruct cq_res_raweth_qp1_v2 {\n\t__le16\tlength;\n\t#define CQ_RES_RAWETH_QP1_V2_LENGTH_MASK 0x3fffUL\n\t#define CQ_RES_RAWETH_QP1_V2_LENGTH_SFT 0\n\t__le16\traweth_qp1_flags;\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_MASK                  0x3ffUL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_SFT                   0\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ERROR                  0x1UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_MASK             0x3c0UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_SFT              6\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_NOT_KNOWN          (0x0UL << 6)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_IP                 (0x1UL << 6)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_TCP                (0x2UL << 6)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_UDP                (0x3UL << 6)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_FCOE               (0x4UL << 6)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_ROCE               (0x5UL << 6)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_ICMP               (0x7UL << 6)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_PTP_WO_TIMESTAMP   (0x8UL << 6)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_PTP_W_TIMESTAMP    (0x9UL << 6)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_LAST \\\n\t\tCQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS_ITYPE_PTP_W_TIMESTAMP\n\t__le16\traweth_qp1_errors;\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_IP_CS_ERROR                       0x10UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_L4_CS_ERROR                       0x20UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_IP_CS_ERROR                     0x40UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_L4_CS_ERROR                     0x80UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_CRC_ERROR                         0x100UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_MASK                  0xe00UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_SFT                   9\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_NO_ERROR (0x0UL << 9)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_L3_BAD_VERSION (0x1UL << 9)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_L3_BAD_HDR_LEN (0x2UL << 9)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_TUNNEL_TOTAL_ERROR (0x3UL << 9)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_IP_TOTAL_ERROR (0x4UL << 9)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_UDP_TOTAL_ERROR (0x5UL << 9)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_L3_BAD_TTL (0x6UL << 9)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_LAST \\\n\t\tCQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_T_PKT_ERROR_T_L3_BAD_TTL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_MASK    0xf000UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_SFT 12\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_NO_ERROR   (0x0UL << 12)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_L3_BAD_VERSION  (0x1UL << 12)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_L3_BAD_HDR_LEN  (0x2UL << 12)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_L3_BAD_TTL      (0x3UL << 12)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_IP_TOTAL_ERROR  (0x4UL << 12)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_UDP_TOTAL_ERROR (0x5UL << 12)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_L4_BAD_HDR_LEN  (0x6UL << 12)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_L4_BAD_HDR_LEN_TOO_SMALL \\\n\t\t(0x7UL << 12)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_L4_BAD_OPT_LEN \\\n\t\t(0x8UL << 12)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_LAST \\\n\t\tCQ_RES_RAWETH_QP1_V2_RAWETH_QP1_ERRORS_PKT_ERROR_L4_BAD_OPT_LEN\n\t__le16\tcfa_metadata0;\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA0_VID_MASK 0xfffUL\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA0_VID_SFT 0\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA0_DE      0x1000UL\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA0_PRI_MASK 0xe000UL\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA0_PRI_SFT 13\n\t__le64\tqp_handle;\n\t__le32\traweth_qp1_flags2;\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_CS_ALL_OK_MODE             0x8UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_META_FORMAT_MASK           0xf0UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_META_FORMAT_SFT            4\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_META_FORMAT_NONE             (0x0UL << 4)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_META_FORMAT_ACT_REC_PTR      (0x1UL << 4)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_META_FORMAT_TUNNEL_ID        (0x2UL << 4)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_META_FORMAT_CHDR_DATA        (0x3UL << 4)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_META_FORMAT_HDR_OFFSET       (0x4UL << 4)\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_META_FORMAT_LAST \\\n\t\tCQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_META_FORMAT_HDR_OFFSET\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_IP_TYPE                    0x100UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_COMPLETE_CHECKSUM_CALC     0x200UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_CS_OK_MASK                 0xfc00UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_CS_OK_SFT                  10\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_COMPLETE_CHECKSUM_MASK     0xffff0000UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_FLAGS2_COMPLETE_CHECKSUM_SFT      16\n\t__le32\tcfa_metadata2;\n\tu8\tcqe_type_toggle;\n\t#define CQ_RES_RAWETH_QP1_V2_TOGGLE                 0x1UL\n\t#define CQ_RES_RAWETH_QP1_V2_CQE_TYPE_MASK          0x1eUL\n\t#define CQ_RES_RAWETH_QP1_V2_CQE_TYPE_SFT           1\n\t#define CQ_RES_RAWETH_QP1_V2_CQE_TYPE_RES_RAWETH_QP1  (0x3UL << 1)\n\t#define CQ_RES_RAWETH_QP1_V2_CQE_TYPE_LAST CQ_RES_RAWETH_QP1_V2_CQE_TYPE_RES_RAWETH_QP1\n\tu8\tstatus;\n\t#define CQ_RES_RAWETH_QP1_V2_STATUS_OK                       0x0UL\n\t#define CQ_RES_RAWETH_QP1_V2_STATUS_LOCAL_ACCESS_ERROR       0x1UL\n\t#define CQ_RES_RAWETH_QP1_V2_STATUS_HW_LOCAL_LENGTH_ERR      0x2UL\n\t#define CQ_RES_RAWETH_QP1_V2_STATUS_LOCAL_PROTECTION_ERR     0x3UL\n\t#define CQ_RES_RAWETH_QP1_V2_STATUS_LOCAL_QP_OPERATION_ERR   0x4UL\n\t#define CQ_RES_RAWETH_QP1_V2_STATUS_MEMORY_MGT_OPERATION_ERR 0x5UL\n\t#define CQ_RES_RAWETH_QP1_V2_STATUS_WORK_REQUEST_FLUSHED_ERR 0x7UL\n\t#define CQ_RES_RAWETH_QP1_V2_STATUS_HW_FLUSH_ERR             0x8UL\n\t#define CQ_RES_RAWETH_QP1_V2_STATUS_LAST CQ_RES_RAWETH_QP1_V2_STATUS_HW_FLUSH_ERR\n\t__le16\tflags;\n\t#define CQ_RES_RAWETH_QP1_V2_FLAGS_SRQ     0x1UL\n\t#define CQ_RES_RAWETH_QP1_V2_FLAGS_SRQ_RQ    0x0UL\n\t#define CQ_RES_RAWETH_QP1_V2_FLAGS_SRQ_SRQ   0x1UL\n\t#define CQ_RES_RAWETH_QP1_V2_FLAGS_SRQ_LAST CQ_RES_RAWETH_QP1_V2_FLAGS_SRQ_SRQ\n\t__le32\traweth_qp1_payload_offset_srq_or_rq_wr_id;\n\t#define CQ_RES_RAWETH_QP1_V2_SRQ_OR_RQ_WR_ID_MASK           0xfffffUL\n\t#define CQ_RES_RAWETH_QP1_V2_SRQ_OR_RQ_WR_ID_SFT            0\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_MASK             0xf00000UL\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_SFT              20\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_TPID_SEL_MASK     0x700000UL\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_TPID_SEL_SFT      20\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_TPID_SEL_TPID88A8   (0x0UL << 20)\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_TPID_SEL_TPID8100   (0x1UL << 20)\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_TPID_SEL_TPID9100   (0x2UL << 20)\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_TPID_SEL_TPID9200   (0x3UL << 20)\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_TPID_SEL_TPID9300   (0x4UL << 20)\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_TPID_SEL_TPIDCFG    (0x5UL << 20)\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_TPID_SEL_LAST \\\n\t\tCQ_RES_RAWETH_QP1_V2_CFA_METADATA1_TPID_SEL_TPIDCFG\n\t#define CQ_RES_RAWETH_QP1_V2_CFA_METADATA1_VALID             0x800000UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_PAYLOAD_OFFSET_MASK 0xff000000UL\n\t#define CQ_RES_RAWETH_QP1_V2_RAWETH_QP1_PAYLOAD_OFFSET_SFT  24\n};\n\n \nstruct cq_terminal {\n\t__le64\tqp_handle;\n\t__le16\tsq_cons_idx;\n\t__le16\trq_cons_idx;\n\t__le32\treserved32_1;\n\t__le64\treserved64_3;\n\tu8\tcqe_type_toggle;\n\t#define CQ_TERMINAL_TOGGLE           0x1UL\n\t#define CQ_TERMINAL_CQE_TYPE_MASK    0x1eUL\n\t#define CQ_TERMINAL_CQE_TYPE_SFT     1\n\t#define CQ_TERMINAL_CQE_TYPE_TERMINAL  (0xeUL << 1)\n\t#define CQ_TERMINAL_CQE_TYPE_LAST     CQ_TERMINAL_CQE_TYPE_TERMINAL\n\tu8\tstatus;\n\t#define CQ_TERMINAL_STATUS_OK 0x0UL\n\t#define CQ_TERMINAL_STATUS_LAST CQ_TERMINAL_STATUS_OK\n\t__le16\treserved16;\n\t__le32\treserved32_2;\n};\n\n \nstruct cq_cutoff {\n\t__le64\treserved64_1;\n\t__le64\treserved64_2;\n\t__le64\treserved64_3;\n\tu8\tcqe_type_toggle;\n\t#define CQ_CUTOFF_TOGGLE          0x1UL\n\t#define CQ_CUTOFF_CQE_TYPE_MASK   0x1eUL\n\t#define CQ_CUTOFF_CQE_TYPE_SFT    1\n\t#define CQ_CUTOFF_CQE_TYPE_CUT_OFF  (0xfUL << 1)\n\t#define CQ_CUTOFF_CQE_TYPE_LAST    CQ_CUTOFF_CQE_TYPE_CUT_OFF\n\tu8\tstatus;\n\t#define CQ_CUTOFF_STATUS_OK 0x0UL\n\t#define CQ_CUTOFF_STATUS_LAST CQ_CUTOFF_STATUS_OK\n\t__le16\treserved16;\n\t__le32\treserved32;\n};\n\n \nstruct nq_base {\n\t__le16\tinfo10_type;\n\t#define NQ_BASE_TYPE_MASK           0x3fUL\n\t#define NQ_BASE_TYPE_SFT            0\n\t#define NQ_BASE_TYPE_CQ_NOTIFICATION  0x30UL\n\t#define NQ_BASE_TYPE_SRQ_EVENT        0x32UL\n\t#define NQ_BASE_TYPE_DBQ_EVENT        0x34UL\n\t#define NQ_BASE_TYPE_QP_EVENT         0x38UL\n\t#define NQ_BASE_TYPE_FUNC_EVENT       0x3aUL\n\t#define NQ_BASE_TYPE_LAST            NQ_BASE_TYPE_FUNC_EVENT\n\t#define NQ_BASE_INFO10_MASK         0xffc0UL\n\t#define NQ_BASE_INFO10_SFT          6\n\t__le16\tinfo16;\n\t__le32\tinfo32;\n\t__le32\tinfo63_v[2];\n\t#define NQ_BASE_V          0x1UL\n\t#define NQ_BASE_INFO63_MASK 0xfffffffeUL\n\t#define NQ_BASE_INFO63_SFT 1\n};\n\n \nstruct nq_cn {\n\t__le16\ttype;\n\t#define NQ_CN_TYPE_MASK           0x3fUL\n\t#define NQ_CN_TYPE_SFT            0\n\t#define NQ_CN_TYPE_CQ_NOTIFICATION  0x30UL\n\t#define NQ_CN_TYPE_LAST            NQ_CN_TYPE_CQ_NOTIFICATION\n\t#define NQ_CN_TOGGLE_MASK         0xc0UL\n\t#define NQ_CN_TOGGLE_SFT          6\n\t__le16\treserved16;\n\t__le32\tcq_handle_low;\n\t__le32\tv;\n\t#define NQ_CN_V     0x1UL\n\t__le32\tcq_handle_high;\n};\n\n \nstruct nq_srq_event {\n\tu8\ttype;\n\t#define NQ_SRQ_EVENT_TYPE_MASK     0x3fUL\n\t#define NQ_SRQ_EVENT_TYPE_SFT      0\n\t#define NQ_SRQ_EVENT_TYPE_SRQ_EVENT  0x32UL\n\t#define NQ_SRQ_EVENT_TYPE_LAST      NQ_SRQ_EVENT_TYPE_SRQ_EVENT\n\tu8\tevent;\n\t#define NQ_SRQ_EVENT_EVENT_SRQ_THRESHOLD_EVENT 0x1UL\n\t#define NQ_SRQ_EVENT_EVENT_LAST               NQ_SRQ_EVENT_EVENT_SRQ_THRESHOLD_EVENT\n\t__le16\treserved16;\n\t__le32\tsrq_handle_low;\n\t__le32\tv;\n\t#define NQ_SRQ_EVENT_V     0x1UL\n\t__le32\tsrq_handle_high;\n};\n\n \nstruct nq_dbq_event {\n\tu8\ttype;\n\t#define NQ_DBQ_EVENT_TYPE_MASK     0x3fUL\n\t#define NQ_DBQ_EVENT_TYPE_SFT      0\n\t#define NQ_DBQ_EVENT_TYPE_DBQ_EVENT  0x34UL\n\t#define NQ_DBQ_EVENT_TYPE_LAST      NQ_DBQ_EVENT_TYPE_DBQ_EVENT\n\tu8\tevent;\n\t#define NQ_DBQ_EVENT_EVENT_DBQ_THRESHOLD_EVENT 0x1UL\n\t#define NQ_DBQ_EVENT_EVENT_LAST               NQ_DBQ_EVENT_EVENT_DBQ_THRESHOLD_EVENT\n\t__le16\tdb_pfid;\n\t#define NQ_DBQ_EVENT_DB_PFID_MASK 0xfUL\n\t#define NQ_DBQ_EVENT_DB_PFID_SFT 0\n\t__le32\tdb_dpi;\n\t#define NQ_DBQ_EVENT_DB_DPI_MASK 0xfffffUL\n\t#define NQ_DBQ_EVENT_DB_DPI_SFT 0\n\t__le32\tv;\n\t#define NQ_DBQ_EVENT_V     0x1UL\n\t__le32\tdb_type_db_xid;\n\t#define NQ_DBQ_EVENT_DB_XID_MASK 0xfffffUL\n\t#define NQ_DBQ_EVENT_DB_XID_SFT  0\n\t#define NQ_DBQ_EVENT_DB_TYPE_MASK 0xf0000000UL\n\t#define NQ_DBQ_EVENT_DB_TYPE_SFT 28\n};\n\n \nstruct xrrq_irrq {\n\t__le16\tcredits_type;\n\t#define XRRQ_IRRQ_TYPE           0x1UL\n\t#define XRRQ_IRRQ_TYPE_READ_REQ    0x0UL\n\t#define XRRQ_IRRQ_TYPE_ATOMIC_REQ  0x1UL\n\t#define XRRQ_IRRQ_TYPE_LAST       XRRQ_IRRQ_TYPE_ATOMIC_REQ\n\t#define XRRQ_IRRQ_CREDITS_MASK   0xf800UL\n\t#define XRRQ_IRRQ_CREDITS_SFT    11\n\t__le16\treserved16;\n\t__le32\treserved32;\n\t__le32\tpsn;\n\t#define XRRQ_IRRQ_PSN_MASK 0xffffffUL\n\t#define XRRQ_IRRQ_PSN_SFT 0\n\t__le32\tmsn;\n\t#define XRRQ_IRRQ_MSN_MASK 0xffffffUL\n\t#define XRRQ_IRRQ_MSN_SFT 0\n\t__le64\tva_or_atomic_result;\n\t__le32\trdma_r_key;\n\t__le32\tlength;\n};\n\n \nstruct xrrq_orrq {\n\t__le16\tnum_sges_type;\n\t#define XRRQ_ORRQ_TYPE           0x1UL\n\t#define XRRQ_ORRQ_TYPE_READ_REQ    0x0UL\n\t#define XRRQ_ORRQ_TYPE_ATOMIC_REQ  0x1UL\n\t#define XRRQ_ORRQ_TYPE_LAST       XRRQ_ORRQ_TYPE_ATOMIC_REQ\n\t#define XRRQ_ORRQ_NUM_SGES_MASK  0xf800UL\n\t#define XRRQ_ORRQ_NUM_SGES_SFT   11\n\t__le16\treserved16;\n\t__le32\tlength;\n\t__le32\tpsn;\n\t#define XRRQ_ORRQ_PSN_MASK 0xffffffUL\n\t#define XRRQ_ORRQ_PSN_SFT 0\n\t__le32\tend_psn;\n\t#define XRRQ_ORRQ_END_PSN_MASK 0xffffffUL\n\t#define XRRQ_ORRQ_END_PSN_SFT 0\n\t__le64\tfirst_sge_phy_or_sing_sge_va;\n\t__le32\tsingle_sge_l_key;\n\t__le32\tsingle_sge_size;\n};\n\n \nstruct ptu_pte {\n\t__le32\tpage_next_to_last_last_valid[2];\n\t#define PTU_PTE_VALID            0x1UL\n\t#define PTU_PTE_LAST             0x2UL\n\t#define PTU_PTE_NEXT_TO_LAST     0x4UL\n\t#define PTU_PTE_UNUSED_MASK      0xff8UL\n\t#define PTU_PTE_UNUSED_SFT       3\n\t#define PTU_PTE_PAGE_MASK        0xfffff000UL\n\t#define PTU_PTE_PAGE_SFT         12\n};\n\n \nstruct ptu_pde {\n\t__le32\tpage_valid[2];\n\t#define PTU_PDE_VALID      0x1UL\n\t#define PTU_PDE_UNUSED_MASK 0xffeUL\n\t#define PTU_PDE_UNUSED_SFT 1\n\t#define PTU_PDE_PAGE_MASK  0xfffff000UL\n\t#define PTU_PDE_PAGE_SFT   12\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}