#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x560489b059a0 .scope module, "openmips_min_sopc_tb" "openmips_min_sopc_tb" 2 4;
 .timescale 0 0;
v0x560489b5a4b0_0 .var "CLOCK_50", 0 0;
v0x560489b5a550_0 .var "rst", 0 0;
S_0x560489b05b30 .scope module, "openmips_min_sopc" "openmips_min_sopc" 2 21, 3 4 0, S_0x560489b059a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x560489b5a000_0 .net "clk", 0 0, v0x560489b5a4b0_0;  1 drivers
v0x560489b5a0c0_0 .net "inst", 31 0, v0x560489b24870_0;  1 drivers
v0x560489b5a1d0_0 .net "inst_addr", 31 0, L_0x560489add920;  1 drivers
v0x560489b5a2c0_0 .net "rom_ce", 0 0, v0x560489b56270_0;  1 drivers
v0x560489b5a360_0 .net "rst", 0 0, v0x560489b5a550_0;  1 drivers
S_0x560489b05cc0 .scope module, "inst_rom" "inst_rom" 3 24, 4 2 0, S_0x560489b05b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "inst";
v0x560489b2b170_0 .net "addr", 31 0, L_0x560489add920;  alias, 1 drivers
v0x560489b24160_0 .net "ce", 0 0, v0x560489b56270_0;  alias, 1 drivers
v0x560489b24870_0 .var "inst", 31 0;
v0x560489b34d60 .array "inst_mem", 33 0, 31 0;
v0x560489b34d60_0 .array/port v0x560489b34d60, 0;
v0x560489b34d60_1 .array/port v0x560489b34d60, 1;
E_0x560489b01a00/0 .event edge, v0x560489b24160_0, v0x560489b2b170_0, v0x560489b34d60_0, v0x560489b34d60_1;
v0x560489b34d60_2 .array/port v0x560489b34d60, 2;
v0x560489b34d60_3 .array/port v0x560489b34d60, 3;
v0x560489b34d60_4 .array/port v0x560489b34d60, 4;
v0x560489b34d60_5 .array/port v0x560489b34d60, 5;
E_0x560489b01a00/1 .event edge, v0x560489b34d60_2, v0x560489b34d60_3, v0x560489b34d60_4, v0x560489b34d60_5;
v0x560489b34d60_6 .array/port v0x560489b34d60, 6;
v0x560489b34d60_7 .array/port v0x560489b34d60, 7;
v0x560489b34d60_8 .array/port v0x560489b34d60, 8;
v0x560489b34d60_9 .array/port v0x560489b34d60, 9;
E_0x560489b01a00/2 .event edge, v0x560489b34d60_6, v0x560489b34d60_7, v0x560489b34d60_8, v0x560489b34d60_9;
v0x560489b34d60_10 .array/port v0x560489b34d60, 10;
v0x560489b34d60_11 .array/port v0x560489b34d60, 11;
v0x560489b34d60_12 .array/port v0x560489b34d60, 12;
v0x560489b34d60_13 .array/port v0x560489b34d60, 13;
E_0x560489b01a00/3 .event edge, v0x560489b34d60_10, v0x560489b34d60_11, v0x560489b34d60_12, v0x560489b34d60_13;
v0x560489b34d60_14 .array/port v0x560489b34d60, 14;
v0x560489b34d60_15 .array/port v0x560489b34d60, 15;
v0x560489b34d60_16 .array/port v0x560489b34d60, 16;
v0x560489b34d60_17 .array/port v0x560489b34d60, 17;
E_0x560489b01a00/4 .event edge, v0x560489b34d60_14, v0x560489b34d60_15, v0x560489b34d60_16, v0x560489b34d60_17;
v0x560489b34d60_18 .array/port v0x560489b34d60, 18;
v0x560489b34d60_19 .array/port v0x560489b34d60, 19;
v0x560489b34d60_20 .array/port v0x560489b34d60, 20;
v0x560489b34d60_21 .array/port v0x560489b34d60, 21;
E_0x560489b01a00/5 .event edge, v0x560489b34d60_18, v0x560489b34d60_19, v0x560489b34d60_20, v0x560489b34d60_21;
v0x560489b34d60_22 .array/port v0x560489b34d60, 22;
v0x560489b34d60_23 .array/port v0x560489b34d60, 23;
v0x560489b34d60_24 .array/port v0x560489b34d60, 24;
v0x560489b34d60_25 .array/port v0x560489b34d60, 25;
E_0x560489b01a00/6 .event edge, v0x560489b34d60_22, v0x560489b34d60_23, v0x560489b34d60_24, v0x560489b34d60_25;
v0x560489b34d60_26 .array/port v0x560489b34d60, 26;
v0x560489b34d60_27 .array/port v0x560489b34d60, 27;
v0x560489b34d60_28 .array/port v0x560489b34d60, 28;
v0x560489b34d60_29 .array/port v0x560489b34d60, 29;
E_0x560489b01a00/7 .event edge, v0x560489b34d60_26, v0x560489b34d60_27, v0x560489b34d60_28, v0x560489b34d60_29;
v0x560489b34d60_30 .array/port v0x560489b34d60, 30;
v0x560489b34d60_31 .array/port v0x560489b34d60, 31;
v0x560489b34d60_32 .array/port v0x560489b34d60, 32;
v0x560489b34d60_33 .array/port v0x560489b34d60, 33;
E_0x560489b01a00/8 .event edge, v0x560489b34d60_30, v0x560489b34d60_31, v0x560489b34d60_32, v0x560489b34d60_33;
E_0x560489b01a00 .event/or E_0x560489b01a00/0, E_0x560489b01a00/1, E_0x560489b01a00/2, E_0x560489b01a00/3, E_0x560489b01a00/4, E_0x560489b01a00/5, E_0x560489b01a00/6, E_0x560489b01a00/7, E_0x560489b01a00/8;
S_0x560489b50980 .scope module, "openmips" "openmips" 3 15, 5 11 0, S_0x560489b05b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rom_data_i";
    .port_info 3 /OUTPUT 32 "rom_addr_o";
    .port_info 4 /OUTPUT 1 "rom_ce_o";
L_0x560489add920 .functor BUFZ 32, v0x560489b56400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560489b57a70_0 .net "clk", 0 0, v0x560489b5a4b0_0;  alias, 1 drivers
v0x560489b57b30_0 .net "ex_aluop_i", 7 0, v0x560489b53fe0_0;  1 drivers
v0x560489b57bf0_0 .net "ex_alusel_i", 2 0, v0x560489b54080_0;  1 drivers
v0x560489b57ce0_0 .net "ex_reg1_i", 31 0, v0x560489b54180_0;  1 drivers
v0x560489b57df0_0 .net "ex_reg2_i", 31 0, v0x560489b54250_0;  1 drivers
v0x560489b57f50_0 .net "ex_wd_i", 4 0, v0x560489b54340_0;  1 drivers
v0x560489b58060_0 .net "ex_wd_o", 4 0, v0x560489b51470_0;  1 drivers
v0x560489b58170_0 .net "ex_wdata_o", 31 0, v0x560489b51550_0;  1 drivers
v0x560489b58280_0 .net "ex_wreg_i", 0 0, v0x560489b54410_0;  1 drivers
v0x560489b58320_0 .net "ex_wreg_o", 0 0, v0x560489b516f0_0;  1 drivers
v0x560489b58410_0 .net "id_aluop_o", 7 0, v0x560489b52760_0;  1 drivers
v0x560489b58520_0 .net "id_alusel_o", 2 0, v0x560489b52860_0;  1 drivers
o0x7f15f0b80e58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560489b58630_0 .net "id_inst_i", 31 0, o0x7f15f0b80e58;  0 drivers
o0x7f15f0b80f78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560489b586f0_0 .net "id_pc_i", 31 0, o0x7f15f0b80f78;  0 drivers
v0x560489b58790_0 .net "id_reg1_o", 31 0, v0x560489b53240_0;  1 drivers
v0x560489b58880_0 .net "id_reg2_o", 31 0, v0x560489b535a0_0;  1 drivers
v0x560489b58990_0 .net "id_wd_o", 4 0, v0x560489b537e0_0;  1 drivers
v0x560489b58bb0_0 .net "id_wreg_o", 0 0, v0x560489b538c0_0;  1 drivers
v0x560489b58ca0_0 .net "mem_wd_i", 4 0, v0x560489b51ef0_0;  1 drivers
v0x560489b58db0_0 .net "mem_wd_o", 4 0, v0x560489b55100_0;  1 drivers
v0x560489b58ec0_0 .net "mem_wdata_i", 31 0, v0x560489b51fe0_0;  1 drivers
v0x560489b58fd0_0 .net "mem_wdata_o", 31 0, v0x560489b552c0_0;  1 drivers
v0x560489b590e0_0 .net "mem_wreg_i", 0 0, v0x560489b520a0_0;  1 drivers
v0x560489b591d0_0 .net "mem_wreg_o", 0 0, v0x560489b55420_0;  1 drivers
v0x560489b592c0_0 .net "pc", 31 0, v0x560489b56400_0;  1 drivers
v0x560489b59380_0 .net "reg1_addr", 4 0, v0x560489b53080_0;  1 drivers
v0x560489b59470_0 .net "reg1_data", 31 0, v0x560489b56d60_0;  1 drivers
v0x560489b59580_0 .net "reg1_read", 0 0, v0x560489b53320_0;  1 drivers
v0x560489b59670_0 .net "reg2_addr", 4 0, v0x560489b533e0_0;  1 drivers
v0x560489b59780_0 .net "reg2_data", 31 0, v0x560489b56e30_0;  1 drivers
v0x560489b59890_0 .net "reg2_read", 0 0, v0x560489b53680_0;  1 drivers
v0x560489b59980_0 .net "rom_addr_o", 31 0, L_0x560489add920;  alias, 1 drivers
v0x560489b59a40_0 .net "rom_ce_o", 0 0, v0x560489b56270_0;  alias, 1 drivers
v0x560489b59b30_0 .net "rom_data_i", 31 0, v0x560489b24870_0;  alias, 1 drivers
v0x560489b59bd0_0 .net "rst", 0 0, v0x560489b5a550_0;  alias, 1 drivers
v0x560489b59c70_0 .net "wb_wd_i", 4 0, v0x560489b55d70_0;  1 drivers
v0x560489b59d60_0 .net "wb_wdata_i", 31 0, v0x560489b55e10_0;  1 drivers
v0x560489b59e70_0 .net "wb_wreg_i", 0 0, v0x560489b55ed0_0;  1 drivers
S_0x560489b50b60 .scope module, "ex" "ex" 5 134, 6 3 0, S_0x560489b50980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 8 "aluop_i";
    .port_info 2 /INPUT 3 "alusel_i";
    .port_info 3 /INPUT 32 "reg1_i";
    .port_info 4 /INPUT 32 "reg2_i";
    .port_info 5 /INPUT 5 "wd_i";
    .port_info 6 /INPUT 1 "wreg_i";
    .port_info 7 /OUTPUT 5 "wd_o";
    .port_info 8 /OUTPUT 1 "wreg_o";
    .port_info 9 /OUTPUT 32 "wdata_o";
v0x560489b30e90_0 .net "aluop_i", 7 0, v0x560489b53fe0_0;  alias, 1 drivers
v0x560489b50f20_0 .net "alusel_i", 2 0, v0x560489b54080_0;  alias, 1 drivers
v0x560489b51000_0 .var "logicout", 31 0;
v0x560489b510c0_0 .net "reg1_i", 31 0, v0x560489b54180_0;  alias, 1 drivers
v0x560489b511a0_0 .net "reg2_i", 31 0, v0x560489b54250_0;  alias, 1 drivers
v0x560489b512d0_0 .net "rst", 0 0, v0x560489b5a550_0;  alias, 1 drivers
v0x560489b51390_0 .net "wd_i", 4 0, v0x560489b54340_0;  alias, 1 drivers
v0x560489b51470_0 .var "wd_o", 4 0;
v0x560489b51550_0 .var "wdata_o", 31 0;
v0x560489b51630_0 .net "wreg_i", 0 0, v0x560489b54410_0;  alias, 1 drivers
v0x560489b516f0_0 .var "wreg_o", 0 0;
E_0x560489ac9b70 .event edge, v0x560489b51390_0, v0x560489b51630_0, v0x560489b50f20_0, v0x560489b51000_0;
E_0x560489b36020 .event edge, v0x560489b512d0_0, v0x560489b30e90_0, v0x560489b510c0_0, v0x560489b511a0_0;
S_0x560489b518f0 .scope module, "ex_mem" "ex_mem" 5 152, 7 3 0, S_0x560489b50980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "ex_wd";
    .port_info 3 /INPUT 1 "ex_wreg";
    .port_info 4 /INPUT 32 "ex_wdata";
    .port_info 5 /OUTPUT 5 "mem_wd";
    .port_info 6 /OUTPUT 1 "mem_wreg";
    .port_info 7 /OUTPUT 32 "mem_wdata";
v0x560489b51be0_0 .net "clk", 0 0, v0x560489b5a4b0_0;  alias, 1 drivers
v0x560489b51cc0_0 .net "ex_wd", 4 0, v0x560489b51470_0;  alias, 1 drivers
v0x560489b51d80_0 .net "ex_wdata", 31 0, v0x560489b51550_0;  alias, 1 drivers
v0x560489b51e20_0 .net "ex_wreg", 0 0, v0x560489b516f0_0;  alias, 1 drivers
v0x560489b51ef0_0 .var "mem_wd", 4 0;
v0x560489b51fe0_0 .var "mem_wdata", 31 0;
v0x560489b520a0_0 .var "mem_wreg", 0 0;
v0x560489b52160_0 .net "rst", 0 0, v0x560489b5a550_0;  alias, 1 drivers
E_0x560489b37e40 .event posedge, v0x560489b51be0_0;
S_0x560489b52330 .scope module, "id" "id" 5 72, 8 3 0, S_0x560489b50980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "pc_i";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /INPUT 32 "reg1_data_i";
    .port_info 4 /INPUT 32 "reg2_data_i";
    .port_info 5 /OUTPUT 1 "reg1_read_o";
    .port_info 6 /OUTPUT 1 "reg2_read_o";
    .port_info 7 /OUTPUT 5 "reg1_addr_o";
    .port_info 8 /OUTPUT 5 "reg2_addr_o";
    .port_info 9 /OUTPUT 8 "aluop_o";
    .port_info 10 /OUTPUT 3 "alusel_o";
    .port_info 11 /OUTPUT 32 "reg1_o";
    .port_info 12 /OUTPUT 32 "reg2_o";
    .port_info 13 /OUTPUT 5 "wd_o";
    .port_info 14 /OUTPUT 1 "wreg_o";
v0x560489b52760_0 .var "aluop_o", 7 0;
v0x560489b52860_0 .var "alusel_o", 2 0;
v0x560489b52940_0 .var "imm", 31 0;
v0x560489b52a30_0 .net "inst_i", 31 0, o0x7f15f0b80e58;  alias, 0 drivers
v0x560489b52b10_0 .var "instvalid", 0 0;
v0x560489b52c20_0 .net "op", 5 0, L_0x560489b5a680;  1 drivers
v0x560489b52d00_0 .net "op2", 4 0, L_0x560489b5a770;  1 drivers
v0x560489b52de0_0 .net "op3", 5 0, L_0x560489b5a810;  1 drivers
v0x560489b52ec0_0 .net "op4", 4 0, L_0x560489b5a8b0;  1 drivers
v0x560489b52fa0_0 .net "pc_i", 31 0, o0x7f15f0b80f78;  alias, 0 drivers
v0x560489b53080_0 .var "reg1_addr_o", 4 0;
v0x560489b53160_0 .net "reg1_data_i", 31 0, v0x560489b56d60_0;  alias, 1 drivers
v0x560489b53240_0 .var "reg1_o", 31 0;
v0x560489b53320_0 .var "reg1_read_o", 0 0;
v0x560489b533e0_0 .var "reg2_addr_o", 4 0;
v0x560489b534c0_0 .net "reg2_data_i", 31 0, v0x560489b56e30_0;  alias, 1 drivers
v0x560489b535a0_0 .var "reg2_o", 31 0;
v0x560489b53680_0 .var "reg2_read_o", 0 0;
v0x560489b53740_0 .net "rst", 0 0, v0x560489b5a550_0;  alias, 1 drivers
v0x560489b537e0_0 .var "wd_o", 4 0;
v0x560489b538c0_0 .var "wreg_o", 0 0;
E_0x560489b37e80 .event edge, v0x560489b512d0_0, v0x560489b53680_0, v0x560489b534c0_0, v0x560489b52940_0;
E_0x560489b52690 .event edge, v0x560489b512d0_0, v0x560489b53320_0, v0x560489b53160_0, v0x560489b52940_0;
E_0x560489b52700 .event edge, v0x560489b512d0_0, v0x560489b52a30_0, v0x560489b52c20_0;
L_0x560489b5a680 .part o0x7f15f0b80e58, 26, 6;
L_0x560489b5a770 .part o0x7f15f0b80e58, 6, 5;
L_0x560489b5a810 .part o0x7f15f0b80e58, 0, 6;
L_0x560489b5a8b0 .part o0x7f15f0b80e58, 16, 5;
S_0x560489b53be0 .scope module, "id_ex" "id_ex" 5 112, 9 3 0, S_0x560489b50980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "id_aluop";
    .port_info 3 /INPUT 3 "id_alusel";
    .port_info 4 /INPUT 32 "id_reg1";
    .port_info 5 /INPUT 32 "id_reg2";
    .port_info 6 /INPUT 5 "id_wd";
    .port_info 7 /INPUT 1 "id_wreg";
    .port_info 8 /OUTPUT 8 "ex_aluop";
    .port_info 9 /OUTPUT 3 "ex_alusel";
    .port_info 10 /OUTPUT 32 "ex_reg1";
    .port_info 11 /OUTPUT 32 "ex_reg2";
    .port_info 12 /OUTPUT 5 "ex_wd";
    .port_info 13 /OUTPUT 1 "ex_wreg";
v0x560489b53f20_0 .net "clk", 0 0, v0x560489b5a4b0_0;  alias, 1 drivers
v0x560489b53fe0_0 .var "ex_aluop", 7 0;
v0x560489b54080_0 .var "ex_alusel", 2 0;
v0x560489b54180_0 .var "ex_reg1", 31 0;
v0x560489b54250_0 .var "ex_reg2", 31 0;
v0x560489b54340_0 .var "ex_wd", 4 0;
v0x560489b54410_0 .var "ex_wreg", 0 0;
v0x560489b544e0_0 .net "id_aluop", 7 0, v0x560489b52760_0;  alias, 1 drivers
v0x560489b545b0_0 .net "id_alusel", 2 0, v0x560489b52860_0;  alias, 1 drivers
v0x560489b54680_0 .net "id_reg1", 31 0, v0x560489b53240_0;  alias, 1 drivers
v0x560489b54750_0 .net "id_reg2", 31 0, v0x560489b535a0_0;  alias, 1 drivers
v0x560489b54820_0 .net "id_wd", 4 0, v0x560489b537e0_0;  alias, 1 drivers
v0x560489b548f0_0 .net "id_wreg", 0 0, v0x560489b538c0_0;  alias, 1 drivers
v0x560489b549c0_0 .net "rst", 0 0, v0x560489b5a550_0;  alias, 1 drivers
S_0x560489b54c20 .scope module, "mem" "mem" 5 168, 10 3 0, S_0x560489b50980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 5 "wd_i";
    .port_info 2 /INPUT 1 "wreg_i";
    .port_info 3 /INPUT 32 "wdata_i";
    .port_info 4 /OUTPUT 5 "wd_o";
    .port_info 5 /OUTPUT 1 "wreg_o";
    .port_info 6 /OUTPUT 32 "wdata_o";
v0x560489b54f80_0 .net "rst", 0 0, v0x560489b5a550_0;  alias, 1 drivers
v0x560489b55040_0 .net "wd_i", 4 0, v0x560489b51ef0_0;  alias, 1 drivers
v0x560489b55100_0 .var "wd_o", 4 0;
v0x560489b551d0_0 .net "wdata_i", 31 0, v0x560489b51fe0_0;  alias, 1 drivers
v0x560489b552c0_0 .var "wdata_o", 31 0;
v0x560489b55380_0 .net "wreg_i", 0 0, v0x560489b520a0_0;  alias, 1 drivers
v0x560489b55420_0 .var "wreg_o", 0 0;
E_0x560489b54ef0 .event edge, v0x560489b512d0_0, v0x560489b51ef0_0, v0x560489b520a0_0, v0x560489b51fe0_0;
S_0x560489b555e0 .scope module, "mem_wb" "mem_wb" 5 183, 11 3 0, S_0x560489b50980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "mem_wd";
    .port_info 3 /INPUT 1 "mem_wreg";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /OUTPUT 5 "wb_wd";
    .port_info 6 /OUTPUT 1 "wb_wreg";
    .port_info 7 /OUTPUT 32 "wb_wdata";
v0x560489b558e0_0 .net "clk", 0 0, v0x560489b5a4b0_0;  alias, 1 drivers
v0x560489b559f0_0 .net "mem_wd", 4 0, v0x560489b55100_0;  alias, 1 drivers
v0x560489b55ab0_0 .net "mem_wdata", 31 0, v0x560489b552c0_0;  alias, 1 drivers
v0x560489b55bb0_0 .net "mem_wreg", 0 0, v0x560489b55420_0;  alias, 1 drivers
v0x560489b55c80_0 .net "rst", 0 0, v0x560489b5a550_0;  alias, 1 drivers
v0x560489b55d70_0 .var "wb_wd", 4 0;
v0x560489b55e10_0 .var "wb_wdata", 31 0;
v0x560489b55ed0_0 .var "wb_wreg", 0 0;
S_0x560489b560e0 .scope module, "pc_reg" "pc_reg" 5 62, 12 3 0, S_0x560489b50980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "ce";
v0x560489b56270_0 .var "ce", 0 0;
v0x560489b56360_0 .net "clk", 0 0, v0x560489b5a4b0_0;  alias, 1 drivers
v0x560489b56400_0 .var "pc", 31 0;
v0x560489b564d0_0 .net "rst", 0 0, v0x560489b5a550_0;  alias, 1 drivers
S_0x560489b56620 .scope module, "regfile" "regfile" 5 97, 13 3 0, S_0x560489b50980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "re1";
    .port_info 6 /INPUT 5 "raddr1";
    .port_info 7 /OUTPUT 32 "rdata1";
    .port_info 8 /INPUT 1 "re2";
    .port_info 9 /INPUT 5 "raddr2";
    .port_info 10 /OUTPUT 32 "rdata2";
v0x560489b56ae0_0 .net "clk", 0 0, v0x560489b5a4b0_0;  alias, 1 drivers
v0x560489b56ba0_0 .net "raddr1", 4 0, v0x560489b53080_0;  alias, 1 drivers
v0x560489b56c60_0 .net "raddr2", 4 0, v0x560489b533e0_0;  alias, 1 drivers
v0x560489b56d60_0 .var "rdata1", 31 0;
v0x560489b56e30_0 .var "rdata2", 31 0;
v0x560489b56ed0_0 .net "re1", 0 0, v0x560489b53320_0;  alias, 1 drivers
v0x560489b56fa0_0 .net "re2", 0 0, v0x560489b53680_0;  alias, 1 drivers
v0x560489b57070 .array "regs", 31 0, 31 0;
v0x560489b575c0_0 .net "rst", 0 0, v0x560489b5a550_0;  alias, 1 drivers
v0x560489b57660_0 .net "waddr", 4 0, v0x560489b55d70_0;  alias, 1 drivers
v0x560489b57750_0 .net "wdata", 31 0, v0x560489b55e10_0;  alias, 1 drivers
v0x560489b57820_0 .net "we", 0 0, v0x560489b55ed0_0;  alias, 1 drivers
E_0x560489b54e00/0 .event edge, v0x560489b512d0_0, v0x560489b533e0_0, v0x560489b55d70_0, v0x560489b55ed0_0;
v0x560489b57070_0 .array/port v0x560489b57070, 0;
v0x560489b57070_1 .array/port v0x560489b57070, 1;
E_0x560489b54e00/1 .event edge, v0x560489b53680_0, v0x560489b55e10_0, v0x560489b57070_0, v0x560489b57070_1;
v0x560489b57070_2 .array/port v0x560489b57070, 2;
v0x560489b57070_3 .array/port v0x560489b57070, 3;
v0x560489b57070_4 .array/port v0x560489b57070, 4;
v0x560489b57070_5 .array/port v0x560489b57070, 5;
E_0x560489b54e00/2 .event edge, v0x560489b57070_2, v0x560489b57070_3, v0x560489b57070_4, v0x560489b57070_5;
v0x560489b57070_6 .array/port v0x560489b57070, 6;
v0x560489b57070_7 .array/port v0x560489b57070, 7;
v0x560489b57070_8 .array/port v0x560489b57070, 8;
v0x560489b57070_9 .array/port v0x560489b57070, 9;
E_0x560489b54e00/3 .event edge, v0x560489b57070_6, v0x560489b57070_7, v0x560489b57070_8, v0x560489b57070_9;
v0x560489b57070_10 .array/port v0x560489b57070, 10;
v0x560489b57070_11 .array/port v0x560489b57070, 11;
v0x560489b57070_12 .array/port v0x560489b57070, 12;
v0x560489b57070_13 .array/port v0x560489b57070, 13;
E_0x560489b54e00/4 .event edge, v0x560489b57070_10, v0x560489b57070_11, v0x560489b57070_12, v0x560489b57070_13;
v0x560489b57070_14 .array/port v0x560489b57070, 14;
v0x560489b57070_15 .array/port v0x560489b57070, 15;
v0x560489b57070_16 .array/port v0x560489b57070, 16;
v0x560489b57070_17 .array/port v0x560489b57070, 17;
E_0x560489b54e00/5 .event edge, v0x560489b57070_14, v0x560489b57070_15, v0x560489b57070_16, v0x560489b57070_17;
v0x560489b57070_18 .array/port v0x560489b57070, 18;
v0x560489b57070_19 .array/port v0x560489b57070, 19;
v0x560489b57070_20 .array/port v0x560489b57070, 20;
v0x560489b57070_21 .array/port v0x560489b57070, 21;
E_0x560489b54e00/6 .event edge, v0x560489b57070_18, v0x560489b57070_19, v0x560489b57070_20, v0x560489b57070_21;
v0x560489b57070_22 .array/port v0x560489b57070, 22;
v0x560489b57070_23 .array/port v0x560489b57070, 23;
v0x560489b57070_24 .array/port v0x560489b57070, 24;
v0x560489b57070_25 .array/port v0x560489b57070, 25;
E_0x560489b54e00/7 .event edge, v0x560489b57070_22, v0x560489b57070_23, v0x560489b57070_24, v0x560489b57070_25;
v0x560489b57070_26 .array/port v0x560489b57070, 26;
v0x560489b57070_27 .array/port v0x560489b57070, 27;
v0x560489b57070_28 .array/port v0x560489b57070, 28;
v0x560489b57070_29 .array/port v0x560489b57070, 29;
E_0x560489b54e00/8 .event edge, v0x560489b57070_26, v0x560489b57070_27, v0x560489b57070_28, v0x560489b57070_29;
v0x560489b57070_30 .array/port v0x560489b57070, 30;
v0x560489b57070_31 .array/port v0x560489b57070, 31;
E_0x560489b54e00/9 .event edge, v0x560489b57070_30, v0x560489b57070_31;
E_0x560489b54e00 .event/or E_0x560489b54e00/0, E_0x560489b54e00/1, E_0x560489b54e00/2, E_0x560489b54e00/3, E_0x560489b54e00/4, E_0x560489b54e00/5, E_0x560489b54e00/6, E_0x560489b54e00/7, E_0x560489b54e00/8, E_0x560489b54e00/9;
E_0x560489b56960/0 .event edge, v0x560489b512d0_0, v0x560489b53080_0, v0x560489b55d70_0, v0x560489b55ed0_0;
E_0x560489b56960/1 .event edge, v0x560489b53320_0, v0x560489b55e10_0, v0x560489b57070_0, v0x560489b57070_1;
E_0x560489b56960/2 .event edge, v0x560489b57070_2, v0x560489b57070_3, v0x560489b57070_4, v0x560489b57070_5;
E_0x560489b56960/3 .event edge, v0x560489b57070_6, v0x560489b57070_7, v0x560489b57070_8, v0x560489b57070_9;
E_0x560489b56960/4 .event edge, v0x560489b57070_10, v0x560489b57070_11, v0x560489b57070_12, v0x560489b57070_13;
E_0x560489b56960/5 .event edge, v0x560489b57070_14, v0x560489b57070_15, v0x560489b57070_16, v0x560489b57070_17;
E_0x560489b56960/6 .event edge, v0x560489b57070_18, v0x560489b57070_19, v0x560489b57070_20, v0x560489b57070_21;
E_0x560489b56960/7 .event edge, v0x560489b57070_22, v0x560489b57070_23, v0x560489b57070_24, v0x560489b57070_25;
E_0x560489b56960/8 .event edge, v0x560489b57070_26, v0x560489b57070_27, v0x560489b57070_28, v0x560489b57070_29;
E_0x560489b56960/9 .event edge, v0x560489b57070_30, v0x560489b57070_31;
E_0x560489b56960 .event/or E_0x560489b56960/0, E_0x560489b56960/1, E_0x560489b56960/2, E_0x560489b56960/3, E_0x560489b56960/4, E_0x560489b56960/5, E_0x560489b56960/6, E_0x560489b56960/7, E_0x560489b56960/8, E_0x560489b56960/9;
    .scope S_0x560489b560e0;
T_0 ;
    %wait E_0x560489b37e40;
    %load/vec4 v0x560489b564d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b56270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560489b56270_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560489b560e0;
T_1 ;
    %wait E_0x560489b37e40;
    %load/vec4 v0x560489b56270_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b56400_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560489b56400_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x560489b56400_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560489b52330;
T_2 ;
    %wait E_0x560489b52700;
    %load/vec4 v0x560489b53740_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560489b52760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560489b52860_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560489b537e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b538c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b52b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b53320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b53680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560489b53080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560489b533e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b52940_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560489b52760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560489b52860_0, 0;
    %load/vec4 v0x560489b52a30_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x560489b537e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b538c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560489b52b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b53320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b53680_0, 0;
    %load/vec4 v0x560489b52a30_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x560489b53080_0, 0;
    %load/vec4 v0x560489b52a30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x560489b533e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b52940_0, 0;
    %load/vec4 v0x560489b52c20_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560489b538c0_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x560489b52760_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560489b52860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560489b53320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b53680_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560489b52a30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x560489b52940_0, 0;
    %load/vec4 v0x560489b52a30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x560489b537e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b52b10_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560489b52330;
T_3 ;
    %wait E_0x560489b52690;
    %load/vec4 v0x560489b53740_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b53240_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560489b53320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x560489b53160_0;
    %assign/vec4 v0x560489b53240_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x560489b53320_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x560489b52940_0;
    %assign/vec4 v0x560489b53240_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b53240_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560489b52330;
T_4 ;
    %wait E_0x560489b37e80;
    %load/vec4 v0x560489b53740_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b535a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560489b53680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x560489b534c0_0;
    %assign/vec4 v0x560489b535a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x560489b53680_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x560489b52940_0;
    %assign/vec4 v0x560489b535a0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b535a0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560489b56620;
T_5 ;
    %wait E_0x560489b37e40;
    %load/vec4 v0x560489b575c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x560489b57820_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560489b57660_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560489b57750_0;
    %load/vec4 v0x560489b57660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560489b57070, 0, 4;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560489b56620;
T_6 ;
    %wait E_0x560489b56960;
    %load/vec4 v0x560489b575c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b56d60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560489b56ba0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b56d60_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x560489b56ba0_0;
    %load/vec4 v0x560489b57660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560489b57820_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560489b56ed0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x560489b57750_0;
    %assign/vec4 v0x560489b56d60_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x560489b56ed0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x560489b56ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560489b57070, 4;
    %assign/vec4 v0x560489b56d60_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b56d60_0, 0;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x560489b56620;
T_7 ;
    %wait E_0x560489b54e00;
    %load/vec4 v0x560489b575c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b56e30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560489b56c60_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b56e30_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560489b56c60_0;
    %load/vec4 v0x560489b57660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560489b57820_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560489b56fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560489b57750_0;
    %assign/vec4 v0x560489b56e30_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560489b56fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x560489b56c60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560489b57070, 4;
    %assign/vec4 v0x560489b56e30_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b56e30_0, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560489b53be0;
T_8 ;
    %wait E_0x560489b37e40;
    %load/vec4 v0x560489b549c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560489b53fe0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560489b54080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b54180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b54250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560489b54340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b54410_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560489b544e0_0;
    %assign/vec4 v0x560489b53fe0_0, 0;
    %load/vec4 v0x560489b545b0_0;
    %assign/vec4 v0x560489b54080_0, 0;
    %load/vec4 v0x560489b54680_0;
    %assign/vec4 v0x560489b54180_0, 0;
    %load/vec4 v0x560489b54750_0;
    %assign/vec4 v0x560489b54250_0, 0;
    %load/vec4 v0x560489b54820_0;
    %assign/vec4 v0x560489b54340_0, 0;
    %load/vec4 v0x560489b548f0_0;
    %assign/vec4 v0x560489b54410_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560489b50b60;
T_9 ;
    %wait E_0x560489b36020;
    %load/vec4 v0x560489b512d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b51000_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x560489b30e90_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b51000_0, 0;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x560489b510c0_0;
    %load/vec4 v0x560489b511a0_0;
    %or;
    %assign/vec4 v0x560489b51000_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560489b50b60;
T_10 ;
    %wait E_0x560489ac9b70;
    %load/vec4 v0x560489b51390_0;
    %assign/vec4 v0x560489b51470_0, 0;
    %load/vec4 v0x560489b51630_0;
    %assign/vec4 v0x560489b516f0_0, 0;
    %load/vec4 v0x560489b50f20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b51550_0, 0;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x560489b51000_0;
    %assign/vec4 v0x560489b51550_0, 0;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x560489b50b60;
T_11 ;
    %delay 10, 0;
    %vpi_call 6 49 "$display", v0x560489b50f20_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x560489b518f0;
T_12 ;
    %wait E_0x560489b37e40;
    %load/vec4 v0x560489b52160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560489b51ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b520a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b51fe0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x560489b51cc0_0;
    %assign/vec4 v0x560489b51ef0_0, 0;
    %load/vec4 v0x560489b51e20_0;
    %assign/vec4 v0x560489b520a0_0, 0;
    %load/vec4 v0x560489b51d80_0;
    %assign/vec4 v0x560489b51fe0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560489b54c20;
T_13 ;
    %wait E_0x560489b54ef0;
    %load/vec4 v0x560489b54f80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560489b55100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b55420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b552c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560489b55040_0;
    %assign/vec4 v0x560489b55100_0, 0;
    %load/vec4 v0x560489b55380_0;
    %assign/vec4 v0x560489b55420_0, 0;
    %load/vec4 v0x560489b551d0_0;
    %assign/vec4 v0x560489b552c0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x560489b555e0;
T_14 ;
    %wait E_0x560489b37e40;
    %load/vec4 v0x560489b55c80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560489b55d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560489b55ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b55e10_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x560489b559f0_0;
    %assign/vec4 v0x560489b55d70_0, 0;
    %load/vec4 v0x560489b55bb0_0;
    %assign/vec4 v0x560489b55ed0_0, 0;
    %load/vec4 v0x560489b55ab0_0;
    %assign/vec4 v0x560489b55e10_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560489b05cc0;
T_15 ;
    %pushi/vec4 872485120, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560489b34d60, 4, 0;
    %pushi/vec4 872546336, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560489b34d60, 4, 0;
    %pushi/vec4 872677120, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560489b34d60, 4, 0;
    %pushi/vec4 872742911, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560489b34d60, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x560489b05cc0;
T_16 ;
    %wait E_0x560489b01a00;
    %load/vec4 v0x560489b24160_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560489b24870_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560489b2b170_0;
    %parti/s 17, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x560489b34d60, 4;
    %assign/vec4 v0x560489b24870_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x560489b059a0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560489b5a4b0_0, 0, 1;
T_17.0 ;
    %delay 10, 0;
    %load/vec4 v0x560489b5a4b0_0;
    %inv;
    %store/vec4 v0x560489b5a4b0_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x560489b059a0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560489b5a550_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560489b5a550_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "openmips_min_sopc_tb.v";
    "./openmips_min_sopc.v";
    "./inst_rom.v";
    "./openmips.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc_reg.v";
    "./regfile.v";
