//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_21, texmode_independent
.address_size 32

	// .globl	complex_benchmark
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.entry complex_benchmark(
	.param .u32 .ptr .global .align 4 complex_benchmark_param_0,
	.param .u32 .ptr .global .align 4 complex_benchmark_param_1,
	.param .u32 .ptr .global .align 4 complex_benchmark_param_2,
	.param .u32 .ptr .global .align 4 complex_benchmark_param_3,
	.param .u32 .ptr .global .align 4 complex_benchmark_param_4,
	.param .u32 .ptr .global .align 4 complex_benchmark_param_5,
	.param .u32 complex_benchmark_param_6
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b32 	%SP;
	.reg .b32 	%SPL;
	.reg .pred 	%p<71>;
	.reg .f32 	%f<334>;
	.reg .b32 	%r<272>;


	mov.u32 	%r271, __local_depot0;
	cvta.local.u32 	%SP, %r271;
	ld.param.u32 	%r83, [complex_benchmark_param_0];
	ld.param.u32 	%r84, [complex_benchmark_param_1];
	ld.param.u32 	%r85, [complex_benchmark_param_2];
	ld.param.u32 	%r86, [complex_benchmark_param_3];
	ld.param.u32 	%r87, [complex_benchmark_param_4];
	ld.param.u32 	%r89, [complex_benchmark_param_5];
	ld.param.u32 	%r88, [complex_benchmark_param_6];
	mov.u32 	%r90, %ctaid.x;
	mov.u32 	%r91, %ntid.x;
	mov.b32	%r92, %envreg3;
	mad.lo.s32 	%r93, %r90, %r91, %r92;
	mov.u32 	%r94, %tid.x;
	add.s32 	%r1, %r93, %r94;
	shl.b32 	%r95, %r1, 2;
	add.s32 	%r2, %r89, %r95;
	setp.ge.u32	%p1, %r1, %r88;
	@%p1 bra 	BB0_71;

	add.s32 	%r97, %r83, %r95;
	add.s32 	%r98, %r84, %r95;
	add.s32 	%r99, %r85, %r95;
	add.s32 	%r100, %r87, %r95;
	ld.global.f32 	%f1, [%r97];
	ld.global.f32 	%f2, [%r98];
	ld.global.f32 	%f3, [%r99];
	ld.global.f32 	%f4, [%r100];
	ld.global.f32 	%f5, [%r2];
	add.f32 	%f319, %f1, 0f00000000;
	abs.f32 	%f67, %f319;
	setp.neu.f32	%p2, %f67, 0f7F800000;
	@%p2 bra 	BB0_3;

	mov.f32 	%f68, 0f00000000;
	mul.rn.f32 	%f319, %f319, %f68;

BB0_3:
	mul.f32 	%f69, %f319, 0f3F22F983;
	cvt.rni.s32.f32	%r257, %f69;
	cvt.rn.f32.s32	%f70, %r257;
	neg.f32 	%f71, %f70;
	mov.f32 	%f72, 0f3FC90FDA;
	fma.rn.f32 	%f73, %f71, %f72, %f319;
	mov.f32 	%f74, 0f33A22168;
	fma.rn.f32 	%f75, %f71, %f74, %f73;
	mov.f32 	%f76, 0f27C234C5;
	fma.rn.f32 	%f320, %f71, %f76, %f75;
	abs.f32 	%f77, %f319;
	setp.leu.f32	%p3, %f77, 0f47CE4780;
	@%p3 bra 	BB0_14;

	add.u32 	%r104, %SP, 0;
	cvta.to.local.u32 	%r4, %r104;
	mov.b32 	 %r5, %f319;
	mov.u32 	%r248, 0;
	mov.u32 	%r249, %r248;
	mov.u32 	%r242, %r248;
	mov.pred 	%p4, 0;
	mov.u32 	%r245, %r4;
	@%p4 bra 	BB0_7;

	mov.u32 	%r246, %r4;

BB0_6:
	shl.b32 	%r110, %r242, 2;
	mov.u32 	%r111, __cudart_i2opi_f;
	add.s32 	%r112, %r111, %r110;
	ld.const.u32 	%r107, [%r112];
	shl.b32 	%r113, %r5, 8;
	or.b32  	%r108, %r113, -2147483648;
	// inline asm
	{
	mad.lo.cc.u32   %r105, %r107, %r108, %r249;
	madc.hi.u32     %r249, %r107, %r108,  0;
	}
	// inline asm
	st.local.u32 	[%r246], %r105;
	add.s32 	%r242, %r242, 1;
	setp.lt.s32	%p5, %r242, 6;
	add.s32 	%r116, %r110, %r4;
	add.s32 	%r246, %r116, 4;
	mov.u32 	%r244, %r246;
	mov.u32 	%r245, %r244;
	mov.u32 	%r248, %r249;
	@%p5 bra 	BB0_6;

BB0_7:
	mov.u32 	%r12, %r245;
	st.local.u32 	[%r12], %r248;
	bfe.u32 	%r14, %r5, 23, 5;
	bfe.u32 	%r117, %r5, 23, 8;
	add.s32 	%r118, %r117, -128;
	shr.u32 	%r119, %r118, 5;
	mov.u32 	%r120, 4;
	sub.s32 	%r121, %r120, %r119;
	shl.b32 	%r124, %r121, 2;
	add.s32 	%r125, %r124, %r4;
	ld.local.u32 	%r250, [%r125+8];
	ld.local.u32 	%r251, [%r125+4];
	setp.eq.s32	%p6, %r14, 0;
	@%p6 bra 	BB0_9;

	mov.u32 	%r126, 32;
	sub.s32 	%r127, %r126, %r14;
	shr.u32 	%r128, %r251, %r127;
	shl.b32 	%r129, %r250, %r14;
	add.s32 	%r250, %r128, %r129;
	add.s32 	%r240, %r125, 8;
	ld.local.u32 	%r130, [%r240+-8];
	shr.u32 	%r131, %r130, %r127;
	shl.b32 	%r132, %r251, %r14;
	add.s32 	%r251, %r131, %r132;

BB0_9:
	shr.u32 	%r133, %r251, 30;
	shl.b32 	%r134, %r250, 2;
	add.s32 	%r252, %r133, %r134;
	shl.b32 	%r23, %r251, 2;
	shr.u32 	%r135, %r252, 31;
	shr.u32 	%r136, %r250, 30;
	add.s32 	%r137, %r135, %r136;
	and.b32  	%r253, %r5, -2147483648;
	setp.eq.s32	%p7, %r253, 0;
	neg.s32 	%r138, %r137;
	selp.b32	%r257, %r137, %r138, %p7;
	setp.eq.s32	%p8, %r135, 0;
	mov.u32 	%r254, %r23;
	@%p8 bra 	BB0_11;

	not.b32 	%r139, %r252;
	neg.s32 	%r26, %r23;
	setp.eq.s32	%p9, %r23, 0;
	selp.u32	%r140, 1, 0, %p9;
	add.s32 	%r252, %r140, %r139;
	not.b32 	%r141, %r5;
	and.b32  	%r253, %r141, -2147483648;
	mov.u32 	%r254, %r26;

BB0_11:
	clz.b32 	%r256, %r252;
	setp.eq.s32	%p10, %r256, 0;
	shl.b32 	%r142, %r252, %r256;
	mov.u32 	%r143, 32;
	sub.s32 	%r144, %r143, %r256;
	shr.u32 	%r145, %r254, %r144;
	add.s32 	%r146, %r145, %r142;
	selp.b32	%r33, %r252, %r146, %p10;
	mov.u32 	%r147, -921707870;
	mul.hi.u32 	%r255, %r33, %r147;
	setp.lt.s32	%p11, %r255, 1;
	@%p11 bra 	BB0_13;

	mul.lo.s32 	%r148, %r33, -921707870;
	shr.u32 	%r149, %r148, 31;
	shl.b32 	%r150, %r255, 1;
	add.s32 	%r255, %r149, %r150;
	add.s32 	%r256, %r256, 1;

BB0_13:
	mov.u32 	%r151, 126;
	sub.s32 	%r152, %r151, %r256;
	shl.b32 	%r153, %r152, 23;
	add.s32 	%r154, %r255, 1;
	shr.u32 	%r155, %r154, 7;
	add.s32 	%r156, %r155, 1;
	shr.u32 	%r157, %r156, 1;
	add.s32 	%r158, %r157, %r153;
	or.b32  	%r159, %r158, %r253;
	mov.b32 	 %f320, %r159;

BB0_14:
	mul.rn.f32 	%f12, %f320, %f320;
	and.b32  	%r40, %r257, 1;
	setp.eq.s32	%p12, %r40, 0;
	@%p12 bra 	BB0_16;

	mov.f32 	%f78, 0fBAB6061A;
	mov.f32 	%f79, 0f37CCF5CE;
	fma.rn.f32 	%f321, %f79, %f12, %f78;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f80, 0f3C08839E;
	mov.f32 	%f81, 0fB94CA1F9;
	fma.rn.f32 	%f321, %f81, %f12, %f80;

BB0_17:
	@%p12 bra 	BB0_19;

	mov.f32 	%f82, 0f3D2AAAA5;
	fma.rn.f32 	%f83, %f321, %f12, %f82;
	mov.f32 	%f84, 0fBF000000;
	fma.rn.f32 	%f322, %f83, %f12, %f84;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f85, 0fBE2AAAA3;
	fma.rn.f32 	%f86, %f321, %f12, %f85;
	mov.f32 	%f87, 0f00000000;
	fma.rn.f32 	%f322, %f86, %f12, %f87;

BB0_20:
	fma.rn.f32 	%f323, %f322, %f320, %f320;
	@%p12 bra 	BB0_22;

	mov.f32 	%f88, 0f3F800000;
	fma.rn.f32 	%f323, %f322, %f12, %f88;

BB0_22:
	and.b32  	%r160, %r257, 2;
	setp.eq.s32	%p15, %r160, 0;
	@%p15 bra 	BB0_24;

	mov.f32 	%f89, 0f00000000;
	mov.f32 	%f90, 0fBF800000;
	fma.rn.f32 	%f323, %f323, %f90, %f89;

BB0_24:
	fma.rn.f32 	%f24, %f1, %f2, %f323;
	abs.f32 	%f91, %f2;
	setp.neu.f32	%p16, %f91, 0f7F800000;
	mov.f32 	%f324, %f2;
	@%p16 bra 	BB0_26;

	mov.f32 	%f92, 0f00000000;
	mul.rn.f32 	%f25, %f2, %f92;
	mov.f32 	%f324, %f25;

BB0_26:
	mov.f32 	%f26, %f324;
	mul.f32 	%f93, %f26, 0f3F22F983;
	cvt.rni.s32.f32	%r270, %f93;
	cvt.rn.f32.s32	%f94, %r270;
	neg.f32 	%f95, %f94;
	fma.rn.f32 	%f97, %f95, %f72, %f26;
	fma.rn.f32 	%f99, %f95, %f74, %f97;
	fma.rn.f32 	%f325, %f95, %f76, %f99;
	abs.f32 	%f101, %f26;
	setp.leu.f32	%p17, %f101, 0f47CE4780;
	@%p17 bra 	BB0_36;

	add.u32 	%r164, %SP, 0;
	cvta.to.local.u32 	%r42, %r164;
	mov.u32 	%r259, %r42;
	mov.b32 	 %r44, %f26;
	and.b32  	%r45, %r44, -2147483648;
	shl.b32 	%r165, %r44, 8;
	or.b32  	%r46, %r165, -2147483648;
	mov.u32 	%r261, 0;
	mov.u32 	%r262, %r261;
	mov.u32 	%r258, %r261;
	mov.pred 	%p18, 0;
	@%p18 bra 	BB0_29;

BB0_28:
	shl.b32 	%r171, %r258, 2;
	mov.u32 	%r172, __cudart_i2opi_f;
	add.s32 	%r173, %r172, %r171;
	ld.const.u32 	%r168, [%r173];
	// inline asm
	{
	mad.lo.cc.u32   %r166, %r168, %r46, %r262;
	madc.hi.u32     %r262, %r168, %r46,  0;
	}
	// inline asm
	st.local.u32 	[%r259], %r166;
	add.s32 	%r258, %r258, 1;
	setp.lt.s32	%p19, %r258, 6;
	add.s32 	%r174, %r171, %r42;
	add.s32 	%r259, %r174, 4;
	mov.u32 	%r261, %r262;
	@%p19 bra 	BB0_28;

BB0_29:
	bfe.u32 	%r175, %r44, 23, 8;
	add.s32 	%r176, %r175, -128;
	shr.u32 	%r177, %r176, 5;
	mov.u32 	%r178, 4;
	sub.s32 	%r179, %r178, %r177;
	st.local.u32 	[%r259], %r261;
	shl.b32 	%r182, %r179, 2;
	add.s32 	%r183, %r182, %r42;
	ld.local.u32 	%r263, [%r183+8];
	ld.local.u32 	%r264, [%r183+4];
	bfe.u32 	%r58, %r44, 23, 5;
	setp.eq.s32	%p20, %r58, 0;
	@%p20 bra 	BB0_31;

	mov.u32 	%r184, 32;
	sub.s32 	%r185, %r184, %r58;
	shr.u32 	%r186, %r264, %r185;
	shl.b32 	%r187, %r263, %r58;
	add.s32 	%r263, %r186, %r187;
	add.s32 	%r241, %r183, 8;
	ld.local.u32 	%r188, [%r241+-8];
	shr.u32 	%r189, %r188, %r185;
	shl.b32 	%r190, %r264, %r58;
	add.s32 	%r264, %r189, %r190;

BB0_31:
	shr.u32 	%r191, %r264, 30;
	shl.b32 	%r192, %r263, 2;
	add.s32 	%r265, %r191, %r192;
	shl.b32 	%r64, %r264, 2;
	shr.u32 	%r193, %r265, 31;
	shr.u32 	%r194, %r263, 30;
	add.s32 	%r65, %r193, %r194;
	setp.eq.s32	%p21, %r193, 0;
	mov.u32 	%r266, %r45;
	mov.u32 	%r267, %r64;
	@%p21 bra 	BB0_33;

	not.b32 	%r195, %r265;
	neg.s32 	%r66, %r64;
	setp.eq.s32	%p22, %r64, 0;
	selp.u32	%r196, 1, 0, %p22;
	add.s32 	%r265, %r196, %r195;
	xor.b32  	%r68, %r45, -2147483648;
	mov.u32 	%r266, %r68;
	mov.u32 	%r267, %r66;

BB0_33:
	mov.u32 	%r70, %r266;
	neg.s32 	%r197, %r65;
	setp.eq.s32	%p23, %r45, 0;
	selp.b32	%r270, %r65, %r197, %p23;
	clz.b32 	%r269, %r265;
	setp.eq.s32	%p24, %r269, 0;
	shl.b32 	%r198, %r265, %r269;
	mov.u32 	%r199, 32;
	sub.s32 	%r200, %r199, %r269;
	shr.u32 	%r201, %r267, %r200;
	add.s32 	%r202, %r201, %r198;
	selp.b32	%r74, %r265, %r202, %p24;
	mov.u32 	%r203, -921707870;
	mul.hi.u32 	%r268, %r74, %r203;
	setp.lt.s32	%p25, %r268, 1;
	@%p25 bra 	BB0_35;

	mul.lo.s32 	%r204, %r74, -921707870;
	shr.u32 	%r205, %r204, 31;
	shl.b32 	%r206, %r268, 1;
	add.s32 	%r268, %r205, %r206;
	add.s32 	%r269, %r269, 1;

BB0_35:
	mov.u32 	%r207, 126;
	sub.s32 	%r208, %r207, %r269;
	shl.b32 	%r209, %r208, 23;
	add.s32 	%r210, %r268, 1;
	shr.u32 	%r211, %r210, 7;
	add.s32 	%r212, %r211, 1;
	shr.u32 	%r213, %r212, 1;
	add.s32 	%r214, %r213, %r209;
	or.b32  	%r215, %r214, %r70;
	mov.b32 	 %f325, %r215;

BB0_36:
	mul.rn.f32 	%f30, %f325, %f325;
	add.s32 	%r81, %r270, 1;
	and.b32  	%r82, %r81, 1;
	setp.eq.s32	%p26, %r82, 0;
	@%p26 bra 	BB0_38;

	mov.f32 	%f102, 0fBAB6061A;
	mov.f32 	%f103, 0f37CCF5CE;
	fma.rn.f32 	%f326, %f103, %f30, %f102;
	bra.uni 	BB0_39;

BB0_38:
	mov.f32 	%f104, 0f3C08839E;
	mov.f32 	%f105, 0fB94CA1F9;
	fma.rn.f32 	%f326, %f105, %f30, %f104;

BB0_39:
	@%p26 bra 	BB0_41;

	mov.f32 	%f106, 0f3D2AAAA5;
	fma.rn.f32 	%f107, %f326, %f30, %f106;
	mov.f32 	%f108, 0fBF000000;
	fma.rn.f32 	%f327, %f107, %f30, %f108;
	bra.uni 	BB0_42;

BB0_41:
	mov.f32 	%f109, 0fBE2AAAA3;
	fma.rn.f32 	%f110, %f326, %f30, %f109;
	mov.f32 	%f111, 0f00000000;
	fma.rn.f32 	%f327, %f110, %f30, %f111;

BB0_42:
	fma.rn.f32 	%f328, %f327, %f325, %f325;
	@%p26 bra 	BB0_44;

	mov.f32 	%f112, 0f3F800000;
	fma.rn.f32 	%f328, %f327, %f30, %f112;

BB0_44:
	and.b32  	%r216, %r81, 2;
	setp.eq.s32	%p29, %r216, 0;
	@%p29 bra 	BB0_46;

	mov.f32 	%f113, 0f00000000;
	mov.f32 	%f114, 0fBF800000;
	fma.rn.f32 	%f328, %f328, %f114, %f113;

BB0_46:
	add.f32 	%f118, %f328, 0f3F800000;
	add.f32 	%f119, %f118, 0f00000000;
	div.full.f32 	%f42, %f24, %f119;
	sub.f32 	%f120, %f1, %f2;
	add.f32 	%f121, %f120, 0f00000000;
	abs.f32 	%f122, %f121;
	sqrt.approx.f32 	%f123, %f122;
	mul.f32 	%f124, %f1, %f2;
	mul.f32 	%f125, %f124, 0f00000000;
	mul.f32 	%f126, %f124, 0f80000000;
	mul.f32 	%f127, %f125, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f128, %f127;
	mov.f32 	%f129, 0fBF317200;
	fma.rn.f32 	%f130, %f128, %f129, %f126;
	mov.f32 	%f131, 0fB5BFBE8E;
	fma.rn.f32 	%f132, %f128, %f131, %f130;
	mul.f32 	%f116, %f132, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f115,%f116;
	// inline asm
	add.f32 	%f133, %f128, 0f00000000;
	ex2.approx.f32 	%f134, %f133;
	mul.f32 	%f135, %f115, %f134;
	setp.gt.f32	%p30, %f125, 0f42D20000;
	selp.f32	%f136, 0f00000000, %f135, %p30;
	setp.lt.f32	%p31, %f125, 0fC2D20000;
	selp.f32	%f137, 0f7F800000, %f136, %p31;
	mul.f32 	%f43, %f123, %f137;
	add.f32 	%f44, %f42, %f43;
	add.f32 	%f138, %f3, %f44;
	st.global.f32 	[%r99], %f138;
	mul.f32 	%f139, %f42, %f43;
	add.f32 	%f140, %f44, 0f3A83126F;
	add.f32 	%f141, %f140, 0f00000000;
	div.full.f32 	%f142, %f139, %f141;
	add.s32 	%r219, %r86, %r95;
	st.global.f32 	[%r219], %f142;
	mov.f32 	%f143, 0f3FC00000;
	cvt.rzi.f32.f32	%f144, %f143;
	fma.rn.f32 	%f145, %f144, 0fC0000000, 0f40400000;
	abs.f32 	%f45, %f145;
	setp.eq.f32	%p32, %f42, 0f3F800000;
	mov.f32 	%f117, 0f3F800000;
	mov.f32 	%f333, %f117;
	@%p32 bra 	BB0_58;

	abs.f32 	%f46, %f42;
	setp.gtu.f32	%p33, %f46, 0f7F800000;
	@%p33 bra 	BB0_57;
	bra.uni 	BB0_48;

BB0_57:
	add.f32 	%f54, %f42, 0f40400000;
	mov.f32 	%f333, %f54;
	bra.uni 	BB0_58;

BB0_48:
	setp.eq.f32	%p34, %f46, 0f7F800000;
	@%p34 bra 	BB0_56;
	bra.uni 	BB0_49;

BB0_56:
	setp.eq.f32	%p48, %f45, 0f3F800000;
	setp.lt.f32	%p49, %f42, 0f00000000;
	and.pred  	%p50, %p49, %p48;
	selp.f32	%f53, 0fFF800000, 0f7F800000, %p50;
	mov.f32 	%f333, %f53;
	bra.uni 	BB0_58;

BB0_49:
	setp.eq.f32	%p35, %f42, 0f00000000;
	@%p35 bra 	BB0_55;
	bra.uni 	BB0_50;

BB0_55:
	setp.eq.f32	%p47, %f45, 0f3F800000;
	add.f32 	%f223, %f42, %f42;
	selp.f32	%f52, %f223, 0f00000000, %p47;
	mov.f32 	%f333, %f52;
	bra.uni 	BB0_58;

BB0_50:
	setp.geu.f32	%p36, %f42, 0f00000000;
	@%p36 bra 	BB0_52;

	mov.f32 	%f147, 0f40400000;
	cvt.rzi.f32.f32	%f148, %f147;
	setp.neu.f32	%p37, %f148, 0f40400000;
	mov.f32 	%f146, 0f7FFFFFFF;
	mov.f32 	%f333, %f146;
	@%p37 bra 	BB0_58;

BB0_52:
	setp.lt.f32	%p38, %f46, 0f00800000;
	selp.f32	%f153, 0fC3170000, 0fC2FE0000, %p38;
	mul.f32 	%f154, %f46, 0f4B800000;
	selp.f32	%f155, %f154, %f46, %p38;
	mov.b32 	 %r220, %f155;
	and.b32  	%r221, %r220, 8388607;
	or.b32  	%r222, %r221, 1065353216;
	mov.b32 	 %f156, %r222;
	shr.u32 	%r223, %r220, 23;
	cvt.rn.f32.u32	%f157, %r223;
	add.f32 	%f158, %f153, %f157;
	setp.gt.f32	%p39, %f156, 0f3FB504F3;
	mul.f32 	%f159, %f156, 0f3F000000;
	add.f32 	%f160, %f158, 0f3F800000;
	selp.f32	%f161, %f159, %f156, %p39;
	selp.f32	%f162, %f160, %f158, %p39;
	add.f32 	%f163, %f161, 0fBF800000;
	add.f32 	%f150, %f161, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f149,%f150;
	// inline asm
	add.f32 	%f164, %f163, %f163;
	mul.f32 	%f165, %f164, %f149;
	mul.f32 	%f166, %f165, %f165;
	mov.f32 	%f167, 0f3C4CAF63;
	mov.f32 	%f168, 0f3B18F0FE;
	fma.rn.f32 	%f169, %f168, %f166, %f167;
	mov.f32 	%f170, 0f3DAAAABD;
	fma.rn.f32 	%f171, %f169, %f166, %f170;
	mul.rn.f32 	%f172, %f171, %f166;
	mul.rn.f32 	%f173, %f172, %f165;
	sub.f32 	%f174, %f163, %f165;
	neg.f32 	%f175, %f165;
	add.f32 	%f176, %f174, %f174;
	fma.rn.f32 	%f177, %f175, %f163, %f176;
	mul.rn.f32 	%f178, %f149, %f177;
	add.f32 	%f179, %f165, %f173;
	sub.f32 	%f180, %f165, %f179;
	add.f32 	%f181, %f173, %f180;
	add.f32 	%f182, %f178, %f181;
	add.f32 	%f183, %f179, %f182;
	sub.f32 	%f184, %f179, %f183;
	add.f32 	%f185, %f182, %f184;
	mov.f32 	%f186, 0f3F317200;
	mul.rn.f32 	%f187, %f162, %f186;
	mov.f32 	%f188, 0f35BFBE8E;
	mul.rn.f32 	%f189, %f162, %f188;
	add.f32 	%f190, %f187, %f183;
	sub.f32 	%f191, %f187, %f190;
	add.f32 	%f192, %f183, %f191;
	add.f32 	%f193, %f185, %f192;
	add.f32 	%f194, %f189, %f193;
	add.f32 	%f195, %f190, %f194;
	sub.f32 	%f196, %f190, %f195;
	add.f32 	%f197, %f194, %f196;
	mov.f32 	%f198, 0f40400000;
	mul.rn.f32 	%f199, %f198, %f195;
	neg.f32 	%f200, %f199;
	fma.rn.f32 	%f201, %f198, %f195, %f200;
	fma.rn.f32 	%f202, %f198, %f197, %f201;
	mov.f32 	%f203, 0f00000000;
	fma.rn.f32 	%f204, %f203, %f195, %f202;
	add.rn.f32 	%f205, %f199, %f204;
	neg.f32 	%f206, %f205;
	add.rn.f32 	%f207, %f199, %f206;
	add.rn.f32 	%f208, %f207, %f204;
	mov.b32 	 %r224, %f205;
	setp.eq.s32	%p40, %r224, 1118925336;
	add.s32 	%r225, %r224, -1;
	mov.b32 	 %f209, %r225;
	add.f32 	%f210, %f208, 0f37000000;
	selp.f32	%f211, %f209, %f205, %p40;
	selp.f32	%f47, %f210, %f208, %p40;
	mul.f32 	%f212, %f211, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f213, %f212;
	fma.rn.f32 	%f215, %f213, %f129, %f211;
	fma.rn.f32 	%f217, %f213, %f131, %f215;
	mul.f32 	%f152, %f217, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f151,%f152;
	// inline asm
	add.f32 	%f218, %f213, 0f00000000;
	ex2.approx.f32 	%f219, %f218;
	mul.f32 	%f220, %f151, %f219;
	setp.lt.f32	%p41, %f211, 0fC2D20000;
	selp.f32	%f221, 0f00000000, %f220, %p41;
	setp.gt.f32	%p42, %f211, 0f42D20000;
	selp.f32	%f329, 0f7F800000, %f221, %p42;
	setp.eq.f32	%p43, %f329, 0f7F800000;
	@%p43 bra 	BB0_54;

	fma.rn.f32 	%f329, %f329, %f47, %f329;

BB0_54:
	setp.eq.f32	%p44, %f45, 0f3F800000;
	setp.lt.f32	%p45, %f42, 0f00000000;
	and.pred  	%p46, %p45, %p44;
	mov.b32 	 %r226, %f329;
	xor.b32  	%r227, %r226, -2147483648;
	mov.b32 	 %f222, %r227;
	selp.f32	%f51, %f222, %f329, %p46;
	mov.f32 	%f333, %f51;

BB0_58:
	mov.f32 	%f55, %f333;
	cvt.rzi.f32.f32	%f225, %f117;
	add.f32 	%f226, %f225, %f225;
	mov.f32 	%f227, 0f40000000;
	sub.f32 	%f228, %f227, %f226;
	abs.f32 	%f56, %f228;
	setp.eq.f32	%p51, %f43, 0f3F800000;
	mov.f32 	%f332, %f117;
	@%p51 bra 	BB0_70;

	abs.f32 	%f57, %f43;
	setp.gtu.f32	%p52, %f57, 0f7F800000;
	@%p52 bra 	BB0_69;
	bra.uni 	BB0_60;

BB0_69:
	add.f32 	%f332, %f43, 0f40000000;
	bra.uni 	BB0_70;

BB0_60:
	setp.eq.f32	%p53, %f57, 0f7F800000;
	@%p53 bra 	BB0_68;
	bra.uni 	BB0_61;

BB0_68:
	setp.eq.f32	%p67, %f56, 0f3F800000;
	setp.lt.f32	%p68, %f43, 0f00000000;
	and.pred  	%p69, %p68, %p67;
	selp.f32	%f332, 0fFF800000, 0f7F800000, %p69;
	bra.uni 	BB0_70;

BB0_61:
	setp.eq.f32	%p54, %f43, 0f00000000;
	@%p54 bra 	BB0_67;
	bra.uni 	BB0_62;

BB0_67:
	setp.eq.f32	%p66, %f56, 0f3F800000;
	add.f32 	%f306, %f43, %f43;
	selp.f32	%f332, %f306, 0f00000000, %p66;
	bra.uni 	BB0_70;

BB0_62:
	setp.geu.f32	%p55, %f43, 0f00000000;
	@%p55 bra 	BB0_64;

	cvt.rzi.f32.f32	%f231, %f227;
	setp.neu.f32	%p56, %f231, 0f40000000;
	mov.f32 	%f332, 0f7FFFFFFF;
	@%p56 bra 	BB0_70;

BB0_64:
	setp.lt.f32	%p57, %f57, 0f00800000;
	selp.f32	%f236, 0fC3170000, 0fC2FE0000, %p57;
	mul.f32 	%f237, %f57, 0f4B800000;
	selp.f32	%f238, %f237, %f57, %p57;
	mov.b32 	 %r228, %f238;
	and.b32  	%r229, %r228, 8388607;
	or.b32  	%r230, %r229, 1065353216;
	mov.b32 	 %f239, %r230;
	shr.u32 	%r231, %r228, 23;
	cvt.rn.f32.u32	%f240, %r231;
	add.f32 	%f241, %f236, %f240;
	setp.gt.f32	%p58, %f239, 0f3FB504F3;
	mul.f32 	%f242, %f239, 0f3F000000;
	add.f32 	%f243, %f241, 0f3F800000;
	selp.f32	%f244, %f242, %f239, %p58;
	selp.f32	%f245, %f243, %f241, %p58;
	add.f32 	%f246, %f244, 0fBF800000;
	add.f32 	%f233, %f244, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f232,%f233;
	// inline asm
	add.f32 	%f247, %f246, %f246;
	mul.f32 	%f248, %f247, %f232;
	mul.f32 	%f249, %f248, %f248;
	mov.f32 	%f250, 0f3C4CAF63;
	mov.f32 	%f251, 0f3B18F0FE;
	fma.rn.f32 	%f252, %f251, %f249, %f250;
	mov.f32 	%f253, 0f3DAAAABD;
	fma.rn.f32 	%f254, %f252, %f249, %f253;
	mul.rn.f32 	%f255, %f254, %f249;
	mul.rn.f32 	%f256, %f255, %f248;
	sub.f32 	%f257, %f246, %f248;
	neg.f32 	%f258, %f248;
	add.f32 	%f259, %f257, %f257;
	fma.rn.f32 	%f260, %f258, %f246, %f259;
	mul.rn.f32 	%f261, %f232, %f260;
	add.f32 	%f262, %f248, %f256;
	sub.f32 	%f263, %f248, %f262;
	add.f32 	%f264, %f256, %f263;
	add.f32 	%f265, %f261, %f264;
	add.f32 	%f266, %f262, %f265;
	sub.f32 	%f267, %f262, %f266;
	add.f32 	%f268, %f265, %f267;
	mov.f32 	%f269, 0f3F317200;
	mul.rn.f32 	%f270, %f245, %f269;
	mov.f32 	%f271, 0f35BFBE8E;
	mul.rn.f32 	%f272, %f245, %f271;
	add.f32 	%f273, %f270, %f266;
	sub.f32 	%f274, %f270, %f273;
	add.f32 	%f275, %f266, %f274;
	add.f32 	%f276, %f268, %f275;
	add.f32 	%f277, %f272, %f276;
	add.f32 	%f278, %f273, %f277;
	sub.f32 	%f279, %f273, %f278;
	add.f32 	%f280, %f277, %f279;
	mul.rn.f32 	%f282, %f227, %f278;
	neg.f32 	%f283, %f282;
	fma.rn.f32 	%f284, %f227, %f278, %f283;
	fma.rn.f32 	%f285, %f227, %f280, %f284;
	mov.f32 	%f286, 0f00000000;
	fma.rn.f32 	%f287, %f286, %f278, %f285;
	add.rn.f32 	%f288, %f282, %f287;
	neg.f32 	%f289, %f288;
	add.rn.f32 	%f290, %f282, %f289;
	add.rn.f32 	%f291, %f290, %f287;
	mov.b32 	 %r232, %f288;
	setp.eq.s32	%p59, %r232, 1118925336;
	add.s32 	%r233, %r232, -1;
	mov.b32 	 %f292, %r233;
	add.f32 	%f293, %f291, 0f37000000;
	selp.f32	%f294, %f292, %f288, %p59;
	selp.f32	%f58, %f293, %f291, %p59;
	mul.f32 	%f295, %f294, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f296, %f295;
	fma.rn.f32 	%f298, %f296, %f129, %f294;
	fma.rn.f32 	%f300, %f296, %f131, %f298;
	mul.f32 	%f235, %f300, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f234,%f235;
	// inline asm
	add.f32 	%f301, %f296, 0f00000000;
	ex2.approx.f32 	%f302, %f301;
	mul.f32 	%f303, %f234, %f302;
	setp.lt.f32	%p60, %f294, 0fC2D20000;
	selp.f32	%f304, 0f00000000, %f303, %p60;
	setp.gt.f32	%p61, %f294, 0f42D20000;
	selp.f32	%f330, 0f7F800000, %f304, %p61;
	setp.eq.f32	%p62, %f330, 0f7F800000;
	@%p62 bra 	BB0_66;

	fma.rn.f32 	%f330, %f330, %f58, %f330;

BB0_66:
	setp.eq.f32	%p63, %f56, 0f3F800000;
	setp.lt.f32	%p64, %f43, 0f00000000;
	and.pred  	%p65, %p64, %p63;
	mov.b32 	 %r234, %f330;
	xor.b32  	%r235, %r234, -2147483648;
	mov.b32 	 %f305, %r235;
	selp.f32	%f332, %f305, %f330, %p65;

BB0_70:
	add.f32 	%f307, %f44, 0f00000000;
	add.f32 	%f308, %f55, %f332;
	add.f32 	%f309, %f4, %f308;
	st.global.f32 	[%r100], %f309;
	ld.global.f32 	%f310, [%r219];
	ld.global.f32 	%f311, [%r99];
	add.f32 	%f312, %f311, %f310;
	add.f32 	%f313, %f309, %f312;
	div.full.f32 	%f314, %f313, 0f40400000;
	add.f32 	%f315, %f5, %f314;
	add.f32 	%f316, %f307, %f315;
	st.global.f32 	[%r2], %f316;

BB0_71:
	@%p1 bra 	BB0_73;

	ld.global.f32 	%f317, [%r2];
	add.f32 	%f318, %f317, 0f00000000;
	st.global.f32 	[%r2], %f318;

BB0_73:
	ret;
}


  