{"vcs1":{"timestamp_begin":1731071633.780656035, "rt":2.20, "ut":0.39, "st":0.25}}
{"vcselab":{"timestamp_begin":1731071636.054357131, "rt":0.86, "ut":0.20, "st":0.17}}
{"link":{"timestamp_begin":1731071636.976237511, "rt":0.33, "ut":0.11, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731071633.221949372}
{"VCS_COMP_START_TIME": 1731071633.221949372}
{"VCS_COMP_END_TIME": 1731071638.738685811}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231556}}
