;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* D1 */
D1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
D1__0__MASK EQU 0x01
D1__0__PC EQU CYREG_PRT0_PC0
D1__0__PORT EQU 0
D1__0__SHIFT EQU 0
D1__AG EQU CYREG_PRT0_AG
D1__AMUX EQU CYREG_PRT0_AMUX
D1__BIE EQU CYREG_PRT0_BIE
D1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D1__BYP EQU CYREG_PRT0_BYP
D1__CTL EQU CYREG_PRT0_CTL
D1__DM0 EQU CYREG_PRT0_DM0
D1__DM1 EQU CYREG_PRT0_DM1
D1__DM2 EQU CYREG_PRT0_DM2
D1__DR EQU CYREG_PRT0_DR
D1__INP_DIS EQU CYREG_PRT0_INP_DIS
D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D1__LCD_EN EQU CYREG_PRT0_LCD_EN
D1__MASK EQU 0x01
D1__PORT EQU 0
D1__PRT EQU CYREG_PRT0_PRT
D1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D1__PS EQU CYREG_PRT0_PS
D1__SHIFT EQU 0
D1__SLW EQU CYREG_PRT0_SLW

/* D2 */
D2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
D2__0__MASK EQU 0x02
D2__0__PC EQU CYREG_PRT0_PC1
D2__0__PORT EQU 0
D2__0__SHIFT EQU 1
D2__AG EQU CYREG_PRT0_AG
D2__AMUX EQU CYREG_PRT0_AMUX
D2__BIE EQU CYREG_PRT0_BIE
D2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D2__BYP EQU CYREG_PRT0_BYP
D2__CTL EQU CYREG_PRT0_CTL
D2__DM0 EQU CYREG_PRT0_DM0
D2__DM1 EQU CYREG_PRT0_DM1
D2__DM2 EQU CYREG_PRT0_DM2
D2__DR EQU CYREG_PRT0_DR
D2__INP_DIS EQU CYREG_PRT0_INP_DIS
D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D2__LCD_EN EQU CYREG_PRT0_LCD_EN
D2__MASK EQU 0x02
D2__PORT EQU 0
D2__PRT EQU CYREG_PRT0_PRT
D2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D2__PS EQU CYREG_PRT0_PS
D2__SHIFT EQU 1
D2__SLW EQU CYREG_PRT0_SLW

/* D3 */
D3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
D3__0__MASK EQU 0x20
D3__0__PC EQU CYREG_PRT0_PC5
D3__0__PORT EQU 0
D3__0__SHIFT EQU 5
D3__AG EQU CYREG_PRT0_AG
D3__AMUX EQU CYREG_PRT0_AMUX
D3__BIE EQU CYREG_PRT0_BIE
D3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D3__BYP EQU CYREG_PRT0_BYP
D3__CTL EQU CYREG_PRT0_CTL
D3__DM0 EQU CYREG_PRT0_DM0
D3__DM1 EQU CYREG_PRT0_DM1
D3__DM2 EQU CYREG_PRT0_DM2
D3__DR EQU CYREG_PRT0_DR
D3__INP_DIS EQU CYREG_PRT0_INP_DIS
D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D3__LCD_EN EQU CYREG_PRT0_LCD_EN
D3__MASK EQU 0x20
D3__PORT EQU 0
D3__PRT EQU CYREG_PRT0_PRT
D3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D3__PS EQU CYREG_PRT0_PS
D3__SHIFT EQU 5
D3__SLW EQU CYREG_PRT0_SLW

/* D4 */
D4__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
D4__0__MASK EQU 0x40
D4__0__PC EQU CYREG_PRT0_PC6
D4__0__PORT EQU 0
D4__0__SHIFT EQU 6
D4__AG EQU CYREG_PRT0_AG
D4__AMUX EQU CYREG_PRT0_AMUX
D4__BIE EQU CYREG_PRT0_BIE
D4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D4__BYP EQU CYREG_PRT0_BYP
D4__CTL EQU CYREG_PRT0_CTL
D4__DM0 EQU CYREG_PRT0_DM0
D4__DM1 EQU CYREG_PRT0_DM1
D4__DM2 EQU CYREG_PRT0_DM2
D4__DR EQU CYREG_PRT0_DR
D4__INP_DIS EQU CYREG_PRT0_INP_DIS
D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D4__LCD_EN EQU CYREG_PRT0_LCD_EN
D4__MASK EQU 0x40
D4__PORT EQU 0
D4__PRT EQU CYREG_PRT0_PRT
D4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D4__PS EQU CYREG_PRT0_PS
D4__SHIFT EQU 6
D4__SLW EQU CYREG_PRT0_SLW

/* COL1 */
COL1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
COL1__0__MASK EQU 0x01
COL1__0__PC EQU CYREG_PRT3_PC0
COL1__0__PORT EQU 3
COL1__0__SHIFT EQU 0
COL1__AG EQU CYREG_PRT3_AG
COL1__AMUX EQU CYREG_PRT3_AMUX
COL1__BIE EQU CYREG_PRT3_BIE
COL1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COL1__BYP EQU CYREG_PRT3_BYP
COL1__CTL EQU CYREG_PRT3_CTL
COL1__DM0 EQU CYREG_PRT3_DM0
COL1__DM1 EQU CYREG_PRT3_DM1
COL1__DM2 EQU CYREG_PRT3_DM2
COL1__DR EQU CYREG_PRT3_DR
COL1__INP_DIS EQU CYREG_PRT3_INP_DIS
COL1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COL1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COL1__LCD_EN EQU CYREG_PRT3_LCD_EN
COL1__MASK EQU 0x01
COL1__PORT EQU 3
COL1__PRT EQU CYREG_PRT3_PRT
COL1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COL1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COL1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COL1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COL1__PS EQU CYREG_PRT3_PS
COL1__SHIFT EQU 0
COL1__SLW EQU CYREG_PRT3_SLW

/* COL2 */
COL2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
COL2__0__MASK EQU 0x02
COL2__0__PC EQU CYREG_PRT3_PC1
COL2__0__PORT EQU 3
COL2__0__SHIFT EQU 1
COL2__AG EQU CYREG_PRT3_AG
COL2__AMUX EQU CYREG_PRT3_AMUX
COL2__BIE EQU CYREG_PRT3_BIE
COL2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COL2__BYP EQU CYREG_PRT3_BYP
COL2__CTL EQU CYREG_PRT3_CTL
COL2__DM0 EQU CYREG_PRT3_DM0
COL2__DM1 EQU CYREG_PRT3_DM1
COL2__DM2 EQU CYREG_PRT3_DM2
COL2__DR EQU CYREG_PRT3_DR
COL2__INP_DIS EQU CYREG_PRT3_INP_DIS
COL2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COL2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COL2__LCD_EN EQU CYREG_PRT3_LCD_EN
COL2__MASK EQU 0x02
COL2__PORT EQU 3
COL2__PRT EQU CYREG_PRT3_PRT
COL2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COL2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COL2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COL2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COL2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COL2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COL2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COL2__PS EQU CYREG_PRT3_PS
COL2__SHIFT EQU 1
COL2__SLW EQU CYREG_PRT3_SLW

/* COL3 */
COL3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
COL3__0__MASK EQU 0x08
COL3__0__PC EQU CYREG_PRT3_PC3
COL3__0__PORT EQU 3
COL3__0__SHIFT EQU 3
COL3__AG EQU CYREG_PRT3_AG
COL3__AMUX EQU CYREG_PRT3_AMUX
COL3__BIE EQU CYREG_PRT3_BIE
COL3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COL3__BYP EQU CYREG_PRT3_BYP
COL3__CTL EQU CYREG_PRT3_CTL
COL3__DM0 EQU CYREG_PRT3_DM0
COL3__DM1 EQU CYREG_PRT3_DM1
COL3__DM2 EQU CYREG_PRT3_DM2
COL3__DR EQU CYREG_PRT3_DR
COL3__INP_DIS EQU CYREG_PRT3_INP_DIS
COL3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COL3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COL3__LCD_EN EQU CYREG_PRT3_LCD_EN
COL3__MASK EQU 0x08
COL3__PORT EQU 3
COL3__PRT EQU CYREG_PRT3_PRT
COL3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COL3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COL3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COL3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COL3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COL3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COL3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COL3__PS EQU CYREG_PRT3_PS
COL3__SHIFT EQU 3
COL3__SLW EQU CYREG_PRT3_SLW

/* ROW0 */
ROW0__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
ROW0__0__MASK EQU 0x20
ROW0__0__PC EQU CYREG_PRT3_PC5
ROW0__0__PORT EQU 3
ROW0__0__SHIFT EQU 5
ROW0__AG EQU CYREG_PRT3_AG
ROW0__AMUX EQU CYREG_PRT3_AMUX
ROW0__BIE EQU CYREG_PRT3_BIE
ROW0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ROW0__BYP EQU CYREG_PRT3_BYP
ROW0__CTL EQU CYREG_PRT3_CTL
ROW0__DM0 EQU CYREG_PRT3_DM0
ROW0__DM1 EQU CYREG_PRT3_DM1
ROW0__DM2 EQU CYREG_PRT3_DM2
ROW0__DR EQU CYREG_PRT3_DR
ROW0__INP_DIS EQU CYREG_PRT3_INP_DIS
ROW0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ROW0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ROW0__LCD_EN EQU CYREG_PRT3_LCD_EN
ROW0__MASK EQU 0x20
ROW0__PORT EQU 3
ROW0__PRT EQU CYREG_PRT3_PRT
ROW0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ROW0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ROW0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ROW0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ROW0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ROW0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ROW0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ROW0__PS EQU CYREG_PRT3_PS
ROW0__SHIFT EQU 5
ROW0__SLW EQU CYREG_PRT3_SLW

/* ROW1 */
ROW1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
ROW1__0__MASK EQU 0x40
ROW1__0__PC EQU CYREG_PRT3_PC6
ROW1__0__PORT EQU 3
ROW1__0__SHIFT EQU 6
ROW1__AG EQU CYREG_PRT3_AG
ROW1__AMUX EQU CYREG_PRT3_AMUX
ROW1__BIE EQU CYREG_PRT3_BIE
ROW1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ROW1__BYP EQU CYREG_PRT3_BYP
ROW1__CTL EQU CYREG_PRT3_CTL
ROW1__DM0 EQU CYREG_PRT3_DM0
ROW1__DM1 EQU CYREG_PRT3_DM1
ROW1__DM2 EQU CYREG_PRT3_DM2
ROW1__DR EQU CYREG_PRT3_DR
ROW1__INP_DIS EQU CYREG_PRT3_INP_DIS
ROW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ROW1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ROW1__LCD_EN EQU CYREG_PRT3_LCD_EN
ROW1__MASK EQU 0x40
ROW1__PORT EQU 3
ROW1__PRT EQU CYREG_PRT3_PRT
ROW1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ROW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ROW1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ROW1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ROW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ROW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ROW1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ROW1__PS EQU CYREG_PRT3_PS
ROW1__SHIFT EQU 6
ROW1__SLW EQU CYREG_PRT3_SLW

/* ROW2 */
ROW2__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
ROW2__0__MASK EQU 0x80
ROW2__0__PC EQU CYREG_PRT3_PC7
ROW2__0__PORT EQU 3
ROW2__0__SHIFT EQU 7
ROW2__AG EQU CYREG_PRT3_AG
ROW2__AMUX EQU CYREG_PRT3_AMUX
ROW2__BIE EQU CYREG_PRT3_BIE
ROW2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ROW2__BYP EQU CYREG_PRT3_BYP
ROW2__CTL EQU CYREG_PRT3_CTL
ROW2__DM0 EQU CYREG_PRT3_DM0
ROW2__DM1 EQU CYREG_PRT3_DM1
ROW2__DM2 EQU CYREG_PRT3_DM2
ROW2__DR EQU CYREG_PRT3_DR
ROW2__INP_DIS EQU CYREG_PRT3_INP_DIS
ROW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ROW2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ROW2__LCD_EN EQU CYREG_PRT3_LCD_EN
ROW2__MASK EQU 0x80
ROW2__PORT EQU 3
ROW2__PRT EQU CYREG_PRT3_PRT
ROW2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ROW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ROW2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ROW2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ROW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ROW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ROW2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ROW2__PS EQU CYREG_PRT3_PS
ROW2__SHIFT EQU 7
ROW2__SLW EQU CYREG_PRT3_SLW

/* ROW3 */
ROW3__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
ROW3__0__MASK EQU 0x01
ROW3__0__PC EQU CYREG_IO_PC_PRT15_PC0
ROW3__0__PORT EQU 15
ROW3__0__SHIFT EQU 0
ROW3__AG EQU CYREG_PRT15_AG
ROW3__AMUX EQU CYREG_PRT15_AMUX
ROW3__BIE EQU CYREG_PRT15_BIE
ROW3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ROW3__BYP EQU CYREG_PRT15_BYP
ROW3__CTL EQU CYREG_PRT15_CTL
ROW3__DM0 EQU CYREG_PRT15_DM0
ROW3__DM1 EQU CYREG_PRT15_DM1
ROW3__DM2 EQU CYREG_PRT15_DM2
ROW3__DR EQU CYREG_PRT15_DR
ROW3__INP_DIS EQU CYREG_PRT15_INP_DIS
ROW3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ROW3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ROW3__LCD_EN EQU CYREG_PRT15_LCD_EN
ROW3__MASK EQU 0x01
ROW3__PORT EQU 15
ROW3__PRT EQU CYREG_PRT15_PRT
ROW3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ROW3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ROW3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ROW3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ROW3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ROW3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ROW3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ROW3__PS EQU CYREG_PRT15_PS
ROW3__SHIFT EQU 0
ROW3__SLW EQU CYREG_PRT15_SLW

/* Switch_1 */
Switch_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Switch_1__0__MASK EQU 0x20
Switch_1__0__PC EQU CYREG_PRT12_PC5
Switch_1__0__PORT EQU 12
Switch_1__0__SHIFT EQU 5
Switch_1__AG EQU CYREG_PRT12_AG
Switch_1__BIE EQU CYREG_PRT12_BIE
Switch_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Switch_1__BYP EQU CYREG_PRT12_BYP
Switch_1__DM0 EQU CYREG_PRT12_DM0
Switch_1__DM1 EQU CYREG_PRT12_DM1
Switch_1__DM2 EQU CYREG_PRT12_DM2
Switch_1__DR EQU CYREG_PRT12_DR
Switch_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Switch_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Switch_1__MASK EQU 0x20
Switch_1__PORT EQU 12
Switch_1__PRT EQU CYREG_PRT12_PRT
Switch_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Switch_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Switch_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Switch_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Switch_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Switch_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Switch_1__PS EQU CYREG_PRT12_PS
Switch_1__SHIFT EQU 5
Switch_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Switch_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Switch_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Switch_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Switch_1__SLW EQU CYREG_PRT12_SLW

/* Switch_2 */
Switch_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Switch_2__0__MASK EQU 0x10
Switch_2__0__PC EQU CYREG_PRT12_PC4
Switch_2__0__PORT EQU 12
Switch_2__0__SHIFT EQU 4
Switch_2__AG EQU CYREG_PRT12_AG
Switch_2__BIE EQU CYREG_PRT12_BIE
Switch_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Switch_2__BYP EQU CYREG_PRT12_BYP
Switch_2__DM0 EQU CYREG_PRT12_DM0
Switch_2__DM1 EQU CYREG_PRT12_DM1
Switch_2__DM2 EQU CYREG_PRT12_DM2
Switch_2__DR EQU CYREG_PRT12_DR
Switch_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Switch_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Switch_2__MASK EQU 0x10
Switch_2__PORT EQU 12
Switch_2__PRT EQU CYREG_PRT12_PRT
Switch_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Switch_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Switch_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Switch_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Switch_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Switch_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Switch_2__PS EQU CYREG_PRT12_PS
Switch_2__SHIFT EQU 4
Switch_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Switch_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Switch_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Switch_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Switch_2__SLW EQU CYREG_PRT12_SLW

/* Switch_3 */
Switch_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Switch_3__0__MASK EQU 0x08
Switch_3__0__PC EQU CYREG_PRT12_PC3
Switch_3__0__PORT EQU 12
Switch_3__0__SHIFT EQU 3
Switch_3__AG EQU CYREG_PRT12_AG
Switch_3__BIE EQU CYREG_PRT12_BIE
Switch_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Switch_3__BYP EQU CYREG_PRT12_BYP
Switch_3__DM0 EQU CYREG_PRT12_DM0
Switch_3__DM1 EQU CYREG_PRT12_DM1
Switch_3__DM2 EQU CYREG_PRT12_DM2
Switch_3__DR EQU CYREG_PRT12_DR
Switch_3__INP_DIS EQU CYREG_PRT12_INP_DIS
Switch_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Switch_3__MASK EQU 0x08
Switch_3__PORT EQU 12
Switch_3__PRT EQU CYREG_PRT12_PRT
Switch_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Switch_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Switch_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Switch_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Switch_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Switch_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Switch_3__PS EQU CYREG_PRT12_PS
Switch_3__SHIFT EQU 3
Switch_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Switch_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Switch_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Switch_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Switch_3__SLW EQU CYREG_PRT12_SLW

/* LCD_Char_1_LCDPort */
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
