{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587493703242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587493703248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 20:28:23 2020 " "Processing started: Tue Apr 21 20:28:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587493703248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493703248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elektroniczny_zamek -c elektroniczny_zamek " "Command: quartus_map --read_settings_files=on --write_settings_files=off elektroniczny_zamek -c elektroniczny_zamek" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493703248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587493703616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587493703616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_2x4-data_flow " "Found design unit 1: dec_2x4-data_flow" {  } { { "dec_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/dec_2x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714120 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_2x4 " "Found entity 1: dec_2x4" {  } { { "dec_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/dec_2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493714120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x4-data_flow " "Found design unit 1: mux_2x4-data_flow" {  } { { "mux_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/mux_2x4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714122 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x4 " "Found entity 1: mux_2x4" {  } { { "mux_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/mux_2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493714122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_4-data_flow " "Found design unit 1: cnt_4-data_flow" {  } { { "cnt_4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/cnt_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714124 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_4 " "Found entity 1: cnt_4" {  } { { "cnt_4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/cnt_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493714124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schematic " "Found entity 1: schematic" {  } { { "schematic.bdf" "" { Schematic "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493714126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_lock.vhd 2 0 " "Found 2 design units, including 0 entities, in source file digit_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_lock " "Found design unit 1: digit_lock" {  } { { "digit_lock.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/digit_lock.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 digit_lock-body " "Found design unit 2: digit_lock-body" {  } { { "digit_lock.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/digit_lock.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493714128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_ctrl_pckg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kb_ctrl_pckg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kb_ctrl_pckg-data_flow " "Found design unit 1: kb_ctrl_pckg-data_flow" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714131 ""} { "Info" "ISGN_ENTITY_NAME" "1 kb_ctrl_pckg " "Found entity 1: kb_ctrl_pckg" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493714131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493714131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kb_ctrl_pckg " "Elaborating entity \"kb_ctrl_pckg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587493714172 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "key_pulse kb_ctrl_pckg.vhd(10) " "VHDL Signal Declaration warning at kb_ctrl_pckg.vhd(10): used implicit default value for signal \"key_pulse\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587493714173 "|kb_ctrl_pckg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "row kb_ctrl_pckg.vhd(11) " "VHDL Signal Declaration warning at kb_ctrl_pckg.vhd(11): used implicit default value for signal \"row\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587493714174 "|kb_ctrl_pckg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q kb_ctrl_pckg.vhd(12) " "VHDL Signal Declaration warning at kb_ctrl_pckg.vhd(12): used implicit default value for signal \"q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587493714174 "|kb_ctrl_pckg"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "key_pulse GND " "Pin \"key_pulse\" is stuck at GND" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587493714688 "|kb_ctrl_pckg|key_pulse"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[0\] GND " "Pin \"row\[0\]\" is stuck at GND" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587493714688 "|kb_ctrl_pckg|row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[1\] GND " "Pin \"row\[1\]\" is stuck at GND" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587493714688 "|kb_ctrl_pckg|row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[2\] GND " "Pin \"row\[2\]\" is stuck at GND" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587493714688 "|kb_ctrl_pckg|row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[3\] GND " "Pin \"row\[3\]\" is stuck at GND" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587493714688 "|kb_ctrl_pckg|row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587493714688 "|kb_ctrl_pckg|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587493714688 "|kb_ctrl_pckg|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587493714688 "|kb_ctrl_pckg|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587493714688 "|kb_ctrl_pckg|q[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587493714688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587493714892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587493714892 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587493714957 "|kb_ctrl_pckg|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587493714957 "|kb_ctrl_pckg|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "col\[0\] " "No output dependent on input pin \"col\[0\]\"" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587493714957 "|kb_ctrl_pckg|col[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "col\[1\] " "No output dependent on input pin \"col\[1\]\"" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587493714957 "|kb_ctrl_pckg|col[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "col\[2\] " "No output dependent on input pin \"col\[2\]\"" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587493714957 "|kb_ctrl_pckg|col[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "col\[3\] " "No output dependent on input pin \"col\[3\]\"" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587493714957 "|kb_ctrl_pckg|col[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587493714957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587493714957 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587493714957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587493714957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587493715003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 20:28:35 2020 " "Processing ended: Tue Apr 21 20:28:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587493715003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587493715003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587493715003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493715003 ""}
