Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Mar  8 21:39:07 2017
| Host         : pcatlnswfelix01.cern.ch running 64-bit Scientific Linux CERN SLC release 6.8 (Carbon)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mmfe8_top_timing_summary_routed.rpt -rpx mmfe8_top_timing_summary_routed.rpx
| Design       : mmfe8_top
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: art_P (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.984    -1707.171                    878                28369       -0.042       -0.042                      1                28303        0.361        0.000                       0                 13663  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                         ------------         ----------      --------------
X_2V5_DIFF_CLK_P                                                                                              {0.000 2.500}        5.000           200.000         
  clk_out_400_clk_wiz_200_to_400                                                                              {0.000 1.250}        2.500           400.000         
    clk_out1_clk_wiz_low_jitter                                                                               {0.000 1.250}        2.500           400.000         
      clk_10_o_clk_wiz_0                                                                                      {0.000 50.000}       100.000         10.000          
      clk_10_phase45_o_clk_wiz_0                                                                              {0.000 50.000}       100.000         10.000          
      clk_160_o_clk_wiz_0                                                                                     {0.000 3.125}        6.250           160.000         
      clk_200_o_clk_wiz_0                                                                                     {0.000 2.500}        5.000           200.000         
      clk_40_o_clk_wiz_0                                                                                      {0.000 12.500}       25.000          40.000          
      clk_50_o_clk_wiz_0                                                                                      {0.000 10.000}       20.000          50.000          
        clk_sck                                                                                               {26.700 46.700}      40.000          25.000          
      clkfbout_clk_wiz_0                                                                                      {0.000 1.250}        2.500           400.000         
    clkfbout_clk_wiz_low_jitter                                                                               {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_200_to_400                                                                                 {0.000 2.500}        5.000           200.000         
core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                    {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                     {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                     {0.000 8.000}        16.000          62.500          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                       {0.000 16.500}       33.000          30.303          
gtrefclk_p                                                                                                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
X_2V5_DIFF_CLK_P                                                                                                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out_400_clk_wiz_200_to_400                                                                                    0.989        0.000                      0                    8        0.121        0.000                      0                    8        0.361        0.000                       0                    12  
    clk_out1_clk_wiz_low_jitter                                                                                    -0.789       -0.789                      1                    8        0.121        0.000                      0                    8        0.361        0.000                       0                    12  
      clk_10_o_clk_wiz_0                                                                                           97.043        0.000                      0                   13        0.241        0.000                      0                   13       49.500        0.000                       0                    15  
      clk_10_phase45_o_clk_wiz_0                                                                                   94.649        0.000                      0                   21        0.321        0.000                      0                   21       49.500        0.000                       0                    15  
      clk_160_o_clk_wiz_0                                                                                                                                                                                                                                       4.658        0.000                       0                     2  
      clk_200_o_clk_wiz_0                                                                                          -0.641      -10.150                     19                 1319        0.114        0.000                      0                 1319        1.000        0.000                       0                   640  
      clk_40_o_clk_wiz_0                                                                                           19.863        0.000                      0                  311        0.095        0.000                      0                  311       12.000        0.000                       0                   179  
      clk_50_o_clk_wiz_0                                                                                           12.319        0.000                      0                 2783        0.059        0.000                      0                 2767        8.870        0.000                       0                  1570  
      clkfbout_clk_wiz_0                                                                                                                                                                                                                                        0.908        0.000                       0                     3  
    clkfbout_clk_wiz_low_jitter                                                                                                                                                                                                                                 1.251        0.000                       0                     2  
  clkfbout_clk_wiz_200_to_400                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK        7.095        0.000                      0                  607        0.083        0.000                      0                  607        6.870        0.000                       0                   220  
core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                     14.751        0.000                       0                     2  
  clkout0                                                                                                          -3.095      -87.401                     98                21142        0.057        0.000                      0                21121        2.870        0.000                       0                 10414  
  clkout1                                                                                                          12.243        0.000                      0                   77        0.098        0.000                      0                   77        7.500        0.000                       0                    59  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                            27.563        0.000                      0                  697        0.093        0.000                      0                  697       15.370        0.000                       0                   387  
gtrefclk_p                                                                                                          3.613        0.000                      0                  173        0.155        0.000                      0                  173        2.286        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                    To Clock                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                    --------                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_10_phase45_o_clk_wiz_0                                                                                    clk_10_o_clk_wiz_0                                                                                                 97.277        0.000                      0                   13        0.191        0.000                      0                   13  
clkout0                                                                                                       clk_10_o_clk_wiz_0                                                                                                  0.565        0.000                      0                    1        0.261        0.000                      0                    1  
clkout0                                                                                                       clk_10_phase45_o_clk_wiz_0                                                                                         -0.091       -0.181                      2                   29        0.180        0.000                      0                   29  
clkout0                                                                                                       clk_200_o_clk_wiz_0                                                                                                -3.660      -77.372                     26                   26        0.124        0.000                      0                   26  
clk_50_o_clk_wiz_0                                                                                            clk_40_o_clk_wiz_0                                                                                                  2.860        0.000                      0                    1        0.281        0.000                      0                    1  
clkout0                                                                                                       clk_40_o_clk_wiz_0                                                                                                 -1.990       -9.234                      5                   13       -0.042       -0.042                      1                    5  
clk_40_o_clk_wiz_0                                                                                            clk_50_o_clk_wiz_0                                                                                                  1.150        0.000                      0                  232        0.179        0.000                      0                  232  
clk_sck                                                                                                       clk_50_o_clk_wiz_0                                                                                                 23.346        0.000                      0                    1        8.390        0.000                      0                    1  
clkout0                                                                                                       clk_50_o_clk_wiz_0                                                                                                  0.528        0.000                      0                  113        0.161        0.000                      0                  113  
clk_50_o_clk_wiz_0                                                                                            clk_sck                                                                                                            19.106        0.000                      0                    2       11.314        0.000                      0                    2  
clkout0                                                                                                       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK        6.829        0.000                      0                    6                                                                        
clk_10_o_clk_wiz_0                                                                                            clkout0                                                                                                            -0.486       -5.072                     26                   27        0.302        0.000                      0                   27  
clk_10_phase45_o_clk_wiz_0                                                                                    clkout0                                                                                                            -0.848       -6.339                     22                   22        0.298        0.000                      0                   22  
clk_200_o_clk_wiz_0                                                                                           clkout0                                                                                                            -4.984    -1311.876                    328                  328        0.424        0.000                      0                  328  
clk_40_o_clk_wiz_0                                                                                            clkout0                                                                                                            -4.037     -109.230                     32                   40        0.367        0.000                      0                   32  
clk_50_o_clk_wiz_0                                                                                            clkout0                                                                                                            -1.376     -100.161                    339                  340        0.318        0.000                      0                  340  
core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  clkout0                                                                                                            15.082        0.000                      0                    6                                                                        
clkout1                                                                                                       clkout0                                                                                                             5.956        0.000                      0                    1        0.181        0.000                      0                    1  
clkout0                                                                                                       clkout1                                                                                                             5.613        0.000                      0                   22        0.102        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clk_200_o_clk_wiz_0                                                      clk_200_o_clk_wiz_0                                                            2.569        0.000                      0                   16        0.448        0.000                      0                   16  
**async_default**                                                        clk_40_o_clk_wiz_0                                                       clk_40_o_clk_wiz_0                                                            22.215        0.000                      0                   36        0.332        0.000                      0                   36  
**async_default**                                                        clk_50_o_clk_wiz_0                                                       clk_50_o_clk_wiz_0                                                            18.664        0.000                      0                    4        0.384        0.000                      0                    4  
**async_default**                                                        clkout0                                                                  clkout0                                                                        3.958        0.000                      0                  237        0.348        0.000                      0                  237  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.311        0.000                      0                  100        0.366        0.000                      0                  100  
**async_default**                                                        gtrefclk_p                                                               gtrefclk_p                                                                     5.821        0.000                      0                   47        0.405        0.000                      0                   47  
**default**                                                              clk_50_o_clk_wiz_0                                                                                                                                      0.534        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  X_2V5_DIFF_CLK_P
  To Clock:  X_2V5_DIFF_CLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         X_2V5_DIFF_CLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { X_2V5_DIFF_CLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_400_clk_wiz_200_to_400
  To Clock:  clk_out_400_clk_wiz_200_to_400

Setup :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_400_clk_wiz_200_to_400 rise@2.500ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.379ns (46.449%)  route 0.437ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 5.898 - 2.500 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.167     3.218    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.324 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.694     4.018    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.379     4.397 r  clk_200_to_400_inst/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.437     4.834    clk_200_to_400_inst/inst/seq_reg1[7]
    BUFGCTRL_X0Y8        BUFGCTRL                                     r  clk_200_to_400_inst/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     5.898    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL                                     r  clk_200_to_400_inst/inst/clkout1_buf/I0
                         clock pessimism              0.106     6.003    
                         clock uncertainty           -0.055     5.948    
    BUFGCTRL_X0Y8        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125     5.823    clk_200_to_400_inst/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          5.823    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_400_clk_wiz_200_to_400 rise@2.500ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.379ns (42.100%)  route 0.521ns (57.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 6.196 - 2.500 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.167     3.218    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.324 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.694     4.018    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.379     4.397 r  clk_200_to_400_inst/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.521     4.918    clk_200_to_400_inst/inst/seq_reg1[3]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.032     5.477    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     5.546 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.650     6.196    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.322     6.518    
                         clock uncertainty           -0.055     6.463    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.027     6.436    clk_200_to_400_inst/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.436    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_400_clk_wiz_200_to_400 rise@2.500ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.433%)  route 0.371ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 6.196 - 2.500 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.167     3.218    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.324 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.694     4.018    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.348     4.366 r  clk_200_to_400_inst/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.371     4.736    clk_200_to_400_inst/inst/seq_reg1[2]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.032     5.477    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     5.546 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.650     6.196    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.322     6.518    
                         clock uncertainty           -0.055     6.463    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.207     6.256    clk_200_to_400_inst/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.256    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_400_clk_wiz_200_to_400 rise@2.500ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 6.196 - 2.500 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.167     3.218    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.324 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.694     4.018    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.348     4.366 r  clk_200_to_400_inst/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.367     4.733    clk_200_to_400_inst/inst/seq_reg1[4]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.032     5.477    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     5.546 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.650     6.196    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.322     6.518    
                         clock uncertainty           -0.055     6.463    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.208     6.255    clk_200_to_400_inst/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.255    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_400_clk_wiz_200_to_400 rise@2.500ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.379ns (43.242%)  route 0.497ns (56.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 6.196 - 2.500 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.167     3.218    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.324 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.694     4.018    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.379     4.397 r  clk_200_to_400_inst/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.497     4.894    clk_200_to_400_inst/inst/seq_reg1[5]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.032     5.477    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     5.546 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.650     6.196    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.322     6.518    
                         clock uncertainty           -0.055     6.463    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.024     6.439    clk_200_to_400_inst/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_400_clk_wiz_200_to_400 rise@2.500ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 6.196 - 2.500 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.167     3.218    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.324 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.694     4.018    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.348     4.366 r  clk_200_to_400_inst/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.289     4.655    clk_200_to_400_inst/inst/seq_reg1[1]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.032     5.477    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     5.546 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.650     6.196    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.322     6.518    
                         clock uncertainty           -0.055     6.463    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.181     6.282    clk_200_to_400_inst/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.282    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_400_clk_wiz_200_to_400 rise@2.500ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.348ns (74.651%)  route 0.118ns (25.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 6.196 - 2.500 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.167     3.218    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.324 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.694     4.018    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.348     4.366 r  clk_200_to_400_inst/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.118     4.484    clk_200_to_400_inst/inst/seq_reg1[6]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.032     5.477    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     5.546 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.650     6.196    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.322     6.518    
                         clock uncertainty           -0.055     6.463    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.209     6.254    clk_200_to_400_inst/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_400_clk_wiz_200_to_400 rise@2.500ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 6.196 - 2.500 ) 
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.167     3.218    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.106     3.324 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.694     4.018    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.379     4.397 r  clk_200_to_400_inst/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.144     4.541    clk_200_to_400_inst/inst/seq_reg1[0]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.032     5.477    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.069     5.546 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.650     6.196    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.322     6.518    
                         clock uncertainty           -0.055     6.463    
    SLICE_X83Y147        FDRE (Setup_fdre_C_D)       -0.032     6.431    clk_200_to_400_inst/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.431    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  1.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_400_clk_wiz_200_to_400 rise@0.000ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411     1.306    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.326 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276     1.602    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141     1.743 r  clk_200_to_400_inst/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.798    clk_200_to_400_inst/inst/seq_reg1[0]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456     1.429    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.472 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.502     1.974    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.372     1.602    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)         0.075     1.677    clk_200_to_400_inst/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_400_clk_wiz_200_to_400 rise@0.000ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411     1.306    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.326 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276     1.602    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.128     1.730 r  clk_200_to_400_inst/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.053     1.783    clk_200_to_400_inst/inst/seq_reg1[6]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456     1.429    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.472 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.502     1.974    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.372     1.602    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)        -0.006     1.596    clk_200_to_400_inst/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_400_clk_wiz_200_to_400 rise@0.000ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411     1.306    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.326 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276     1.602    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.128     1.730 r  clk_200_to_400_inst/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.116     1.846    clk_200_to_400_inst/inst/seq_reg1[1]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456     1.429    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.472 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.502     1.974    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.372     1.602    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)         0.017     1.619    clk_200_to_400_inst/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_400_clk_wiz_200_to_400 rise@0.000ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.371%)  route 0.226ns (61.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411     1.306    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.326 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276     1.602    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141     1.743 r  clk_200_to_400_inst/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.226     1.969    clk_200_to_400_inst/inst/seq_reg1[5]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456     1.429    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.472 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.502     1.974    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.372     1.602    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)         0.078     1.680    clk_200_to_400_inst/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_400_clk_wiz_200_to_400 rise@0.000ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.105%)  route 0.162ns (55.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411     1.306    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.326 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276     1.602    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.128     1.730 r  clk_200_to_400_inst/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.162     1.892    clk_200_to_400_inst/inst/seq_reg1[4]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456     1.429    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.472 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.502     1.974    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.372     1.602    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)        -0.006     1.596    clk_200_to_400_inst/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_400_clk_wiz_200_to_400 rise@0.000ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411     1.306    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.326 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276     1.602    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141     1.743 r  clk_200_to_400_inst/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232     1.975    clk_200_to_400_inst/inst/seq_reg1[3]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456     1.429    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.472 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.502     1.974    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.372     1.602    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)         0.076     1.678    clk_200_to_400_inst/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_400_clk_wiz_200_to_400 rise@0.000ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.609%)  route 0.166ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411     1.306    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.326 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276     1.602    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.128     1.730 r  clk_200_to_400_inst/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.166     1.895    clk_200_to_400_inst/inst/seq_reg1[2]
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456     1.429    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043     1.472 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.502     1.974    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.372     1.602    
    SLICE_X83Y147        FDRE (Hold_fdre_C_D)        -0.006     1.596    clk_200_to_400_inst/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clk_200_to_400_inst/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_200_to_400_inst/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out_400_clk_wiz_200_to_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_400_clk_wiz_200_to_400
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_400_clk_wiz_200_to_400 rise@0.000ns - clk_out_400_clk_wiz_200_to_400 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.406%)  route 0.208ns (59.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411     1.306    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020     1.326 r  clk_200_to_400_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276     1.602    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400_en_clk
    SLICE_X83Y147        FDRE                                         r  clk_200_to_400_inst/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141     1.743 r  clk_200_to_400_inst/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.208     1.951    clk_200_to_400_inst/inst/seq_reg1[7]
    BUFGCTRL_X0Y8        BUFGCTRL                                     r  clk_200_to_400_inst/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_400_clk_wiz_200_to_400 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL                                     r  clk_200_to_400_inst/inst/clkout1_buf/I0
                         clock pessimism             -0.078     1.473    
    BUFGCTRL_X0Y8        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.632    clk_200_to_400_inst/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_400_clk_wiz_200_to_400
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         2.500       0.908      BUFGCTRL_X0Y8    clk_200_to_400_inst/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         2.500       0.908      BUFHCE_X0Y24     clk_200_to_400_inst/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       2.500       97.500     MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            0.889         1.250       0.361      MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            0.889         1.250       0.361      MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            0.889         1.250       0.361      MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            0.889         1.250       0.361      MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X83Y147    clk_200_to_400_inst/inst/seq_reg1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_low_jitter
  To Clock:  clk_out1_clk_wiz_low_jitter

Setup :            1  Failing Endpoint ,  Worst Slack       -0.789ns,  Total Violation       -0.789ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.789ns  (required time - arrival time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_low_jitter rise@2.500ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.379ns (12.364%)  route 2.686ns (87.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.472ns = ( 9.972 - 2.500 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.431     6.980    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     7.086 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.735     7.821    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.379     8.200 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           2.686    10.886    clk_400_low_jitter_inst/inst/seq_reg1[7]
    BUFGCTRL_X0Y9        BUFGCTRL                                     r  clk_400_low_jitter_inst/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     5.898    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.975 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700     7.675    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.748 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224     9.972    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL                                     r  clk_400_low_jitter_inst/inst/clkout1_buf/I0
                         clock pessimism              0.301    10.273    
                         clock uncertainty           -0.051    10.222    
    BUFGCTRL_X0Y9        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125    10.097    clk_400_low_jitter_inst/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 -0.789    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_low_jitter rise@2.500ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.379ns (41.867%)  route 0.526ns (58.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 9.792 - 2.500 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.431     6.980    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     7.086 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.735     7.821    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.379     8.200 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.526     8.726    clk_400_low_jitter_inst/inst/seq_reg1[5]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     5.898    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.975 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700     7.675    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.748 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.284     9.032    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     9.101 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.691     9.792    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.529    10.321    
                         clock uncertainty           -0.051    10.270    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)       -0.024    10.246    clk_400_low_jitter_inst/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_low_jitter rise@2.500ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.656%)  route 0.367ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 9.792 - 2.500 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.431     6.980    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     7.086 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.735     7.821    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.348     8.169 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.367     8.536    clk_400_low_jitter_inst/inst/seq_reg1[4]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     5.898    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.975 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700     7.675    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.748 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.284     9.032    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     9.101 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.691     9.792    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.529    10.321    
                         clock uncertainty           -0.051    10.270    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)       -0.208    10.062    clk_400_low_jitter_inst/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_low_jitter rise@2.500ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.348ns (49.971%)  route 0.348ns (50.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 9.792 - 2.500 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.431     6.980    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     7.086 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.735     7.821    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.348     8.169 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.348     8.517    clk_400_low_jitter_inst/inst/seq_reg1[2]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     5.898    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.975 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700     7.675    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.748 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.284     9.032    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     9.101 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.691     9.792    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.529    10.321    
                         clock uncertainty           -0.051    10.270    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)       -0.207    10.063    clk_400_low_jitter_inst/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_low_jitter rise@2.500ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.379ns (46.872%)  route 0.430ns (53.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 9.792 - 2.500 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.431     6.980    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     7.086 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.735     7.821    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.379     8.200 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.430     8.629    clk_400_low_jitter_inst/inst/seq_reg1[3]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     5.898    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.975 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700     7.675    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.748 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.284     9.032    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     9.101 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.691     9.792    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.529    10.321    
                         clock uncertainty           -0.051    10.270    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)       -0.027    10.243    clk_400_low_jitter_inst/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.243    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_low_jitter rise@2.500ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 9.792 - 2.500 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.431     6.980    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     7.086 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.735     7.821    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.348     8.169 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.289     8.458    clk_400_low_jitter_inst/inst/seq_reg1[1]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     5.898    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.975 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700     7.675    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.748 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.284     9.032    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     9.101 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.691     9.792    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.529    10.321    
                         clock uncertainty           -0.051    10.270    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)       -0.181    10.089    clk_400_low_jitter_inst/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.089    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_low_jitter rise@2.500ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.348ns (74.651%)  route 0.118ns (25.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 9.792 - 2.500 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.431     6.980    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     7.086 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.735     7.821    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.348     8.169 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.118     8.287    clk_400_low_jitter_inst/inst/seq_reg1[6]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     5.898    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.975 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700     7.675    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.748 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.284     9.032    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     9.101 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.691     9.792    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.529    10.321    
                         clock uncertainty           -0.051    10.270    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)       -0.209    10.061    clk_400_low_jitter_inst/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_low_jitter rise@2.500ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.292ns = ( 9.792 - 2.500 ) 
    Source Clock Delay      (SCD):    7.821ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.431     6.980    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.106     7.086 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.735     7.821    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.379     8.200 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.144     8.344    clk_400_low_jitter_inst/inst/seq_reg1[0]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      2.500     2.500 r  
    V4                                                0.000     2.500 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     2.500    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     3.368 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     4.371    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.445 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     5.898    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.975 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700     7.675    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.748 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.284     9.032    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.069     9.101 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.691     9.792    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.529    10.321    
                         clock uncertainty           -0.051    10.270    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)       -0.032    10.238    clk_400_low_jitter_inst/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  1.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_low_jitter rise@0.000ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.503     2.753    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.773 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.302     3.075    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     3.216 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     3.272    clk_400_low_jitter_inst/inst/seq_reg1[0]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.561     3.221    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.264 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.529     3.793    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.718     3.075    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.075     3.150    clk_400_low_jitter_inst/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_low_jitter rise@0.000ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.653%)  route 0.053ns (29.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.503     2.753    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.773 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.302     3.075    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.128     3.203 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.053     3.257    clk_400_low_jitter_inst/inst/seq_reg1[6]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.561     3.221    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.264 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.529     3.793    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.718     3.075    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)        -0.006     3.069    clk_400_low_jitter_inst/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_low_jitter rise@0.000ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.503     2.753    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.773 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.302     3.075    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.128     3.203 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.116     3.319    clk_400_low_jitter_inst/inst/seq_reg1[1]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.561     3.221    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.264 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.529     3.793    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.718     3.075    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.017     3.092    clk_400_low_jitter_inst/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_low_jitter rise@0.000ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.964%)  route 0.173ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.503     2.753    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.773 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.302     3.075    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     3.216 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.173     3.389    clk_400_low_jitter_inst/inst/seq_reg1[3]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.561     3.221    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.264 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.529     3.793    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.718     3.075    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.076     3.151    clk_400_low_jitter_inst/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_low_jitter rise@0.000ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.383%)  route 0.160ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.503     2.753    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.773 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.302     3.075    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.128     3.203 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.160     3.364    clk_400_low_jitter_inst/inst/seq_reg1[2]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.561     3.221    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.264 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.529     3.793    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.718     3.075    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)        -0.006     3.069    clk_400_low_jitter_inst/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_low_jitter rise@0.000ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.104%)  route 0.162ns (55.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.503     2.753    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.773 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.302     3.075    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.128     3.203 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.162     3.366    clk_400_low_jitter_inst/inst/seq_reg1[4]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.561     3.221    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.264 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.529     3.793    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.718     3.075    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)        -0.006     3.069    clk_400_low_jitter_inst/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_low_jitter rise@0.000ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.503     2.753    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.773 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.302     3.075    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     3.216 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.236     3.453    clk_400_low_jitter_inst/inst/seq_reg1[5]
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.561     3.221    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.264 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.529     3.793    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.718     3.075    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.078     3.153    clk_400_low_jitter_inst/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_400_low_jitter_inst/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_low_jitter  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_low_jitter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_low_jitter rise@0.000ns - clk_out1_clk_wiz_low_jitter rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.141ns (9.906%)  route 1.282ns (90.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.503     2.753    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.773 r  clk_400_low_jitter_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.302     3.075    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter_en_clk
    SLICE_X51Y49         FDRE                                         r  clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     3.216 r  clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           1.282     4.499    clk_400_low_jitter_inst/inst/seq_reg1[7]
    BUFGCTRL_X0Y9        BUFGCTRL                                     r  clk_400_low_jitter_inst/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_low_jitter rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL                                     r  clk_400_low_jitter_inst/inst/clkout1_buf/I0
                         clock pessimism             -0.410     3.255    
    BUFGCTRL_X0Y9        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     3.414    clk_400_low_jitter_inst/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  1.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_low_jitter
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         2.500       0.908      BUFGCTRL_X0Y9    clk_400_low_jitter_inst/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         2.500       0.908      BUFHCE_X0Y0      clk_400_low_jitter_inst/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       2.500       97.500     MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            0.889         1.250       0.361      MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            0.889         1.250       0.361      MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            0.889         1.250       0.361      MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            0.889         1.250       0.361      MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X51Y49     clk_400_low_jitter_inst/inst/seq_reg1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_o_clk_wiz_0
  To Clock:  clk_10_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.043ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.589ns (20.306%)  route 2.312ns (79.694%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.375ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.412     9.375    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.379     9.754 r  event_timing_reset_instance/glBCID_i_reg[10]/Q
                         net (fo=5, routed)           0.689    10.444    event_timing_reset_instance/glBCID[10]
    SLICE_X100Y105       LUT4 (Prop_lut4_I1_O)        0.105    10.549 r  event_timing_reset_instance/rst_i_i_2/O
                         net (fo=1, routed)           1.622    12.171    event_timing_reset_instance/rst_i_i_2_n_0
    SLICE_X100Y105       LUT6 (Prop_lut6_I0_O)        0.105    12.276 r  event_timing_reset_instance/rst_i_i_1/O
                         net (fo=1, routed)           0.000    12.276    event_timing_reset_instance/rst_i0
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/C
                         clock pessimism              0.497   109.348    
                         clock uncertainty           -0.102   109.247    
    SLICE_X100Y105       FDRE (Setup_fdre_C_D)        0.072   109.319    event_timing_reset_instance/rst_i_reg
  -------------------------------------------------------------------
                         required time                        109.319    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                 97.043    

Slack (MET) :             98.231ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 1.304ns (76.784%)  route 0.394ns (23.216%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.394    10.150    event_timing_reset_instance/glBCID[1]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    10.712 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.810 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.810    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.075 r  event_timing_reset_instance/glBCID_i_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.075    event_timing_reset_instance/glBCID_i_reg[8]_i_1_n_6
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[9]/C
                         clock pessimism              0.497   109.348    
                         clock uncertainty           -0.102   109.247    
    SLICE_X101Y106       FDRE (Setup_fdre_C_D)        0.059   109.306    event_timing_reset_instance/glBCID_i_reg[9]
  -------------------------------------------------------------------
                         required time                        109.306    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                 98.231    

Slack (MET) :             98.236ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 1.299ns (76.716%)  route 0.394ns (23.284%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.394    10.150    event_timing_reset_instance/glBCID[1]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    10.712 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.810 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.810    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.070 r  event_timing_reset_instance/glBCID_i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.070    event_timing_reset_instance/glBCID_i_reg[8]_i_1_n_4
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[11]/C
                         clock pessimism              0.497   109.348    
                         clock uncertainty           -0.102   109.247    
    SLICE_X101Y106       FDRE (Setup_fdre_C_D)        0.059   109.306    event_timing_reset_instance/glBCID_i_reg[11]
  -------------------------------------------------------------------
                         required time                        109.306    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                 98.236    

Slack (MET) :             98.296ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 1.239ns (75.860%)  route 0.394ns (24.140%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.394    10.150    event_timing_reset_instance/glBCID[1]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    10.712 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.810 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.810    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.010 r  event_timing_reset_instance/glBCID_i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.010    event_timing_reset_instance/glBCID_i_reg[8]_i_1_n_5
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/C
                         clock pessimism              0.497   109.348    
                         clock uncertainty           -0.102   109.247    
    SLICE_X101Y106       FDRE (Setup_fdre_C_D)        0.059   109.306    event_timing_reset_instance/glBCID_i_reg[10]
  -------------------------------------------------------------------
                         required time                        109.306    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                 98.296    

Slack (MET) :             98.315ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 1.220ns (75.576%)  route 0.394ns (24.424%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.394    10.150    event_timing_reset_instance/glBCID[1]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    10.712 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.810 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.810    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_0
    SLICE_X101Y106       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.991 r  event_timing_reset_instance/glBCID_i_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.991    event_timing_reset_instance/glBCID_i_reg[8]_i_1_n_7
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[8]/C
                         clock pessimism              0.497   109.348    
                         clock uncertainty           -0.102   109.247    
    SLICE_X101Y106       FDRE (Setup_fdre_C_D)        0.059   109.306    event_timing_reset_instance/glBCID_i_reg[8]
  -------------------------------------------------------------------
                         required time                        109.306    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 98.315    

Slack (MET) :             98.329ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 1.206ns (75.362%)  route 0.394ns (24.638%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.394    10.150    event_timing_reset_instance/glBCID[1]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    10.712 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.977 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.977    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_6
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[5]/C
                         clock pessimism              0.497   109.348    
                         clock uncertainty           -0.102   109.247    
    SLICE_X101Y105       FDRE (Setup_fdre_C_D)        0.059   109.306    event_timing_reset_instance/glBCID_i_reg[5]
  -------------------------------------------------------------------
                         required time                        109.306    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 98.329    

Slack (MET) :             98.334ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 1.201ns (75.285%)  route 0.394ns (24.715%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.394    10.150    event_timing_reset_instance/glBCID[1]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    10.712 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.972 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.972    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_4
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/C
                         clock pessimism              0.497   109.348    
                         clock uncertainty           -0.102   109.247    
    SLICE_X101Y105       FDRE (Setup_fdre_C_D)        0.059   109.306    event_timing_reset_instance/glBCID_i_reg[7]
  -------------------------------------------------------------------
                         required time                        109.306    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 98.334    

Slack (MET) :             98.394ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 1.141ns (74.319%)  route 0.394ns (25.681%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.394    10.150    event_timing_reset_instance/glBCID[1]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    10.712 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.912 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.912    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_5
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/C
                         clock pessimism              0.497   109.348    
                         clock uncertainty           -0.102   109.247    
    SLICE_X101Y105       FDRE (Setup_fdre_C_D)        0.059   109.306    event_timing_reset_instance/glBCID_i_reg[6]
  -------------------------------------------------------------------
                         required time                        109.306    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                 98.394    

Slack (MET) :             98.413ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 1.122ns (73.997%)  route 0.394ns (26.002%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.394    10.150    event_timing_reset_instance/glBCID[1]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    10.712 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.893 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.893    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_7
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[4]/C
                         clock pessimism              0.497   109.348    
                         clock uncertainty           -0.102   109.247    
    SLICE_X101Y105       FDRE (Setup_fdre_C_D)        0.059   109.306    event_timing_reset_instance/glBCID_i_reg[4]
  -------------------------------------------------------------------
                         required time                        109.306    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                 98.413    

Slack (MET) :             98.549ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 1.014ns (72.003%)  route 0.394ns (27.997%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.394    10.150    event_timing_reset_instance/glBCID[1]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.635    10.785 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.785    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_4
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[3]/C
                         clock pessimism              0.525   109.376    
                         clock uncertainty           -0.102   109.275    
    SLICE_X101Y104       FDRE (Setup_fdre_C_D)        0.059   109.334    event_timing_reset_instance/glBCID_i_reg[3]
  -------------------------------------------------------------------
                         required time                        109.334    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 98.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.231ns (61.821%)  route 0.143ns (38.179%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[5]/Q
                         net (fo=5, routed)           0.088     4.017    event_timing_reset_instance/glBCID[5]
    SLICE_X100Y105       LUT4 (Prop_lut4_I3_O)        0.045     4.062 r  event_timing_reset_instance/rst_i_i_3/O
                         net (fo=1, routed)           0.054     4.116    event_timing_reset_instance/rst_i_i_3_n_0
    SLICE_X100Y105       LUT6 (Prop_lut6_I1_O)        0.045     4.161 r  event_timing_reset_instance/rst_i_i_1/O
                         net (fo=1, routed)           0.000     4.161    event_timing_reset_instance/rst_i0
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/C
                         clock pessimism             -0.747     3.801    
    SLICE_X100Y105       FDRE (Hold_fdre_C_D)         0.120     3.921    event_timing_reset_instance/rst_i_reg
  -------------------------------------------------------------------
                         required time                         -3.921    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.256ns (67.546%)  route 0.123ns (32.454%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.141     3.929 f  event_timing_reset_instance/glBCID_i_reg[0]/Q
                         net (fo=5, routed)           0.123     4.052    event_timing_reset_instance/glBCID[0]
    SLICE_X101Y104       LUT1 (Prop_lut1_I0_O)        0.045     4.097 r  event_timing_reset_instance/glBCID_i[0]_i_5/O
                         net (fo=1, routed)           0.000     4.097    event_timing_reset_instance/glBCID_i[0]_i_5_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     4.167 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.167    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_7
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[0]/C
                         clock pessimism             -0.760     3.788    
    SLICE_X101Y104       FDRE (Hold_fdre_C_D)         0.105     3.893    event_timing_reset_instance/glBCID_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.167    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.252ns (65.909%)  route 0.130ns (34.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[2]/Q
                         net (fo=5, routed)           0.130     4.059    event_timing_reset_instance/glBCID[2]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     4.170 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.170    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_5
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[2]/C
                         clock pessimism             -0.760     3.788    
    SLICE_X101Y104       FDRE (Hold_fdre_C_D)         0.105     3.893    event_timing_reset_instance/glBCID_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.170    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.015%)  route 0.134ns (34.985%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[3]/Q
                         net (fo=5, routed)           0.134     4.063    event_timing_reset_instance/glBCID[3]
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.171 r  event_timing_reset_instance/glBCID_i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.171    event_timing_reset_instance/glBCID_i_reg[0]_i_1_n_4
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[3]/C
                         clock pessimism             -0.760     3.788    
    SLICE_X101Y104       FDRE (Hold_fdre_C_D)         0.105     3.893    event_timing_reset_instance/glBCID_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.249ns (64.230%)  route 0.139ns (35.770%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[11]/Q
                         net (fo=6, routed)           0.139     4.067    event_timing_reset_instance/glBCID[11]
    SLICE_X101Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.175 r  event_timing_reset_instance/glBCID_i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.175    event_timing_reset_instance/glBCID_i_reg[8]_i_1_n_4
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[11]/C
                         clock pessimism             -0.760     3.788    
    SLICE_X101Y106       FDRE (Hold_fdre_C_D)         0.105     3.893    event_timing_reset_instance/glBCID_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.175    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.249ns (63.981%)  route 0.140ns (36.019%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[7]/Q
                         net (fo=5, routed)           0.140     4.069    event_timing_reset_instance/glBCID[7]
    SLICE_X101Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.177 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.177    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_4
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/C
                         clock pessimism             -0.760     3.788    
    SLICE_X101Y105       FDRE (Hold_fdre_C_D)         0.105     3.893    event_timing_reset_instance/glBCID_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.177    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.256ns (65.542%)  route 0.135ns (34.458%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[8]/Q
                         net (fo=5, routed)           0.135     4.063    event_timing_reset_instance/glBCID[8]
    SLICE_X101Y106       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     4.178 r  event_timing_reset_instance/glBCID_i_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.178    event_timing_reset_instance/glBCID_i_reg[8]_i_1_n_7
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[8]/C
                         clock pessimism             -0.760     3.788    
    SLICE_X101Y106       FDRE (Hold_fdre_C_D)         0.105     3.893    event_timing_reset_instance/glBCID_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.252ns (64.300%)  route 0.140ns (35.700%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[10]/Q
                         net (fo=5, routed)           0.140     4.069    event_timing_reset_instance/glBCID[10]
    SLICE_X101Y106       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     4.180 r  event_timing_reset_instance/glBCID_i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.180    event_timing_reset_instance/glBCID_i_reg[8]_i_1_n_5
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/C
                         clock pessimism             -0.760     3.788    
    SLICE_X101Y106       FDRE (Hold_fdre_C_D)         0.105     3.893    event_timing_reset_instance/glBCID_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.180    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.252ns (64.170%)  route 0.141ns (35.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[6]/Q
                         net (fo=5, routed)           0.141     4.069    event_timing_reset_instance/glBCID[6]
    SLICE_X101Y105       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     4.180 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.180    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_5
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/C
                         clock pessimism             -0.760     3.788    
    SLICE_X101Y105       FDRE (Hold_fdre_C_D)         0.105     3.893    event_timing_reset_instance/glBCID_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.180    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.256ns (65.096%)  route 0.137ns (34.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[4]/Q
                         net (fo=5, routed)           0.137     4.066    event_timing_reset_instance/glBCID[4]
    SLICE_X101Y105       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     4.181 r  event_timing_reset_instance/glBCID_i_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.181    event_timing_reset_instance/glBCID_i_reg[4]_i_1_n_7
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[4]/C
                         clock pessimism             -0.760     3.788    
    SLICE_X101Y105       FDRE (Hold_fdre_C_D)         0.105     3.893    event_timing_reset_instance/glBCID_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.181    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_o_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_user_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y5    clk_user_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X101Y106   event_timing_reset_instance/glBCID_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X101Y106   event_timing_reset_instance/glBCID_i_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X101Y105   event_timing_reset_instance/glBCID_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X101Y105   event_timing_reset_instance/glBCID_i_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y106   event_timing_reset_instance/glBCID_i_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y106   event_timing_reset_instance/glBCID_i_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y105   event_timing_reset_instance/glBCID_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y105   event_timing_reset_instance/glBCID_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y105   event_timing_reset_instance/glBCID_i_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y105   event_timing_reset_instance/glBCID_i_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y106   event_timing_reset_instance/glBCID_i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y106   event_timing_reset_instance/glBCID_i_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y106   event_timing_reset_instance/glBCID_i_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y106   event_timing_reset_instance/glBCID_i_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y106   event_timing_reset_instance/glBCID_i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y106   event_timing_reset_instance/glBCID_i_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y104   event_timing_reset_instance/glBCID_i_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_phase45_o_clk_wiz_0
  To Clock:  clk_10_phase45_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.649ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.484ns (10.112%)  route 4.303ns (89.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    9.367ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404     9.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379     9.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.840    10.587    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X94Y101        LUT5 (Prop_lut5_I4_O)        0.105    10.692 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.462    14.154    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/C
                         clock pessimism              0.481   109.327    
                         clock uncertainty           -0.102   109.226    
    SLICE_X92Y101        FDRE (Setup_fdre_C_R)       -0.423   108.803    event_timing_reset_instance/vmm_ena_vec_i_reg[5]
  -------------------------------------------------------------------
                         required time                        108.803    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 94.649    

Slack (MET) :             94.649ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.484ns (10.112%)  route 4.303ns (89.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    9.367ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404     9.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379     9.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.840    10.587    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X94Y101        LUT5 (Prop_lut5_I4_O)        0.105    10.692 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.462    14.154    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/C
                         clock pessimism              0.481   109.327    
                         clock uncertainty           -0.102   109.226    
    SLICE_X92Y101        FDRE (Setup_fdre_C_R)       -0.423   108.803    event_timing_reset_instance/vmm_ena_vec_i_reg[6]
  -------------------------------------------------------------------
                         required time                        108.803    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 94.649    

Slack (MET) :             94.747ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.484ns (10.323%)  route 4.205ns (89.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    9.367ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404     9.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379     9.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.840    10.587    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X94Y101        LUT5 (Prop_lut5_I4_O)        0.105    10.692 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.364    14.056    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/C
                         clock pessimism              0.481   109.327    
                         clock uncertainty           -0.102   109.226    
    SLICE_X94Y102        FDRE (Setup_fdre_C_R)       -0.423   108.803    event_timing_reset_instance/vmm_ena_vec_i_reg[7]
  -------------------------------------------------------------------
                         required time                        108.803    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                 94.747    

Slack (MET) :             94.747ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.484ns (10.323%)  route 4.205ns (89.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    9.367ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404     9.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379     9.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.840    10.587    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X94Y101        LUT5 (Prop_lut5_I4_O)        0.105    10.692 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.364    14.056    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[8]/C
                         clock pessimism              0.481   109.327    
                         clock uncertainty           -0.102   109.226    
    SLICE_X94Y102        FDRE (Setup_fdre_C_R)       -0.423   108.803    event_timing_reset_instance/vmm_ena_vec_i_reg[8]
  -------------------------------------------------------------------
                         required time                        108.803    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                 94.747    

Slack (MET) :             94.926ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.484ns (10.567%)  route 4.096ns (89.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    9.367ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404     9.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379     9.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.840    10.587    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X94Y101        LUT5 (Prop_lut5_I4_O)        0.105    10.692 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.256    13.948    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
                         clock pessimism              0.481   109.327    
                         clock uncertainty           -0.102   109.226    
    SLICE_X95Y101        FDRE (Setup_fdre_C_R)       -0.352   108.874    event_timing_reset_instance/vmm_ena_vec_i_reg[1]
  -------------------------------------------------------------------
                         required time                        108.874    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                 94.926    

Slack (MET) :             94.926ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.484ns (10.567%)  route 4.096ns (89.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    9.367ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404     9.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379     9.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.840    10.587    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X94Y101        LUT5 (Prop_lut5_I4_O)        0.105    10.692 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.256    13.948    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
                         clock pessimism              0.481   109.327    
                         clock uncertainty           -0.102   109.226    
    SLICE_X95Y101        FDRE (Setup_fdre_C_R)       -0.352   108.874    event_timing_reset_instance/vmm_ena_vec_i_reg[2]
  -------------------------------------------------------------------
                         required time                        108.874    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                 94.926    

Slack (MET) :             94.926ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.484ns (10.567%)  route 4.096ns (89.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    9.367ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404     9.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379     9.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.840    10.587    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X94Y101        LUT5 (Prop_lut5_I4_O)        0.105    10.692 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.256    13.948    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
                         clock pessimism              0.481   109.327    
                         clock uncertainty           -0.102   109.226    
    SLICE_X95Y101        FDRE (Setup_fdre_C_R)       -0.352   108.874    event_timing_reset_instance/vmm_ena_vec_i_reg[3]
  -------------------------------------------------------------------
                         required time                        108.874    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                 94.926    

Slack (MET) :             94.926ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.484ns (10.567%)  route 4.096ns (89.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    9.367ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404     9.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379     9.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.840    10.587    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X94Y101        LUT5 (Prop_lut5_I4_O)        0.105    10.692 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.256    13.948    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[4]/C
                         clock pessimism              0.481   109.327    
                         clock uncertainty           -0.102   109.226    
    SLICE_X95Y101        FDRE (Setup_fdre_C_R)       -0.352   108.874    event_timing_reset_instance/vmm_ena_vec_i_reg[4]
  -------------------------------------------------------------------
                         required time                        108.874    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                 94.926    

Slack (MET) :             94.946ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.538ns (11.356%)  route 4.200ns (88.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    9.374ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.411     9.374    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X98Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.433     9.807 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/Q
                         net (fo=4, routed)           0.662    10.469    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[0]
    SLICE_X93Y101        LUT5 (Prop_lut5_I1_O)        0.105    10.574 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           3.538    14.112    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
                         clock pessimism              0.481   109.327    
                         clock uncertainty           -0.102   109.226    
    SLICE_X95Y101        FDRE (Setup_fdre_C_CE)      -0.168   109.058    event_timing_reset_instance/vmm_ena_vec_i_reg[1]
  -------------------------------------------------------------------
                         required time                        109.058    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                 94.946    

Slack (MET) :             94.946ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.538ns (11.356%)  route 4.200ns (88.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    9.374ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.411     9.374    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X98Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.433     9.807 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/Q
                         net (fo=4, routed)           0.662    10.469    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[0]
    SLICE_X93Y101        LUT5 (Prop_lut5_I1_O)        0.105    10.574 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           3.538    14.112    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
                         clock pessimism              0.481   109.327    
                         clock uncertainty           -0.102   109.226    
    SLICE_X95Y101        FDRE (Setup_fdre_C_CE)      -0.168   109.058    event_timing_reset_instance/vmm_ena_vec_i_reg[2]
  -------------------------------------------------------------------
                         required time                        109.058    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                 94.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/rst_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.114%)  route 0.226ns (54.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.548ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.226     4.156    event_timing_reset_instance/rst_done_o
    SLICE_X101Y102       LUT5 (Prop_lut5_I4_O)        0.045     4.201 r  event_timing_reset_instance/rst_done_i_1/O
                         net (fo=1, routed)           0.000     4.201    event_timing_reset_instance/rst_done_i_1_n_0
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.855     4.548    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
                         clock pessimism             -0.760     3.789    
    SLICE_X101Y102       FDRE (Hold_fdre_C_D)         0.091     3.880    event_timing_reset_instance/rst_done_reg
  -------------------------------------------------------------------
                         required time                         -3.880    
                         arrival time                           4.201    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.418%)  route 0.269ns (65.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.577     3.782    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/Q
                         net (fo=4, routed)           0.269     4.191    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[2]
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.848     4.541    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/C
                         clock pessimism             -0.760     3.782    
    SLICE_X91Y101        FDRE (Hold_fdre_C_D)         0.070     3.852    event_timing_reset_instance/FSM_onehot_state_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           4.191    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.323%)  route 0.270ns (65.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.577     3.782    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.270     4.192    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.848     4.541    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/C
                         clock pessimism             -0.760     3.782    
    SLICE_X91Y101        FDRE (Hold_fdre_C_D)         0.066     3.848    event_timing_reset_instance/FSM_onehot_state_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.848    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.530%)  route 0.298ns (64.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.582     3.787    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X98Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_fdre_C_Q)         0.164     3.951 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/Q
                         net (fo=4, routed)           0.298     4.248    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[0]
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.848     4.541    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                         clock pessimism             -0.723     3.819    
    SLICE_X91Y101        FDRE (Hold_fdre_C_D)         0.070     3.889    event_timing_reset_instance/FSM_onehot_state_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.889    
                         arrival time                           4.248    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.166%)  route 0.378ns (72.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.577     3.782    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/Q
                         net (fo=6, routed)           0.378     4.301    event_timing_reset_instance/rst_done
    SLICE_X98Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.853     4.546    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X98Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/C
                         clock pessimism             -0.723     3.824    
    SLICE_X98Y101        FDRE (Hold_fdre_C_D)         0.059     3.883    event_timing_reset_instance/FSM_onehot_state_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.883    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             2.000ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.186ns (9.191%)  route 1.838ns (90.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.577     3.782    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.154     4.076    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X93Y101        LUT5 (Prop_lut5_I0_O)        0.045     4.121 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           1.684     5.805    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.851     4.544    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/C
                         clock pessimism             -0.723     3.822    
    SLICE_X94Y102        FDRE (Hold_fdre_C_CE)       -0.016     3.806    event_timing_reset_instance/vmm_ena_vec_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.805    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.000ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.186ns (9.191%)  route 1.838ns (90.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.577     3.782    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.154     4.076    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X93Y101        LUT5 (Prop_lut5_I0_O)        0.045     4.121 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           1.684     5.805    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.851     4.544    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[8]/C
                         clock pessimism             -0.723     3.822    
    SLICE_X94Y102        FDRE (Hold_fdre_C_CE)       -0.016     3.806    event_timing_reset_instance/vmm_ena_vec_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.805    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.016ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.186ns (9.116%)  route 1.854ns (90.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.577     3.782    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.154     4.076    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X93Y101        LUT5 (Prop_lut5_I0_O)        0.045     4.121 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           1.701     5.822    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.851     4.544    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/C
                         clock pessimism             -0.723     3.822    
    SLICE_X92Y101        FDRE (Hold_fdre_C_CE)       -0.016     3.806    event_timing_reset_instance/vmm_ena_vec_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.822    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.186ns (9.116%)  route 1.854ns (90.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.577     3.782    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.154     4.076    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X93Y101        LUT5 (Prop_lut5_I0_O)        0.045     4.121 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           1.701     5.822    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.851     4.544    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/C
                         clock pessimism             -0.723     3.822    
    SLICE_X92Y101        FDRE (Hold_fdre_C_CE)       -0.016     3.806    event_timing_reset_instance/vmm_ena_vec_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.822    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.023ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.186ns (9.188%)  route 1.838ns (90.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.577     3.782    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/Q
                         net (fo=5, routed)           0.154     4.076    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[1]
    SLICE_X93Y101        LUT5 (Prop_lut5_I0_O)        0.045     4.121 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           1.685     5.806    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.851     4.544    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
                         clock pessimism             -0.723     3.822    
    SLICE_X95Y101        FDRE (Hold_fdre_C_CE)       -0.039     3.783    event_timing_reset_instance/vmm_ena_vec_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           5.806    
  -------------------------------------------------------------------
                         slack                                  2.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_phase45_o_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_user_inst/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y6    clk_user_inst/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X98Y101    event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X91Y101    event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X91Y101    event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X91Y101    event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X101Y102   event_timing_reset_instance/rst_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X101Y102   event_timing_reset_instance/rst_done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X92Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X91Y101    event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X95Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X92Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X92Y101    event_timing_reset_instance/vmm_ena_vec_i_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X94Y102    event_timing_reset_instance/vmm_ena_vec_i_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_160_o_clk_wiz_0
  To Clock:  clk_160_o_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_160_o_clk_wiz_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_user_inst/inst/mmcm_adv_inst/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y2    clk_user_inst/inst/clkout7_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_o_clk_wiz_0
  To Clock:  clk_200_o_clk_wiz_0

Setup :           19  Failing Endpoints,  Worst Slack       -0.641ns,  Total Violation      -10.150ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.641ns  (required time - arrival time)
  Source:                 xadc_instance/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/delay_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.331ns (25.937%)  route 3.801ns (74.063%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 13.848 - 5.000 ) 
    Source Clock Delay      (SCD):    9.373ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.410     9.373    xadc_instance/clk_200_o
    SLICE_X59Y144        FDRE                                         r  xadc_instance/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.379     9.752 r  xadc_instance/delay_reg[0]/Q
                         net (fo=3, routed)           1.021    10.773    xadc_instance/delay[0]
    SLICE_X59Y142        LUT6 (Prop_lut6_I4_O)        0.105    10.878 r  xadc_instance/st[1]_i_9/O
                         net (fo=1, routed)           0.000    10.878    xadc_instance/st[1]_i_9_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.318 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.318    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.450 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    12.601    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    12.876 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.629    14.505    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y145        FDRE                                         r  xadc_instance/delay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    13.848    xadc_instance/clk_200_o
    SLICE_X60Y145        FDRE                                         r  xadc_instance/delay_reg[17]/C
                         clock pessimism              0.498    14.345    
                         clock uncertainty           -0.058    14.287    
    SLICE_X60Y145        FDRE (Setup_fdre_C_R)       -0.423    13.864    xadc_instance/delay_reg[17]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -14.505    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.614ns  (required time - arrival time)
  Source:                 xadc_instance/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.331ns (26.074%)  route 3.774ns (73.926%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 13.848 - 5.000 ) 
    Source Clock Delay      (SCD):    9.373ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.410     9.373    xadc_instance/clk_200_o
    SLICE_X59Y144        FDRE                                         r  xadc_instance/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.379     9.752 r  xadc_instance/delay_reg[0]/Q
                         net (fo=3, routed)           1.021    10.773    xadc_instance/delay[0]
    SLICE_X59Y142        LUT6 (Prop_lut6_I4_O)        0.105    10.878 r  xadc_instance/st[1]_i_9/O
                         net (fo=1, routed)           0.000    10.878    xadc_instance/st[1]_i_9_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.318 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.318    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.450 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    12.601    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    12.876 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.602    14.478    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    13.848    xadc_instance/clk_200_o
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[5]/C
                         clock pessimism              0.498    14.345    
                         clock uncertainty           -0.058    14.287    
    SLICE_X60Y142        FDRE (Setup_fdre_C_R)       -0.423    13.864    xadc_instance/delay_reg[5]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                 -0.614    

Slack (VIOLATED) :        -0.614ns  (required time - arrival time)
  Source:                 xadc_instance/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/delay_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.331ns (26.074%)  route 3.774ns (73.926%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 13.848 - 5.000 ) 
    Source Clock Delay      (SCD):    9.373ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.410     9.373    xadc_instance/clk_200_o
    SLICE_X59Y144        FDRE                                         r  xadc_instance/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.379     9.752 r  xadc_instance/delay_reg[0]/Q
                         net (fo=3, routed)           1.021    10.773    xadc_instance/delay[0]
    SLICE_X59Y142        LUT6 (Prop_lut6_I4_O)        0.105    10.878 r  xadc_instance/st[1]_i_9/O
                         net (fo=1, routed)           0.000    10.878    xadc_instance/st[1]_i_9_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.318 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.318    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.450 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    12.601    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    12.876 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.602    14.478    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    13.848    xadc_instance/clk_200_o
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[6]/C
                         clock pessimism              0.498    14.345    
                         clock uncertainty           -0.058    14.287    
    SLICE_X60Y142        FDRE (Setup_fdre_C_R)       -0.423    13.864    xadc_instance/delay_reg[6]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                 -0.614    

Slack (VIOLATED) :        -0.614ns  (required time - arrival time)
  Source:                 xadc_instance/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/delay_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.331ns (26.074%)  route 3.774ns (73.926%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 13.848 - 5.000 ) 
    Source Clock Delay      (SCD):    9.373ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.410     9.373    xadc_instance/clk_200_o
    SLICE_X59Y144        FDRE                                         r  xadc_instance/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.379     9.752 r  xadc_instance/delay_reg[0]/Q
                         net (fo=3, routed)           1.021    10.773    xadc_instance/delay[0]
    SLICE_X59Y142        LUT6 (Prop_lut6_I4_O)        0.105    10.878 r  xadc_instance/st[1]_i_9/O
                         net (fo=1, routed)           0.000    10.878    xadc_instance/st[1]_i_9_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.318 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.318    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.450 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    12.601    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    12.876 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.602    14.478    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    13.848    xadc_instance/clk_200_o
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[7]/C
                         clock pessimism              0.498    14.345    
                         clock uncertainty           -0.058    14.287    
    SLICE_X60Y142        FDRE (Setup_fdre_C_R)       -0.423    13.864    xadc_instance/delay_reg[7]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                 -0.614    

Slack (VIOLATED) :        -0.614ns  (required time - arrival time)
  Source:                 xadc_instance/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/delay_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.331ns (26.074%)  route 3.774ns (73.926%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 13.848 - 5.000 ) 
    Source Clock Delay      (SCD):    9.373ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.410     9.373    xadc_instance/clk_200_o
    SLICE_X59Y144        FDRE                                         r  xadc_instance/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.379     9.752 r  xadc_instance/delay_reg[0]/Q
                         net (fo=3, routed)           1.021    10.773    xadc_instance/delay[0]
    SLICE_X59Y142        LUT6 (Prop_lut6_I4_O)        0.105    10.878 r  xadc_instance/st[1]_i_9/O
                         net (fo=1, routed)           0.000    10.878    xadc_instance/st[1]_i_9_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.318 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.318    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.450 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    12.601    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    12.876 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.602    14.478    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    13.848    xadc_instance/clk_200_o
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[8]/C
                         clock pessimism              0.498    14.345    
                         clock uncertainty           -0.058    14.287    
    SLICE_X60Y142        FDRE (Setup_fdre_C_R)       -0.423    13.864    xadc_instance/delay_reg[8]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                 -0.614    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 xadc_instance/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.331ns (26.273%)  route 3.735ns (73.727%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 13.847 - 5.000 ) 
    Source Clock Delay      (SCD):    9.373ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.410     9.373    xadc_instance/clk_200_o
    SLICE_X59Y144        FDRE                                         r  xadc_instance/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.379     9.752 r  xadc_instance/delay_reg[0]/Q
                         net (fo=3, routed)           1.021    10.773    xadc_instance/delay[0]
    SLICE_X59Y142        LUT6 (Prop_lut6_I4_O)        0.105    10.878 r  xadc_instance/st[1]_i_9/O
                         net (fo=1, routed)           0.000    10.878    xadc_instance/st[1]_i_9_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.318 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.318    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.450 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    12.601    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    12.876 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.563    14.439    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.298    13.847    xadc_instance/clk_200_o
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[1]/C
                         clock pessimism              0.498    14.344    
                         clock uncertainty           -0.058    14.286    
    SLICE_X60Y141        FDRE (Setup_fdre_C_R)       -0.423    13.863    xadc_instance/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -14.439    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 xadc_instance/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/delay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.331ns (26.273%)  route 3.735ns (73.727%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 13.847 - 5.000 ) 
    Source Clock Delay      (SCD):    9.373ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.410     9.373    xadc_instance/clk_200_o
    SLICE_X59Y144        FDRE                                         r  xadc_instance/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.379     9.752 r  xadc_instance/delay_reg[0]/Q
                         net (fo=3, routed)           1.021    10.773    xadc_instance/delay[0]
    SLICE_X59Y142        LUT6 (Prop_lut6_I4_O)        0.105    10.878 r  xadc_instance/st[1]_i_9/O
                         net (fo=1, routed)           0.000    10.878    xadc_instance/st[1]_i_9_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.318 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.318    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.450 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    12.601    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    12.876 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.563    14.439    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.298    13.847    xadc_instance/clk_200_o
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[2]/C
                         clock pessimism              0.498    14.344    
                         clock uncertainty           -0.058    14.286    
    SLICE_X60Y141        FDRE (Setup_fdre_C_R)       -0.423    13.863    xadc_instance/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -14.439    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 xadc_instance/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/delay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.331ns (26.273%)  route 3.735ns (73.727%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 13.847 - 5.000 ) 
    Source Clock Delay      (SCD):    9.373ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.410     9.373    xadc_instance/clk_200_o
    SLICE_X59Y144        FDRE                                         r  xadc_instance/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.379     9.752 r  xadc_instance/delay_reg[0]/Q
                         net (fo=3, routed)           1.021    10.773    xadc_instance/delay[0]
    SLICE_X59Y142        LUT6 (Prop_lut6_I4_O)        0.105    10.878 r  xadc_instance/st[1]_i_9/O
                         net (fo=1, routed)           0.000    10.878    xadc_instance/st[1]_i_9_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.318 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.318    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.450 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    12.601    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    12.876 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.563    14.439    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.298    13.847    xadc_instance/clk_200_o
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[3]/C
                         clock pessimism              0.498    14.344    
                         clock uncertainty           -0.058    14.286    
    SLICE_X60Y141        FDRE (Setup_fdre_C_R)       -0.423    13.863    xadc_instance/delay_reg[3]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -14.439    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 xadc_instance/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/delay_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.331ns (26.273%)  route 3.735ns (73.727%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 13.847 - 5.000 ) 
    Source Clock Delay      (SCD):    9.373ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.410     9.373    xadc_instance/clk_200_o
    SLICE_X59Y144        FDRE                                         r  xadc_instance/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.379     9.752 r  xadc_instance/delay_reg[0]/Q
                         net (fo=3, routed)           1.021    10.773    xadc_instance/delay[0]
    SLICE_X59Y142        LUT6 (Prop_lut6_I4_O)        0.105    10.878 r  xadc_instance/st[1]_i_9/O
                         net (fo=1, routed)           0.000    10.878    xadc_instance/st[1]_i_9_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.318 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.318    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.450 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    12.601    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    12.876 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.563    14.439    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.298    13.847    xadc_instance/clk_200_o
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[4]/C
                         clock pessimism              0.498    14.344    
                         clock uncertainty           -0.058    14.286    
    SLICE_X60Y141        FDRE (Setup_fdre_C_R)       -0.423    13.863    xadc_instance/delay_reg[4]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -14.439    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.507ns  (required time - arrival time)
  Source:                 xadc_instance/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/delay_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.331ns (26.631%)  route 3.667ns (73.369%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 13.848 - 5.000 ) 
    Source Clock Delay      (SCD):    9.373ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.410     9.373    xadc_instance/clk_200_o
    SLICE_X59Y144        FDRE                                         r  xadc_instance/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.379     9.752 r  xadc_instance/delay_reg[0]/Q
                         net (fo=3, routed)           1.021    10.773    xadc_instance/delay[0]
    SLICE_X59Y142        LUT6 (Prop_lut6_I4_O)        0.105    10.878 r  xadc_instance/st[1]_i_9/O
                         net (fo=1, routed)           0.000    10.878    xadc_instance/st[1]_i_9_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.318 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.318    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.450 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    12.601    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    12.876 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.495    14.371    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y143        FDRE                                         r  xadc_instance/delay_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    13.848    xadc_instance/clk_200_o
    SLICE_X60Y143        FDRE                                         r  xadc_instance/delay_reg[10]/C
                         clock pessimism              0.498    14.345    
                         clock uncertainty           -0.058    14.287    
    SLICE_X60Y143        FDRE (Setup_fdre_C_R)       -0.423    13.864    xadc_instance/delay_reg[10]
  -------------------------------------------------------------------
                         required time                         13.864    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                 -0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.032%)  route 0.062ns (24.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.578     3.783    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X65Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196        FDRE (Prop_fdre_C_Q)         0.141     3.924 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.062     3.986    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/GTRXRESET
    SLICE_X64Y196        LUT3 (Prop_lut3_I0_O)        0.045     4.031 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gt0_gtrxreset_gt_d1_i_1/O
                         net (fo=1, routed)           0.000     4.031    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt
    SLICE_X64Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.848     4.542    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X64Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                         clock pessimism             -0.747     3.796    
    SLICE_X64Y196        FDRE (Hold_fdre_C_D)         0.121     3.917    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           4.031    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 xadc_instance/pkt_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/pkt_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.573     3.778    xadc_instance/clk_200_o
    SLICE_X77Y145        FDRE                                         r  xadc_instance/pkt_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y145        FDRE (Prop_fdre_C_Q)         0.141     3.919 r  xadc_instance/pkt_cnt_reg[4]/Q
                         net (fo=5, routed)           0.087     4.006    xadc_instance/pkt_cnt[4]
    SLICE_X76Y145        LUT6 (Prop_lut6_I0_O)        0.045     4.051 r  xadc_instance/pkt_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     4.051    xadc_instance/pkt_cnt0[5]
    SLICE_X76Y145        FDRE                                         r  xadc_instance/pkt_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.844     4.537    xadc_instance/clk_200_o
    SLICE_X76Y145        FDRE                                         r  xadc_instance/pkt_cnt_reg[5]/C
                         clock pessimism             -0.747     3.791    
    SLICE_X76Y145        FDRE (Hold_fdre_C_D)         0.121     3.912    xadc_instance/pkt_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xadc_instance/FSM_onehot_st_chan_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/chan_done_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.563%)  route 0.074ns (28.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.548ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.584     3.789    xadc_instance/clk_200_o
    SLICE_X58Y147        FDRE                                         r  xadc_instance/FSM_onehot_st_chan_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y147        FDRE (Prop_fdre_C_Q)         0.141     3.930 r  xadc_instance/FSM_onehot_st_chan_reg[4]/Q
                         net (fo=4, routed)           0.074     4.004    xadc_instance/FSM_onehot_st_chan_reg_n_0_[4]
    SLICE_X59Y147        LUT3 (Prop_lut3_I1_O)        0.045     4.049 r  xadc_instance/chan_done_r_i_1/O
                         net (fo=1, routed)           0.000     4.049    xadc_instance/chan_done_r_i_1_n_0
    SLICE_X59Y147        FDRE                                         r  xadc_instance/chan_done_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.855     4.548    xadc_instance/clk_200_o
    SLICE_X59Y147        FDRE                                         r  xadc_instance/chan_done_r_reg/C
                         clock pessimism             -0.747     3.802    
    SLICE_X59Y147        FDRE (Hold_fdre_C_D)         0.091     3.893    xadc_instance/chan_done_r_reg
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.049    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_gt_common_reset_i/init_wait_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/core_gt_common_reset_i/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.262%)  route 0.108ns (36.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.582     3.787    core_wrapper/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X55Y192        FDRE                                         r  core_wrapper/U0/core_gt_common_reset_i/init_wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y192        FDRE (Prop_fdre_C_Q)         0.141     3.928 r  core_wrapper/U0/core_gt_common_reset_i/init_wait_done_reg/Q
                         net (fo=2, routed)           0.108     4.036    core_wrapper/U0/core_gt_common_reset_i/init_wait_done
    SLICE_X56Y192        LUT2 (Prop_lut2_I0_O)        0.045     4.081 r  core_wrapper/U0/core_gt_common_reset_i/state_i_1/O
                         net (fo=1, routed)           0.000     4.081    core_wrapper/U0/core_gt_common_reset_i/state_i_1_n_0
    SLICE_X56Y192        FDRE                                         r  core_wrapper/U0/core_gt_common_reset_i/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.852     4.546    core_wrapper/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X56Y192        FDRE                                         r  core_wrapper/U0/core_gt_common_reset_i/state_reg/C
                         clock pessimism             -0.744     3.803    
    SLICE_X56Y192        FDRE (Hold_fdre_C_D)         0.121     3.924    core_wrapper/U0/core_gt_common_reset_i/state_reg
  -------------------------------------------------------------------
                         required time                         -3.924    
                         arrival time                           4.081    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 xadc_instance/XADC/drp_data_in_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/XADC/di_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.566ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.602     3.807    xadc_instance/XADC/clk_200_o
    SLICE_X37Y176        FDRE                                         r  xadc_instance/XADC/drp_data_in_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y176        FDRE (Prop_fdre_C_Q)         0.141     3.948 r  xadc_instance/XADC/drp_data_in_r_reg[9]/Q
                         net (fo=1, routed)           0.110     4.058    xadc_instance/XADC/drp_data_in_r[9]
    SLICE_X37Y177        FDRE                                         r  xadc_instance/XADC/di_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.873     4.566    xadc_instance/XADC/clk_200_o
    SLICE_X37Y177        FDRE                                         r  xadc_instance/XADC/di_r_reg[9]/C
                         clock pessimism             -0.745     3.822    
    SLICE_X37Y177        FDRE (Hold_fdre_C_D)         0.078     3.900    xadc_instance/XADC/di_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           4.058    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     4.000    core_wrapper/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.846     4.540    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism             -0.760     3.781    
    SLICE_X66Y193        FDPE (Hold_fdpe_C_D)         0.060     3.841    core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.841    
                         arrival time                           4.000    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xadc_instance/XADC/drp_data_out_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/XADC/result_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.243%)  route 0.124ns (46.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.602     3.807    xadc_instance/XADC/clk_200_o
    SLICE_X37Y173        FDRE                                         r  xadc_instance/XADC/drp_data_out_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y173        FDRE (Prop_fdre_C_Q)         0.141     3.948 r  xadc_instance/XADC/drp_data_out_r_reg[4]/Q
                         net (fo=2, routed)           0.124     4.072    xadc_instance/XADC/drp_data_out_r[4]
    SLICE_X41Y173        FDRE                                         r  xadc_instance/XADC/result_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.871     4.564    xadc_instance/XADC/clk_200_o
    SLICE_X41Y173        FDRE                                         r  xadc_instance/XADC/result_r_reg[0]/C
                         clock pessimism             -0.723     3.842    
    SLICE_X41Y173        FDRE (Hold_fdre_C_D)         0.070     3.912    xadc_instance/XADC/result_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.072    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xadc_instance/XADC/drp_data_in_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/XADC/di_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.566ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.602     3.807    xadc_instance/XADC/clk_200_o
    SLICE_X37Y176        FDRE                                         r  xadc_instance/XADC/drp_data_in_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y176        FDRE (Prop_fdre_C_Q)         0.141     3.948 r  xadc_instance/XADC/drp_data_in_r_reg[7]/Q
                         net (fo=1, routed)           0.110     4.058    xadc_instance/XADC/drp_data_in_r[7]
    SLICE_X37Y177        FDRE                                         r  xadc_instance/XADC/di_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.873     4.566    xadc_instance/XADC/clk_200_o
    SLICE_X37Y177        FDRE                                         r  xadc_instance/XADC/di_r_reg[7]/C
                         clock pessimism             -0.745     3.822    
    SLICE_X37Y177        FDRE (Hold_fdre_C_D)         0.076     3.898    xadc_instance/XADC/di_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.898    
                         arrival time                           4.058    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 xadc_instance/FSM_onehot_st_chan_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/xadc_start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.586     3.791    xadc_instance/clk_200_o
    SLICE_X57Y147        FDRE                                         r  xadc_instance/FSM_onehot_st_chan_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     3.932 r  xadc_instance/FSM_onehot_st_chan_reg[2]/Q
                         net (fo=5, routed)           0.108     4.040    xadc_instance/FSM_onehot_st_chan_reg_n_0_[2]
    SLICE_X56Y147        LUT3 (Prop_lut3_I0_O)        0.045     4.085 r  xadc_instance/xadc_start_r_i_1/O
                         net (fo=1, routed)           0.000     4.085    xadc_instance/xadc_start_r_i_1_n_0
    SLICE_X56Y147        FDRE                                         r  xadc_instance/xadc_start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.857     4.550    xadc_instance/clk_200_o
    SLICE_X56Y147        FDRE                                         r  xadc_instance/xadc_start_r_reg/C
                         clock pessimism             -0.747     3.804    
    SLICE_X56Y147        FDRE (Hold_fdre_C_D)         0.120     3.924    xadc_instance/xadc_start_r_reg
  -------------------------------------------------------------------
                         required time                         -3.924    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 xadc_instance/XADC/cnt_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_instance/XADC/cnt_delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.189ns (61.606%)  route 0.118ns (38.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.532ns
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.571     3.776    xadc_instance/XADC/clk_200_o
    SLICE_X43Y175        FDRE                                         r  xadc_instance/XADC/cnt_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDRE (Prop_fdre_C_Q)         0.141     3.917 r  xadc_instance/XADC/cnt_delay_reg[1]/Q
                         net (fo=6, routed)           0.118     4.035    xadc_instance/XADC/cnt_delay_reg__0[1]
    SLICE_X42Y175        LUT5 (Prop_lut5_I2_O)        0.048     4.083 r  xadc_instance/XADC/cnt_delay[4]_i_1/O
                         net (fo=1, routed)           0.000     4.083    xadc_instance/XADC/p_0_in__0[4]
    SLICE_X42Y175        FDRE                                         r  xadc_instance/XADC/cnt_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.838     4.532    xadc_instance/XADC/clk_200_o
    SLICE_X42Y175        FDRE                                         r  xadc_instance/XADC/cnt_delay_reg[4]/C
                         clock pessimism             -0.744     3.789    
    SLICE_X42Y175        FDRE (Hold_fdre_C_D)         0.131     3.920    xadc_instance/XADC/cnt_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.920    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_o_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_user_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     XADC/DCLK                    n/a            4.000         5.000       1.000      XADC_X0Y0          xadc_instance/xadc/U0/DCLK
Min Period        n/a     BUFG/I                       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1      clk_user_inst/inst/clkout1_buf/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         5.000       3.462      GTPE2_COMMON_X0Y1  core_wrapper/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT0           n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1    clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X162Y104     i2c_module/cnt_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X162Y106     i2c_module/cnt_reg[10]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X162Y106     i2c_module/cnt_reg[11]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X162Y107     i2c_module/cnt_reg[12]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X162Y107     i2c_module/cnt_reg[13]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X162Y107     i2c_module/cnt_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0           n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1    clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X58Y147      xadc_instance/FSM_onehot_st_chan_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X58Y147      xadc_instance/FSM_onehot_st_chan_reg[1]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X57Y147      xadc_instance/FSM_onehot_st_chan_reg[2]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X57Y147      xadc_instance/FSM_onehot_st_chan_reg[3]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X58Y147      xadc_instance/FSM_onehot_st_chan_reg[4]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X58Y146      xadc_instance/ch_sel_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X58Y146      xadc_instance/ch_sel_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X58Y146      xadc_instance/ch_sel_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X59Y147      xadc_instance/chan_done_r_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X62Y147      xadc_instance/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X162Y104     i2c_module/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X162Y104     i2c_module/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X162Y104     i2c_module/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X162Y104     i2c_module/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X162Y105     i2c_module/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X162Y105     i2c_module/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X162Y105     i2c_module/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X162Y105     i2c_module/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X163Y104     i2c_module/phy_resetn_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X57Y147      xadc_instance/FSM_onehot_st_chan_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_o_clk_wiz_0
  To Clock:  clk_40_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.863ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/NoFlg_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.595ns (31.570%)  route 3.457ns (68.430%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.912ns = ( 33.912 - 25.000 ) 
    Source Clock Delay      (SCD):    9.432ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.469     9.432    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.379     9.811 f  readout_vmm/NoFlg_counter_reg[3]/Q
                         net (fo=3, routed)           0.807    10.618    readout_vmm/NoFlg_counter[3]
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.105    10.723 r  readout_vmm/NoFlg_counter[31]_i_20/O
                         net (fo=1, routed)           0.000    10.723    readout_vmm/NoFlg_counter[31]_i_20_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  readout_vmm/NoFlg_counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.180    readout_vmm/NoFlg_counter_reg[31]_i_13_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  readout_vmm/NoFlg_counter_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.008    11.286    readout_vmm/NoFlg_counter_reg[31]_i_9_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.476 r  readout_vmm/NoFlg_counter_reg[31]_i_8/CO[2]
                         net (fo=6, routed)           1.134    12.611    readout_vmm/NoFlg_counter_reg[31]_i_8_n_1
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.261    12.872 r  readout_vmm/NoFlg_counter[31]_i_4/O
                         net (fo=32, routed)          1.508    14.380    readout_vmm/NoFlg_counter[31]_i_4_n_0
    SLICE_X37Y124        LUT5 (Prop_lut5_I2_O)        0.105    14.485 r  readout_vmm/NoFlg_counter[15]_i_1/O
                         net (fo=1, routed)           0.000    14.485    readout_vmm/NoFlg_counter[15]_i_1_n_0
    SLICE_X37Y124        FDRE                                         r  readout_vmm/NoFlg_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.363    33.912    readout_vmm/clkTkProc
    SLICE_X37Y124        FDRE                                         r  readout_vmm/NoFlg_counter_reg[15]/C
                         clock pessimism              0.481    34.392    
                         clock uncertainty           -0.074    34.318    
    SLICE_X37Y124        FDRE (Setup_fdre_C_D)        0.030    34.348    readout_vmm/NoFlg_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         34.348    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                 19.863    

Slack (MET) :             19.865ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/NoFlg_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.595ns (31.570%)  route 3.457ns (68.430%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.912ns = ( 33.912 - 25.000 ) 
    Source Clock Delay      (SCD):    9.432ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.469     9.432    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.379     9.811 f  readout_vmm/NoFlg_counter_reg[3]/Q
                         net (fo=3, routed)           0.807    10.618    readout_vmm/NoFlg_counter[3]
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.105    10.723 r  readout_vmm/NoFlg_counter[31]_i_20/O
                         net (fo=1, routed)           0.000    10.723    readout_vmm/NoFlg_counter[31]_i_20_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  readout_vmm/NoFlg_counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.180    readout_vmm/NoFlg_counter_reg[31]_i_13_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  readout_vmm/NoFlg_counter_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.008    11.286    readout_vmm/NoFlg_counter_reg[31]_i_9_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.476 r  readout_vmm/NoFlg_counter_reg[31]_i_8/CO[2]
                         net (fo=6, routed)           1.134    12.611    readout_vmm/NoFlg_counter_reg[31]_i_8_n_1
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.261    12.872 r  readout_vmm/NoFlg_counter[31]_i_4/O
                         net (fo=32, routed)          1.508    14.380    readout_vmm/NoFlg_counter[31]_i_4_n_0
    SLICE_X37Y124        LUT5 (Prop_lut5_I2_O)        0.105    14.485 r  readout_vmm/NoFlg_counter[16]_i_1/O
                         net (fo=1, routed)           0.000    14.485    readout_vmm/NoFlg_counter[16]_i_1_n_0
    SLICE_X37Y124        FDRE                                         r  readout_vmm/NoFlg_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.363    33.912    readout_vmm/clkTkProc
    SLICE_X37Y124        FDRE                                         r  readout_vmm/NoFlg_counter_reg[16]/C
                         clock pessimism              0.481    34.392    
                         clock uncertainty           -0.074    34.318    
    SLICE_X37Y124        FDRE (Setup_fdre_C_D)        0.032    34.350    readout_vmm/NoFlg_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         34.350    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                 19.865    

Slack (MET) :             19.892ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/NoFlg_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.595ns (31.489%)  route 3.470ns (68.511%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.912ns = ( 33.912 - 25.000 ) 
    Source Clock Delay      (SCD):    9.432ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.469     9.432    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.379     9.811 f  readout_vmm/NoFlg_counter_reg[3]/Q
                         net (fo=3, routed)           0.807    10.618    readout_vmm/NoFlg_counter[3]
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.105    10.723 r  readout_vmm/NoFlg_counter[31]_i_20/O
                         net (fo=1, routed)           0.000    10.723    readout_vmm/NoFlg_counter[31]_i_20_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  readout_vmm/NoFlg_counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.180    readout_vmm/NoFlg_counter_reg[31]_i_13_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  readout_vmm/NoFlg_counter_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.008    11.286    readout_vmm/NoFlg_counter_reg[31]_i_9_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.476 r  readout_vmm/NoFlg_counter_reg[31]_i_8/CO[2]
                         net (fo=6, routed)           1.134    12.611    readout_vmm/NoFlg_counter_reg[31]_i_8_n_1
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.261    12.872 r  readout_vmm/NoFlg_counter[31]_i_4/O
                         net (fo=32, routed)          1.521    14.393    readout_vmm/NoFlg_counter[31]_i_4_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I2_O)        0.105    14.498 r  readout_vmm/NoFlg_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    14.498    readout_vmm/NoFlg_counter[14]_i_1_n_0
    SLICE_X36Y124        FDRE                                         r  readout_vmm/NoFlg_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.363    33.912    readout_vmm/clkTkProc
    SLICE_X36Y124        FDRE                                         r  readout_vmm/NoFlg_counter_reg[14]/C
                         clock pessimism              0.481    34.392    
                         clock uncertainty           -0.074    34.318    
    SLICE_X36Y124        FDRE (Setup_fdre_C_D)        0.072    34.390    readout_vmm/NoFlg_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         34.390    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                 19.892    

Slack (MET) :             19.900ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/NoFlg_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.470ns (29.307%)  route 3.546ns (70.693%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.912ns = ( 33.912 - 25.000 ) 
    Source Clock Delay      (SCD):    9.435ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.472     9.435    readout_vmm/clkTkProc
    SLICE_X37Y122        FDRE                                         r  readout_vmm/NoFlg_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.379     9.814 f  readout_vmm/NoFlg_counter_reg[7]/Q
                         net (fo=3, routed)           0.928    10.742    readout_vmm/NoFlg_counter[7]
    SLICE_X39Y123        LUT6 (Prop_lut6_I4_O)        0.105    10.847 r  readout_vmm/NoFlg_counter[31]_i_19/O
                         net (fo=1, routed)           0.000    10.847    readout_vmm/NoFlg_counter[31]_i_19_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    11.179 r  readout_vmm/NoFlg_counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.179    readout_vmm/NoFlg_counter_reg[31]_i_13_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.277 r  readout_vmm/NoFlg_counter_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.008    11.285    readout_vmm/NoFlg_counter_reg[31]_i_9_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.475 r  readout_vmm/NoFlg_counter_reg[31]_i_8/CO[2]
                         net (fo=6, routed)           1.134    12.610    readout_vmm/NoFlg_counter_reg[31]_i_8_n_1
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.261    12.871 r  readout_vmm/NoFlg_counter[31]_i_4/O
                         net (fo=32, routed)          1.476    14.346    readout_vmm/NoFlg_counter[31]_i_4_n_0
    SLICE_X39Y121        LUT5 (Prop_lut5_I2_O)        0.105    14.451 r  readout_vmm/NoFlg_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    14.451    readout_vmm/NoFlg_counter[4]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.363    33.912    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[4]/C
                         clock pessimism              0.481    34.392    
                         clock uncertainty           -0.074    34.318    
    SLICE_X39Y121        FDRE (Setup_fdre_C_D)        0.033    34.351    readout_vmm/NoFlg_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         34.351    
                         arrival time                         -14.451    
  -------------------------------------------------------------------
                         slack                                 19.900    

Slack (MET) :             19.903ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/NoFlg_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.470ns (29.330%)  route 3.542ns (70.670%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.912ns = ( 33.912 - 25.000 ) 
    Source Clock Delay      (SCD):    9.435ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.472     9.435    readout_vmm/clkTkProc
    SLICE_X37Y122        FDRE                                         r  readout_vmm/NoFlg_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.379     9.814 f  readout_vmm/NoFlg_counter_reg[7]/Q
                         net (fo=3, routed)           0.928    10.742    readout_vmm/NoFlg_counter[7]
    SLICE_X39Y123        LUT6 (Prop_lut6_I4_O)        0.105    10.847 r  readout_vmm/NoFlg_counter[31]_i_19/O
                         net (fo=1, routed)           0.000    10.847    readout_vmm/NoFlg_counter[31]_i_19_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    11.179 r  readout_vmm/NoFlg_counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.179    readout_vmm/NoFlg_counter_reg[31]_i_13_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.277 r  readout_vmm/NoFlg_counter_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.008    11.285    readout_vmm/NoFlg_counter_reg[31]_i_9_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.475 r  readout_vmm/NoFlg_counter_reg[31]_i_8/CO[2]
                         net (fo=6, routed)           1.134    12.610    readout_vmm/NoFlg_counter_reg[31]_i_8_n_1
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.261    12.871 r  readout_vmm/NoFlg_counter[31]_i_4/O
                         net (fo=32, routed)          1.472    14.342    readout_vmm/NoFlg_counter[31]_i_4_n_0
    SLICE_X39Y121        LUT5 (Prop_lut5_I2_O)        0.105    14.447 r  readout_vmm/NoFlg_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    14.447    readout_vmm/NoFlg_counter[3]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.363    33.912    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[3]/C
                         clock pessimism              0.481    34.392    
                         clock uncertainty           -0.074    34.318    
    SLICE_X39Y121        FDRE (Setup_fdre_C_D)        0.032    34.350    readout_vmm/NoFlg_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         34.350    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                 19.903    

Slack (MET) :             20.013ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/NoFlg_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 1.595ns (32.522%)  route 3.309ns (67.478%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.912ns = ( 33.912 - 25.000 ) 
    Source Clock Delay      (SCD):    9.432ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.469     9.432    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.379     9.811 f  readout_vmm/NoFlg_counter_reg[3]/Q
                         net (fo=3, routed)           0.807    10.618    readout_vmm/NoFlg_counter[3]
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.105    10.723 r  readout_vmm/NoFlg_counter[31]_i_20/O
                         net (fo=1, routed)           0.000    10.723    readout_vmm/NoFlg_counter[31]_i_20_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  readout_vmm/NoFlg_counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.180    readout_vmm/NoFlg_counter_reg[31]_i_13_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  readout_vmm/NoFlg_counter_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.008    11.286    readout_vmm/NoFlg_counter_reg[31]_i_9_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.476 r  readout_vmm/NoFlg_counter_reg[31]_i_8/CO[2]
                         net (fo=6, routed)           1.134    12.611    readout_vmm/NoFlg_counter_reg[31]_i_8_n_1
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.261    12.872 r  readout_vmm/NoFlg_counter[31]_i_4/O
                         net (fo=32, routed)          1.360    14.232    readout_vmm/NoFlg_counter[31]_i_4_n_0
    SLICE_X37Y124        LUT5 (Prop_lut5_I2_O)        0.105    14.337 r  readout_vmm/NoFlg_counter[19]_i_1/O
                         net (fo=1, routed)           0.000    14.337    readout_vmm/NoFlg_counter[19]_i_1_n_0
    SLICE_X37Y124        FDRE                                         r  readout_vmm/NoFlg_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.363    33.912    readout_vmm/clkTkProc
    SLICE_X37Y124        FDRE                                         r  readout_vmm/NoFlg_counter_reg[19]/C
                         clock pessimism              0.481    34.392    
                         clock uncertainty           -0.074    34.318    
    SLICE_X37Y124        FDRE (Setup_fdre_C_D)        0.032    34.350    readout_vmm/NoFlg_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         34.350    
                         arrival time                         -14.337    
  -------------------------------------------------------------------
                         slack                                 20.013    

Slack (MET) :             20.021ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/NoFlg_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.595ns (32.556%)  route 3.304ns (67.444%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.915ns = ( 33.915 - 25.000 ) 
    Source Clock Delay      (SCD):    9.432ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.469     9.432    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.379     9.811 f  readout_vmm/NoFlg_counter_reg[3]/Q
                         net (fo=3, routed)           0.807    10.618    readout_vmm/NoFlg_counter[3]
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.105    10.723 r  readout_vmm/NoFlg_counter[31]_i_20/O
                         net (fo=1, routed)           0.000    10.723    readout_vmm/NoFlg_counter[31]_i_20_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  readout_vmm/NoFlg_counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.180    readout_vmm/NoFlg_counter_reg[31]_i_13_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  readout_vmm/NoFlg_counter_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.008    11.286    readout_vmm/NoFlg_counter_reg[31]_i_9_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.476 r  readout_vmm/NoFlg_counter_reg[31]_i_8/CO[2]
                         net (fo=6, routed)           1.134    12.611    readout_vmm/NoFlg_counter_reg[31]_i_8_n_1
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.261    12.872 r  readout_vmm/NoFlg_counter[31]_i_4/O
                         net (fo=32, routed)          1.355    14.227    readout_vmm/NoFlg_counter[31]_i_4_n_0
    SLICE_X37Y122        LUT5 (Prop_lut5_I3_O)        0.105    14.332 r  readout_vmm/NoFlg_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    14.332    readout_vmm/NoFlg_counter[8]_i_1_n_0
    SLICE_X37Y122        FDRE                                         r  readout_vmm/NoFlg_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.366    33.915    readout_vmm/clkTkProc
    SLICE_X37Y122        FDRE                                         r  readout_vmm/NoFlg_counter_reg[8]/C
                         clock pessimism              0.481    34.395    
                         clock uncertainty           -0.074    34.321    
    SLICE_X37Y122        FDRE (Setup_fdre_C_D)        0.032    34.353    readout_vmm/NoFlg_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         34.353    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                 20.021    

Slack (MET) :             20.067ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/NoFlg_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.595ns (32.895%)  route 3.254ns (67.105%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.912ns = ( 33.912 - 25.000 ) 
    Source Clock Delay      (SCD):    9.432ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.469     9.432    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.379     9.811 f  readout_vmm/NoFlg_counter_reg[3]/Q
                         net (fo=3, routed)           0.807    10.618    readout_vmm/NoFlg_counter[3]
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.105    10.723 r  readout_vmm/NoFlg_counter[31]_i_20/O
                         net (fo=1, routed)           0.000    10.723    readout_vmm/NoFlg_counter[31]_i_20_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  readout_vmm/NoFlg_counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.180    readout_vmm/NoFlg_counter_reg[31]_i_13_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  readout_vmm/NoFlg_counter_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.008    11.286    readout_vmm/NoFlg_counter_reg[31]_i_9_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.476 r  readout_vmm/NoFlg_counter_reg[31]_i_8/CO[2]
                         net (fo=6, routed)           1.134    12.611    readout_vmm/NoFlg_counter_reg[31]_i_8_n_1
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.261    12.872 r  readout_vmm/NoFlg_counter[31]_i_4/O
                         net (fo=32, routed)          1.304    14.176    readout_vmm/NoFlg_counter[31]_i_4_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I3_O)        0.105    14.281 r  readout_vmm/NoFlg_counter[28]_i_1/O
                         net (fo=1, routed)           0.000    14.281    readout_vmm/NoFlg_counter[28]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  readout_vmm/NoFlg_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.363    33.912    readout_vmm/clkTkProc
    SLICE_X39Y128        FDRE                                         r  readout_vmm/NoFlg_counter_reg[28]/C
                         clock pessimism              0.481    34.392    
                         clock uncertainty           -0.074    34.318    
    SLICE_X39Y128        FDRE (Setup_fdre_C_D)        0.030    34.348    readout_vmm/NoFlg_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         34.348    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                 20.067    

Slack (MET) :             20.067ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/NoFlg_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.595ns (32.878%)  route 3.256ns (67.122%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.912ns = ( 33.912 - 25.000 ) 
    Source Clock Delay      (SCD):    9.432ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.469     9.432    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.379     9.811 f  readout_vmm/NoFlg_counter_reg[3]/Q
                         net (fo=3, routed)           0.807    10.618    readout_vmm/NoFlg_counter[3]
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.105    10.723 r  readout_vmm/NoFlg_counter[31]_i_20/O
                         net (fo=1, routed)           0.000    10.723    readout_vmm/NoFlg_counter[31]_i_20_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.180 r  readout_vmm/NoFlg_counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.180    readout_vmm/NoFlg_counter_reg[31]_i_13_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  readout_vmm/NoFlg_counter_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.008    11.286    readout_vmm/NoFlg_counter_reg[31]_i_9_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.476 r  readout_vmm/NoFlg_counter_reg[31]_i_8/CO[2]
                         net (fo=6, routed)           1.134    12.611    readout_vmm/NoFlg_counter_reg[31]_i_8_n_1
    SLICE_X44Y126        LUT6 (Prop_lut6_I1_O)        0.261    12.872 r  readout_vmm/NoFlg_counter[31]_i_4/O
                         net (fo=32, routed)          1.307    14.179    readout_vmm/NoFlg_counter[31]_i_4_n_0
    SLICE_X37Y124        LUT5 (Prop_lut5_I3_O)        0.105    14.284 r  readout_vmm/NoFlg_counter[20]_i_1/O
                         net (fo=1, routed)           0.000    14.284    readout_vmm/NoFlg_counter[20]_i_1_n_0
    SLICE_X37Y124        FDRE                                         r  readout_vmm/NoFlg_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.363    33.912    readout_vmm/clkTkProc
    SLICE_X37Y124        FDRE                                         r  readout_vmm/NoFlg_counter_reg[20]/C
                         clock pessimism              0.481    34.392    
                         clock uncertainty           -0.074    34.318    
    SLICE_X37Y124        FDRE (Setup_fdre_C_D)        0.033    34.351    readout_vmm/NoFlg_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         34.351    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                 20.067    

Slack (MET) :             20.154ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.385ns (30.416%)  route 3.168ns (69.584%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 33.848 - 25.000 ) 
    Source Clock Delay      (SCD):    9.434ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470     9.434    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X40Y152        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.433     9.867 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           1.402    11.269    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X41Y151        LUT2 (Prop_lut2_I0_O)        0.105    11.374 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    11.374    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[0]
    SLICE_X41Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.814 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.814    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_3
    SLICE_X41Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.946 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.984    12.929    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X42Y148        LUT4 (Prop_lut4_I0_O)        0.275    13.204 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.783    13.987    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X54Y139        FDPE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.299    33.848    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X54Y139        FDPE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.415    34.262    
                         clock uncertainty           -0.074    34.188    
    SLICE_X54Y139        FDPE (Setup_fdpe_C_D)       -0.047    34.141    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         34.141    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                 20.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.180%)  route 0.314ns (62.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.615     3.820    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y151        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDRE (Prop_fdre_C_Q)         0.141     3.961 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.314     4.275    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[6]
    SLICE_X40Y149        LUT2 (Prop_lut2_I1_O)        0.045     4.320 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[5]_i_1/O
                         net (fo=1, routed)           0.000     4.320    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I4[5]
    SLICE_X40Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.889     4.582    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism             -0.489     4.094    
    SLICE_X40Y149        FDCE (Hold_fdce_C_D)         0.131     4.225    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.317%)  route 0.312ns (62.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.615     3.820    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y151        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151        FDRE (Prop_fdre_C_Q)         0.141     3.961 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.312     4.273    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[6]
    SLICE_X40Y149        LUT2 (Prop_lut2_I0_O)        0.045     4.318 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[6]_i_1/O
                         net (fo=1, routed)           0.000     4.318    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I4[6]
    SLICE_X40Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.889     4.582    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                         clock pessimism             -0.489     4.094    
    SLICE_X40Y149        FDCE (Hold_fdce_C_D)         0.121     4.215    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.215    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.226ns (43.321%)  route 0.296ns (56.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.615     3.820    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y150        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_fdre_C_Q)         0.128     3.948 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.296     4.243    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[7]
    SLICE_X40Y149        LUT2 (Prop_lut2_I0_O)        0.098     4.341 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[7]_i_1/O
                         net (fo=1, routed)           0.000     4.341    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I4[7]
    SLICE_X40Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.889     4.582    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                         clock pessimism             -0.489     4.094    
    SLICE_X40Y149        FDCE (Hold_fdce_C_D)         0.131     4.225    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.341    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.617     3.822    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDCE (Prop_fdce_C_Q)         0.141     3.963 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     4.018    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.889     4.582    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.761     3.822    
    SLICE_X37Y149        FDCE (Hold_fdce_C_D)         0.076     3.898    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.898    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.615     3.820    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.141     3.961 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     4.016    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.887     4.580    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.761     3.820    
    SLICE_X39Y150        FDCE (Hold_fdce_C_D)         0.075     3.895    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.895    
                         arrival time                           4.016    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.617     3.822    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDCE (Prop_fdce_C_Q)         0.141     3.963 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     4.018    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.889     4.582    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.761     3.822    
    SLICE_X37Y149        FDCE (Hold_fdce_C_D)         0.075     3.897    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.897    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.582     3.787    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X55Y137        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.141     3.928 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.983    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X55Y137        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.852     4.545    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X55Y137        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.759     3.787    
    SLICE_X55Y137        FDRE (Hold_fdre_C_D)         0.075     3.862    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.862    
                         arrival time                           3.983    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.582     3.787    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y137        FDPE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y137        FDPE (Prop_fdpe_C_Q)         0.141     3.928 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.983    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X57Y137        FDPE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.852     4.545    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y137        FDPE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.759     3.787    
    SLICE_X57Y137        FDPE (Hold_fdpe_C_D)         0.075     3.862    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.862    
                         arrival time                           3.983    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.615     3.820    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.141     3.961 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     4.016    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.887     4.580    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.761     3.820    
    SLICE_X39Y150        FDCE (Hold_fdce_C_D)         0.071     3.891    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.891    
                         arrival time                           4.016    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.761ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.617     3.822    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDCE (Prop_fdce_C_Q)         0.141     3.963 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     4.018    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.889     4.582    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.761     3.822    
    SLICE_X37Y149        FDCE (Hold_fdce_C_D)         0.071     3.893    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.893    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_o_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_user_inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y60     udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y4    clk_user_inst/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y144    udp_din_conf_block/CDCC_125to40/data_out_s_int_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X69Y144    udp_din_conf_block/CDCC_125to40/data_out_s_int_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y139    udp_din_conf_block/CDCC_125to40/data_out_s_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y144    udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X69Y144    udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X67Y139    udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X68Y141    udp_din_conf_block/CDCC_40to125/data_in_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X68Y137    udp_din_conf_block/vmm_config_logic/FSM_sequential_st_conf_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y137    udp_din_conf_block/vmm_config_logic/FSM_sequential_st_conf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y137    udp_din_conf_block/vmm_config_logic/FSM_sequential_st_conf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y136    udp_din_conf_block/vmm_config_logic/bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y137    udp_din_conf_block/vmm_config_logic/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y137    udp_din_conf_block/vmm_config_logic/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y137    udp_din_conf_block/vmm_config_logic/bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y137    udp_din_conf_block/vmm_config_logic/bit_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y136    udp_din_conf_block/vmm_config_logic/bit_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y136    udp_din_conf_block/vmm_config_logic/bit_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y139    udp_din_conf_block/CDCC_125to40/data_out_s_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X67Y139    udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X68Y141    udp_din_conf_block/CDCC_40to125/data_in_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X39Y150    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X39Y150    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X39Y150    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X39Y150    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X39Y150    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X39Y150    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X40Y151    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_o_clk_wiz_0
  To Clock:  clk_50_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.319ns  (required time - arrival time)
  Source:                 axi4_spi_instance/byte_transfer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/myIP_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 2.155ns (29.044%)  route 5.265ns (70.956%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 28.825 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.396     9.360    axi4_spi_instance/clk_50_o
    SLICE_X55Y157        FDRE                                         r  axi4_spi_instance/byte_transfer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_fdre_C_Q)         0.379     9.739 f  axi4_spi_instance/byte_transfer_counter_reg[6]/Q
                         net (fo=18, routed)          0.975    10.714    axi4_spi_instance/byte_transfer_counter__0[6]
    SLICE_X49Y155        LUT1 (Prop_lut1_I0_O)        0.105    10.819 r  axi4_spi_instance/myIP_i[31]_i_34/O
                         net (fo=1, routed)           0.000    10.819    axi4_spi_instance/myIP_i[31]_i_34_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.259 r  axi4_spi_instance/myIP_i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.259    axi4_spi_instance/myIP_i_reg[31]_i_9_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.357 r  axi4_spi_instance/myIP_i_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.357    axi4_spi_instance/myIP_i_reg[31]_i_28_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.455 r  axi4_spi_instance/myIP_i_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.455    axi4_spi_instance/myIP_i_reg[31]_i_42_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.553 r  axi4_spi_instance/myIP_i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.553    axi4_spi_instance/myIP_i_reg[31]_i_43_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.813 f  axi4_spi_instance/myIP_i_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.468    12.282    axi4_spi_instance/myIP_i_reg[31]_i_29_n_4
    SLICE_X48Y158        LUT4 (Prop_lut4_I1_O)        0.257    12.539 f  axi4_spi_instance/myIP_i[31]_i_44/O
                         net (fo=1, routed)           0.466    13.004    axi4_spi_instance/myIP_i[31]_i_44_n_0
    SLICE_X48Y157        LUT5 (Prop_lut5_I4_O)        0.105    13.109 f  axi4_spi_instance/myIP_i[31]_i_12/O
                         net (fo=1, routed)           0.731    13.840    axi4_spi_instance/myIP_i[31]_i_12_n_0
    SLICE_X48Y157        LUT6 (Prop_lut6_I4_O)        0.105    13.945 f  axi4_spi_instance/myIP_i[31]_i_5/O
                         net (fo=2, routed)           0.772    14.717    axi4_spi_instance/myIP_i[31]_i_5_n_0
    SLICE_X58Y156        LUT2 (Prop_lut2_I1_O)        0.105    14.822 f  axi4_spi_instance/myIP_i[23]_i_3/O
                         net (fo=18, routed)          1.416    16.238    axi4_spi_instance/myIP_i[23]_i_3_n_0
    SLICE_X71Y154        LUT5 (Prop_lut5_I0_O)        0.105    16.343 r  axi4_spi_instance/myIP_i[23]_i_1/O
                         net (fo=8, routed)           0.437    16.780    axi4_spi_instance/myIP_i[23]_i_1_n_0
    SLICE_X72Y153        FDRE                                         r  axi4_spi_instance/myIP_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.276    28.825    axi4_spi_instance/clk_50_o
    SLICE_X72Y153        FDRE                                         r  axi4_spi_instance/myIP_i_reg[20]/C
                         clock pessimism              0.481    29.306    
                         clock uncertainty           -0.071    29.235    
    SLICE_X72Y153        FDRE (Setup_fdre_C_CE)      -0.136    29.099    axi4_spi_instance/myIP_i_reg[20]
  -------------------------------------------------------------------
                         required time                         29.099    
                         arrival time                         -16.780    
  -------------------------------------------------------------------
                         slack                                 12.319    

Slack (MET) :             12.319ns  (required time - arrival time)
  Source:                 axi4_spi_instance/byte_transfer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/myIP_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 2.155ns (29.044%)  route 5.265ns (70.956%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 28.825 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.396     9.360    axi4_spi_instance/clk_50_o
    SLICE_X55Y157        FDRE                                         r  axi4_spi_instance/byte_transfer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_fdre_C_Q)         0.379     9.739 f  axi4_spi_instance/byte_transfer_counter_reg[6]/Q
                         net (fo=18, routed)          0.975    10.714    axi4_spi_instance/byte_transfer_counter__0[6]
    SLICE_X49Y155        LUT1 (Prop_lut1_I0_O)        0.105    10.819 r  axi4_spi_instance/myIP_i[31]_i_34/O
                         net (fo=1, routed)           0.000    10.819    axi4_spi_instance/myIP_i[31]_i_34_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.259 r  axi4_spi_instance/myIP_i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.259    axi4_spi_instance/myIP_i_reg[31]_i_9_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.357 r  axi4_spi_instance/myIP_i_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.357    axi4_spi_instance/myIP_i_reg[31]_i_28_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.455 r  axi4_spi_instance/myIP_i_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.455    axi4_spi_instance/myIP_i_reg[31]_i_42_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.553 r  axi4_spi_instance/myIP_i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.553    axi4_spi_instance/myIP_i_reg[31]_i_43_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.813 f  axi4_spi_instance/myIP_i_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.468    12.282    axi4_spi_instance/myIP_i_reg[31]_i_29_n_4
    SLICE_X48Y158        LUT4 (Prop_lut4_I1_O)        0.257    12.539 f  axi4_spi_instance/myIP_i[31]_i_44/O
                         net (fo=1, routed)           0.466    13.004    axi4_spi_instance/myIP_i[31]_i_44_n_0
    SLICE_X48Y157        LUT5 (Prop_lut5_I4_O)        0.105    13.109 f  axi4_spi_instance/myIP_i[31]_i_12/O
                         net (fo=1, routed)           0.731    13.840    axi4_spi_instance/myIP_i[31]_i_12_n_0
    SLICE_X48Y157        LUT6 (Prop_lut6_I4_O)        0.105    13.945 f  axi4_spi_instance/myIP_i[31]_i_5/O
                         net (fo=2, routed)           0.772    14.717    axi4_spi_instance/myIP_i[31]_i_5_n_0
    SLICE_X58Y156        LUT2 (Prop_lut2_I1_O)        0.105    14.822 f  axi4_spi_instance/myIP_i[23]_i_3/O
                         net (fo=18, routed)          1.416    16.238    axi4_spi_instance/myIP_i[23]_i_3_n_0
    SLICE_X71Y154        LUT5 (Prop_lut5_I0_O)        0.105    16.343 r  axi4_spi_instance/myIP_i[23]_i_1/O
                         net (fo=8, routed)           0.437    16.780    axi4_spi_instance/myIP_i[23]_i_1_n_0
    SLICE_X72Y153        FDRE                                         r  axi4_spi_instance/myIP_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.276    28.825    axi4_spi_instance/clk_50_o
    SLICE_X72Y153        FDRE                                         r  axi4_spi_instance/myIP_i_reg[22]/C
                         clock pessimism              0.481    29.306    
                         clock uncertainty           -0.071    29.235    
    SLICE_X72Y153        FDRE (Setup_fdre_C_CE)      -0.136    29.099    axi4_spi_instance/myIP_i_reg[22]
  -------------------------------------------------------------------
                         required time                         29.099    
                         arrival time                         -16.780    
  -------------------------------------------------------------------
                         slack                                 12.319    

Slack (MET) :             12.354ns  (required time - arrival time)
  Source:                 axi4_spi_instance/byte_transfer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/myIP_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 2.155ns (29.181%)  route 5.230ns (70.819%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 28.825 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.396     9.360    axi4_spi_instance/clk_50_o
    SLICE_X55Y157        FDRE                                         r  axi4_spi_instance/byte_transfer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_fdre_C_Q)         0.379     9.739 f  axi4_spi_instance/byte_transfer_counter_reg[6]/Q
                         net (fo=18, routed)          0.975    10.714    axi4_spi_instance/byte_transfer_counter__0[6]
    SLICE_X49Y155        LUT1 (Prop_lut1_I0_O)        0.105    10.819 r  axi4_spi_instance/myIP_i[31]_i_34/O
                         net (fo=1, routed)           0.000    10.819    axi4_spi_instance/myIP_i[31]_i_34_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.259 r  axi4_spi_instance/myIP_i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.259    axi4_spi_instance/myIP_i_reg[31]_i_9_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.357 r  axi4_spi_instance/myIP_i_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.357    axi4_spi_instance/myIP_i_reg[31]_i_28_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.455 r  axi4_spi_instance/myIP_i_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.455    axi4_spi_instance/myIP_i_reg[31]_i_42_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.553 r  axi4_spi_instance/myIP_i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.553    axi4_spi_instance/myIP_i_reg[31]_i_43_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.813 f  axi4_spi_instance/myIP_i_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.468    12.282    axi4_spi_instance/myIP_i_reg[31]_i_29_n_4
    SLICE_X48Y158        LUT4 (Prop_lut4_I1_O)        0.257    12.539 f  axi4_spi_instance/myIP_i[31]_i_44/O
                         net (fo=1, routed)           0.466    13.004    axi4_spi_instance/myIP_i[31]_i_44_n_0
    SLICE_X48Y157        LUT5 (Prop_lut5_I4_O)        0.105    13.109 f  axi4_spi_instance/myIP_i[31]_i_12/O
                         net (fo=1, routed)           0.731    13.840    axi4_spi_instance/myIP_i[31]_i_12_n_0
    SLICE_X48Y157        LUT6 (Prop_lut6_I4_O)        0.105    13.945 f  axi4_spi_instance/myIP_i[31]_i_5/O
                         net (fo=2, routed)           0.772    14.717    axi4_spi_instance/myIP_i[31]_i_5_n_0
    SLICE_X58Y156        LUT2 (Prop_lut2_I1_O)        0.105    14.822 f  axi4_spi_instance/myIP_i[23]_i_3/O
                         net (fo=18, routed)          1.416    16.238    axi4_spi_instance/myIP_i[23]_i_3_n_0
    SLICE_X71Y154        LUT5 (Prop_lut5_I0_O)        0.105    16.343 r  axi4_spi_instance/myIP_i[23]_i_1/O
                         net (fo=8, routed)           0.402    16.745    axi4_spi_instance/myIP_i[23]_i_1_n_0
    SLICE_X72Y152        FDRE                                         r  axi4_spi_instance/myIP_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.276    28.825    axi4_spi_instance/clk_50_o
    SLICE_X72Y152        FDRE                                         r  axi4_spi_instance/myIP_i_reg[16]/C
                         clock pessimism              0.481    29.306    
                         clock uncertainty           -0.071    29.235    
    SLICE_X72Y152        FDRE (Setup_fdre_C_CE)      -0.136    29.099    axi4_spi_instance/myIP_i_reg[16]
  -------------------------------------------------------------------
                         required time                         29.099    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                 12.354    

Slack (MET) :             12.354ns  (required time - arrival time)
  Source:                 axi4_spi_instance/byte_transfer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/myIP_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 2.155ns (29.181%)  route 5.230ns (70.819%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 28.825 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.396     9.360    axi4_spi_instance/clk_50_o
    SLICE_X55Y157        FDRE                                         r  axi4_spi_instance/byte_transfer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_fdre_C_Q)         0.379     9.739 f  axi4_spi_instance/byte_transfer_counter_reg[6]/Q
                         net (fo=18, routed)          0.975    10.714    axi4_spi_instance/byte_transfer_counter__0[6]
    SLICE_X49Y155        LUT1 (Prop_lut1_I0_O)        0.105    10.819 r  axi4_spi_instance/myIP_i[31]_i_34/O
                         net (fo=1, routed)           0.000    10.819    axi4_spi_instance/myIP_i[31]_i_34_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.259 r  axi4_spi_instance/myIP_i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.259    axi4_spi_instance/myIP_i_reg[31]_i_9_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.357 r  axi4_spi_instance/myIP_i_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.357    axi4_spi_instance/myIP_i_reg[31]_i_28_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.455 r  axi4_spi_instance/myIP_i_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.455    axi4_spi_instance/myIP_i_reg[31]_i_42_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.553 r  axi4_spi_instance/myIP_i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.553    axi4_spi_instance/myIP_i_reg[31]_i_43_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.813 f  axi4_spi_instance/myIP_i_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.468    12.282    axi4_spi_instance/myIP_i_reg[31]_i_29_n_4
    SLICE_X48Y158        LUT4 (Prop_lut4_I1_O)        0.257    12.539 f  axi4_spi_instance/myIP_i[31]_i_44/O
                         net (fo=1, routed)           0.466    13.004    axi4_spi_instance/myIP_i[31]_i_44_n_0
    SLICE_X48Y157        LUT5 (Prop_lut5_I4_O)        0.105    13.109 f  axi4_spi_instance/myIP_i[31]_i_12/O
                         net (fo=1, routed)           0.731    13.840    axi4_spi_instance/myIP_i[31]_i_12_n_0
    SLICE_X48Y157        LUT6 (Prop_lut6_I4_O)        0.105    13.945 f  axi4_spi_instance/myIP_i[31]_i_5/O
                         net (fo=2, routed)           0.772    14.717    axi4_spi_instance/myIP_i[31]_i_5_n_0
    SLICE_X58Y156        LUT2 (Prop_lut2_I1_O)        0.105    14.822 f  axi4_spi_instance/myIP_i[23]_i_3/O
                         net (fo=18, routed)          1.416    16.238    axi4_spi_instance/myIP_i[23]_i_3_n_0
    SLICE_X71Y154        LUT5 (Prop_lut5_I0_O)        0.105    16.343 r  axi4_spi_instance/myIP_i[23]_i_1/O
                         net (fo=8, routed)           0.402    16.745    axi4_spi_instance/myIP_i[23]_i_1_n_0
    SLICE_X72Y152        FDRE                                         r  axi4_spi_instance/myIP_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.276    28.825    axi4_spi_instance/clk_50_o
    SLICE_X72Y152        FDRE                                         r  axi4_spi_instance/myIP_i_reg[17]/C
                         clock pessimism              0.481    29.306    
                         clock uncertainty           -0.071    29.235    
    SLICE_X72Y152        FDRE (Setup_fdre_C_CE)      -0.136    29.099    axi4_spi_instance/myIP_i_reg[17]
  -------------------------------------------------------------------
                         required time                         29.099    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                 12.354    

Slack (MET) :             12.430ns  (required time - arrival time)
  Source:                 axi4_spi_instance/byte_transfer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/myIP_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 2.155ns (29.613%)  route 5.122ns (70.387%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 28.825 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.396     9.360    axi4_spi_instance/clk_50_o
    SLICE_X55Y157        FDRE                                         r  axi4_spi_instance/byte_transfer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_fdre_C_Q)         0.379     9.739 f  axi4_spi_instance/byte_transfer_counter_reg[6]/Q
                         net (fo=18, routed)          0.975    10.714    axi4_spi_instance/byte_transfer_counter__0[6]
    SLICE_X49Y155        LUT1 (Prop_lut1_I0_O)        0.105    10.819 r  axi4_spi_instance/myIP_i[31]_i_34/O
                         net (fo=1, routed)           0.000    10.819    axi4_spi_instance/myIP_i[31]_i_34_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.259 r  axi4_spi_instance/myIP_i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.259    axi4_spi_instance/myIP_i_reg[31]_i_9_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.357 r  axi4_spi_instance/myIP_i_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.357    axi4_spi_instance/myIP_i_reg[31]_i_28_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.455 r  axi4_spi_instance/myIP_i_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.455    axi4_spi_instance/myIP_i_reg[31]_i_42_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.553 r  axi4_spi_instance/myIP_i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.553    axi4_spi_instance/myIP_i_reg[31]_i_43_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.813 f  axi4_spi_instance/myIP_i_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.468    12.282    axi4_spi_instance/myIP_i_reg[31]_i_29_n_4
    SLICE_X48Y158        LUT4 (Prop_lut4_I1_O)        0.257    12.539 f  axi4_spi_instance/myIP_i[31]_i_44/O
                         net (fo=1, routed)           0.466    13.004    axi4_spi_instance/myIP_i[31]_i_44_n_0
    SLICE_X48Y157        LUT5 (Prop_lut5_I4_O)        0.105    13.109 f  axi4_spi_instance/myIP_i[31]_i_12/O
                         net (fo=1, routed)           0.731    13.840    axi4_spi_instance/myIP_i[31]_i_12_n_0
    SLICE_X48Y157        LUT6 (Prop_lut6_I4_O)        0.105    13.945 f  axi4_spi_instance/myIP_i[31]_i_5/O
                         net (fo=2, routed)           0.772    14.717    axi4_spi_instance/myIP_i[31]_i_5_n_0
    SLICE_X58Y156        LUT2 (Prop_lut2_I1_O)        0.105    14.822 f  axi4_spi_instance/myIP_i[23]_i_3/O
                         net (fo=18, routed)          1.416    16.238    axi4_spi_instance/myIP_i[23]_i_3_n_0
    SLICE_X71Y154        LUT5 (Prop_lut5_I0_O)        0.105    16.343 r  axi4_spi_instance/myIP_i[23]_i_1/O
                         net (fo=8, routed)           0.294    16.637    axi4_spi_instance/myIP_i[23]_i_1_n_0
    SLICE_X73Y153        FDRE                                         r  axi4_spi_instance/myIP_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.276    28.825    axi4_spi_instance/clk_50_o
    SLICE_X73Y153        FDRE                                         r  axi4_spi_instance/myIP_i_reg[19]/C
                         clock pessimism              0.481    29.306    
                         clock uncertainty           -0.071    29.235    
    SLICE_X73Y153        FDRE (Setup_fdre_C_CE)      -0.168    29.067    axi4_spi_instance/myIP_i_reg[19]
  -------------------------------------------------------------------
                         required time                         29.067    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 12.430    

Slack (MET) :             12.430ns  (required time - arrival time)
  Source:                 axi4_spi_instance/byte_transfer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/myIP_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 2.155ns (29.613%)  route 5.122ns (70.387%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 28.825 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.396     9.360    axi4_spi_instance/clk_50_o
    SLICE_X55Y157        FDRE                                         r  axi4_spi_instance/byte_transfer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_fdre_C_Q)         0.379     9.739 f  axi4_spi_instance/byte_transfer_counter_reg[6]/Q
                         net (fo=18, routed)          0.975    10.714    axi4_spi_instance/byte_transfer_counter__0[6]
    SLICE_X49Y155        LUT1 (Prop_lut1_I0_O)        0.105    10.819 r  axi4_spi_instance/myIP_i[31]_i_34/O
                         net (fo=1, routed)           0.000    10.819    axi4_spi_instance/myIP_i[31]_i_34_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.259 r  axi4_spi_instance/myIP_i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.259    axi4_spi_instance/myIP_i_reg[31]_i_9_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.357 r  axi4_spi_instance/myIP_i_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.357    axi4_spi_instance/myIP_i_reg[31]_i_28_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.455 r  axi4_spi_instance/myIP_i_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.455    axi4_spi_instance/myIP_i_reg[31]_i_42_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.553 r  axi4_spi_instance/myIP_i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.553    axi4_spi_instance/myIP_i_reg[31]_i_43_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.813 f  axi4_spi_instance/myIP_i_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.468    12.282    axi4_spi_instance/myIP_i_reg[31]_i_29_n_4
    SLICE_X48Y158        LUT4 (Prop_lut4_I1_O)        0.257    12.539 f  axi4_spi_instance/myIP_i[31]_i_44/O
                         net (fo=1, routed)           0.466    13.004    axi4_spi_instance/myIP_i[31]_i_44_n_0
    SLICE_X48Y157        LUT5 (Prop_lut5_I4_O)        0.105    13.109 f  axi4_spi_instance/myIP_i[31]_i_12/O
                         net (fo=1, routed)           0.731    13.840    axi4_spi_instance/myIP_i[31]_i_12_n_0
    SLICE_X48Y157        LUT6 (Prop_lut6_I4_O)        0.105    13.945 f  axi4_spi_instance/myIP_i[31]_i_5/O
                         net (fo=2, routed)           0.772    14.717    axi4_spi_instance/myIP_i[31]_i_5_n_0
    SLICE_X58Y156        LUT2 (Prop_lut2_I1_O)        0.105    14.822 f  axi4_spi_instance/myIP_i[23]_i_3/O
                         net (fo=18, routed)          1.416    16.238    axi4_spi_instance/myIP_i[23]_i_3_n_0
    SLICE_X71Y154        LUT5 (Prop_lut5_I0_O)        0.105    16.343 r  axi4_spi_instance/myIP_i[23]_i_1/O
                         net (fo=8, routed)           0.294    16.637    axi4_spi_instance/myIP_i[23]_i_1_n_0
    SLICE_X73Y153        FDRE                                         r  axi4_spi_instance/myIP_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.276    28.825    axi4_spi_instance/clk_50_o
    SLICE_X73Y153        FDRE                                         r  axi4_spi_instance/myIP_i_reg[23]/C
                         clock pessimism              0.481    29.306    
                         clock uncertainty           -0.071    29.235    
    SLICE_X73Y153        FDRE (Setup_fdre_C_CE)      -0.168    29.067    axi4_spi_instance/myIP_i_reg[23]
  -------------------------------------------------------------------
                         required time                         29.067    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 12.430    

Slack (MET) :             12.470ns  (required time - arrival time)
  Source:                 axi4_spi_instance/byte_transfer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/myIP_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 2.155ns (29.646%)  route 5.114ns (70.354%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 28.825 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.396     9.360    axi4_spi_instance/clk_50_o
    SLICE_X55Y157        FDRE                                         r  axi4_spi_instance/byte_transfer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_fdre_C_Q)         0.379     9.739 f  axi4_spi_instance/byte_transfer_counter_reg[6]/Q
                         net (fo=18, routed)          0.975    10.714    axi4_spi_instance/byte_transfer_counter__0[6]
    SLICE_X49Y155        LUT1 (Prop_lut1_I0_O)        0.105    10.819 r  axi4_spi_instance/myIP_i[31]_i_34/O
                         net (fo=1, routed)           0.000    10.819    axi4_spi_instance/myIP_i[31]_i_34_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.259 r  axi4_spi_instance/myIP_i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.259    axi4_spi_instance/myIP_i_reg[31]_i_9_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.357 r  axi4_spi_instance/myIP_i_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.357    axi4_spi_instance/myIP_i_reg[31]_i_28_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.455 r  axi4_spi_instance/myIP_i_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.455    axi4_spi_instance/myIP_i_reg[31]_i_42_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.553 r  axi4_spi_instance/myIP_i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.553    axi4_spi_instance/myIP_i_reg[31]_i_43_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.813 f  axi4_spi_instance/myIP_i_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.468    12.282    axi4_spi_instance/myIP_i_reg[31]_i_29_n_4
    SLICE_X48Y158        LUT4 (Prop_lut4_I1_O)        0.257    12.539 f  axi4_spi_instance/myIP_i[31]_i_44/O
                         net (fo=1, routed)           0.466    13.004    axi4_spi_instance/myIP_i[31]_i_44_n_0
    SLICE_X48Y157        LUT5 (Prop_lut5_I4_O)        0.105    13.109 f  axi4_spi_instance/myIP_i[31]_i_12/O
                         net (fo=1, routed)           0.731    13.840    axi4_spi_instance/myIP_i[31]_i_12_n_0
    SLICE_X48Y157        LUT6 (Prop_lut6_I4_O)        0.105    13.945 f  axi4_spi_instance/myIP_i[31]_i_5/O
                         net (fo=2, routed)           0.772    14.717    axi4_spi_instance/myIP_i[31]_i_5_n_0
    SLICE_X58Y156        LUT2 (Prop_lut2_I1_O)        0.105    14.822 f  axi4_spi_instance/myIP_i[23]_i_3/O
                         net (fo=18, routed)          1.416    16.238    axi4_spi_instance/myIP_i[23]_i_3_n_0
    SLICE_X71Y154        LUT5 (Prop_lut5_I0_O)        0.105    16.343 r  axi4_spi_instance/myIP_i[23]_i_1/O
                         net (fo=8, routed)           0.286    16.629    axi4_spi_instance/myIP_i[23]_i_1_n_0
    SLICE_X70Y152        FDRE                                         r  axi4_spi_instance/myIP_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.276    28.825    axi4_spi_instance/clk_50_o
    SLICE_X70Y152        FDRE                                         r  axi4_spi_instance/myIP_i_reg[18]/C
                         clock pessimism              0.481    29.306    
                         clock uncertainty           -0.071    29.235    
    SLICE_X70Y152        FDRE (Setup_fdre_C_CE)      -0.136    29.099    axi4_spi_instance/myIP_i_reg[18]
  -------------------------------------------------------------------
                         required time                         29.099    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                 12.470    

Slack (MET) :             12.470ns  (required time - arrival time)
  Source:                 axi4_spi_instance/byte_transfer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/myIP_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 2.155ns (29.646%)  route 5.114ns (70.354%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 28.825 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.396     9.360    axi4_spi_instance/clk_50_o
    SLICE_X55Y157        FDRE                                         r  axi4_spi_instance/byte_transfer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_fdre_C_Q)         0.379     9.739 f  axi4_spi_instance/byte_transfer_counter_reg[6]/Q
                         net (fo=18, routed)          0.975    10.714    axi4_spi_instance/byte_transfer_counter__0[6]
    SLICE_X49Y155        LUT1 (Prop_lut1_I0_O)        0.105    10.819 r  axi4_spi_instance/myIP_i[31]_i_34/O
                         net (fo=1, routed)           0.000    10.819    axi4_spi_instance/myIP_i[31]_i_34_n_0
    SLICE_X49Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.259 r  axi4_spi_instance/myIP_i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.259    axi4_spi_instance/myIP_i_reg[31]_i_9_n_0
    SLICE_X49Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.357 r  axi4_spi_instance/myIP_i_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.357    axi4_spi_instance/myIP_i_reg[31]_i_28_n_0
    SLICE_X49Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.455 r  axi4_spi_instance/myIP_i_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.455    axi4_spi_instance/myIP_i_reg[31]_i_42_n_0
    SLICE_X49Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.553 r  axi4_spi_instance/myIP_i_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.553    axi4_spi_instance/myIP_i_reg[31]_i_43_n_0
    SLICE_X49Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.813 f  axi4_spi_instance/myIP_i_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.468    12.282    axi4_spi_instance/myIP_i_reg[31]_i_29_n_4
    SLICE_X48Y158        LUT4 (Prop_lut4_I1_O)        0.257    12.539 f  axi4_spi_instance/myIP_i[31]_i_44/O
                         net (fo=1, routed)           0.466    13.004    axi4_spi_instance/myIP_i[31]_i_44_n_0
    SLICE_X48Y157        LUT5 (Prop_lut5_I4_O)        0.105    13.109 f  axi4_spi_instance/myIP_i[31]_i_12/O
                         net (fo=1, routed)           0.731    13.840    axi4_spi_instance/myIP_i[31]_i_12_n_0
    SLICE_X48Y157        LUT6 (Prop_lut6_I4_O)        0.105    13.945 f  axi4_spi_instance/myIP_i[31]_i_5/O
                         net (fo=2, routed)           0.772    14.717    axi4_spi_instance/myIP_i[31]_i_5_n_0
    SLICE_X58Y156        LUT2 (Prop_lut2_I1_O)        0.105    14.822 f  axi4_spi_instance/myIP_i[23]_i_3/O
                         net (fo=18, routed)          1.416    16.238    axi4_spi_instance/myIP_i[23]_i_3_n_0
    SLICE_X71Y154        LUT5 (Prop_lut5_I0_O)        0.105    16.343 r  axi4_spi_instance/myIP_i[23]_i_1/O
                         net (fo=8, routed)           0.286    16.629    axi4_spi_instance/myIP_i[23]_i_1_n_0
    SLICE_X70Y152        FDRE                                         r  axi4_spi_instance/myIP_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.276    28.825    axi4_spi_instance/clk_50_o
    SLICE_X70Y152        FDRE                                         r  axi4_spi_instance/myIP_i_reg[21]/C
                         clock pessimism              0.481    29.306    
                         clock uncertainty           -0.071    29.235    
    SLICE_X70Y152        FDRE (Setup_fdre_C_CE)      -0.136    29.099    axi4_spi_instance/myIP_i_reg[21]
  -------------------------------------------------------------------
                         required time                         29.099    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                 12.470    

Slack (MET) :             12.478ns  (required time - arrival time)
  Source:                 axi4_spi_instance/set_ip_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/cmdaddrdata_set_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.863ns (25.334%)  route 5.491ns (74.666%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 28.920 - 20.000 ) 
    Source Clock Delay      (SCD):    9.362ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.398     9.362    axi4_spi_instance/clk_50_o
    SLICE_X50Y153        FDRE                                         r  axi4_spi_instance/set_ip_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y153        FDRE (Prop_fdre_C_Q)         0.348     9.710 f  axi4_spi_instance/set_ip_counter_reg[17]/Q
                         net (fo=8, routed)           1.286    10.996    axi4_spi_instance/set_ip_counter_reg_n_0_[17]
    SLICE_X46Y150        LUT3 (Prop_lut3_I1_O)        0.239    11.235 r  axi4_spi_instance/page_prog_counter[31]_i_36/O
                         net (fo=1, routed)           0.000    11.235    axi4_spi_instance/page_prog_counter[31]_i_36_n_0
    SLICE_X46Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.679 r  axi4_spi_instance/page_prog_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.679    axi4_spi_instance/page_prog_counter_reg[31]_i_27_n_0
    SLICE_X46Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.870 r  axi4_spi_instance/page_prog_counter_reg[31]_i_17/CO[2]
                         net (fo=4, routed)           1.200    13.070    axi4_spi_instance/cmdaddrdata_set1
    SLICE_X46Y157        LUT3 (Prop_lut3_I2_O)        0.272    13.342 f  axi4_spi_instance/write_spi_state[1]_i_5/O
                         net (fo=4, routed)           0.392    13.734    axi4_spi_instance/write_spi_state[1]_i_5_n_0
    SLICE_X46Y157        LUT6 (Prop_lut6_I5_O)        0.264    13.998 r  axi4_spi_instance/cmdaddrdata_set[77]_i_3/O
                         net (fo=4, routed)           0.492    14.490    axi4_spi_instance/cmdaddrdata_set[77]_i_3_n_0
    SLICE_X43Y157        LUT6 (Prop_lut6_I0_O)        0.105    14.595 r  axi4_spi_instance/cmdaddrdata_set[77]_i_1/O
                         net (fo=61, routed)          2.120    16.716    axi4_spi_instance/byte_count_set
    SLICE_X22Y162        FDRE                                         r  axi4_spi_instance/cmdaddrdata_set_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.371    28.920    axi4_spi_instance/clk_50_o
    SLICE_X22Y162        FDRE                                         r  axi4_spi_instance/cmdaddrdata_set_reg[10]/C
                         clock pessimism              0.481    29.401    
                         clock uncertainty           -0.071    29.330    
    SLICE_X22Y162        FDRE (Setup_fdre_C_CE)      -0.136    29.194    axi4_spi_instance/cmdaddrdata_set_reg[10]
  -------------------------------------------------------------------
                         required time                         29.194    
                         arrival time                         -16.716    
  -------------------------------------------------------------------
                         slack                                 12.478    

Slack (MET) :             12.478ns  (required time - arrival time)
  Source:                 axi4_spi_instance/set_ip_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/cmdaddrdata_set_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.863ns (25.334%)  route 5.491ns (74.666%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 28.920 - 20.000 ) 
    Source Clock Delay      (SCD):    9.362ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.398     9.362    axi4_spi_instance/clk_50_o
    SLICE_X50Y153        FDRE                                         r  axi4_spi_instance/set_ip_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y153        FDRE (Prop_fdre_C_Q)         0.348     9.710 f  axi4_spi_instance/set_ip_counter_reg[17]/Q
                         net (fo=8, routed)           1.286    10.996    axi4_spi_instance/set_ip_counter_reg_n_0_[17]
    SLICE_X46Y150        LUT3 (Prop_lut3_I1_O)        0.239    11.235 r  axi4_spi_instance/page_prog_counter[31]_i_36/O
                         net (fo=1, routed)           0.000    11.235    axi4_spi_instance/page_prog_counter[31]_i_36_n_0
    SLICE_X46Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.679 r  axi4_spi_instance/page_prog_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.679    axi4_spi_instance/page_prog_counter_reg[31]_i_27_n_0
    SLICE_X46Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.870 r  axi4_spi_instance/page_prog_counter_reg[31]_i_17/CO[2]
                         net (fo=4, routed)           1.200    13.070    axi4_spi_instance/cmdaddrdata_set1
    SLICE_X46Y157        LUT3 (Prop_lut3_I2_O)        0.272    13.342 f  axi4_spi_instance/write_spi_state[1]_i_5/O
                         net (fo=4, routed)           0.392    13.734    axi4_spi_instance/write_spi_state[1]_i_5_n_0
    SLICE_X46Y157        LUT6 (Prop_lut6_I5_O)        0.264    13.998 r  axi4_spi_instance/cmdaddrdata_set[77]_i_3/O
                         net (fo=4, routed)           0.492    14.490    axi4_spi_instance/cmdaddrdata_set[77]_i_3_n_0
    SLICE_X43Y157        LUT6 (Prop_lut6_I0_O)        0.105    14.595 r  axi4_spi_instance/cmdaddrdata_set[77]_i_1/O
                         net (fo=61, routed)          2.120    16.716    axi4_spi_instance/byte_count_set
    SLICE_X22Y162        FDRE                                         r  axi4_spi_instance/cmdaddrdata_set_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.371    28.920    axi4_spi_instance/clk_50_o
    SLICE_X22Y162        FDRE                                         r  axi4_spi_instance/cmdaddrdata_set_reg[11]/C
                         clock pessimism              0.481    29.401    
                         clock uncertainty           -0.071    29.330    
    SLICE_X22Y162        FDRE (Setup_fdre_C_CE)      -0.136    29.194    axi4_spi_instance/cmdaddrdata_set_reg[11]
  -------------------------------------------------------------------
                         required time                         29.194    
                         arrival time                         -16.716    
  -------------------------------------------------------------------
                         slack                                 12.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 axi4_spi_instance/check_ip_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/check_ip_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.311ns (71.171%)  route 0.126ns (28.829%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.584     3.789    axi4_spi_instance/clk_50_o
    SLICE_X56Y150        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y150        FDRE (Prop_fdre_C_Q)         0.164     3.953 r  axi4_spi_instance/check_ip_counter_reg[0]/Q
                         net (fo=3, routed)           0.126     4.079    axi4_spi_instance/check_ip_counter_reg_n_0_[0]
    SLICE_X54Y149        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     4.226 r  axi4_spi_instance/check_ip_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.226    axi4_spi_instance/check_ip_counter0[1]
    SLICE_X54Y149        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.857     4.550    axi4_spi_instance/clk_50_o
    SLICE_X54Y149        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[1]/C
                         clock pessimism             -0.489     4.062    
    SLICE_X54Y149        FDRE (Hold_fdre_C_D)         0.105     4.167    axi4_spi_instance/check_ip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.581ns
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.616     3.821    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X37Y143        FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y143        FDRE (Prop_fdre_C_Q)         0.141     3.962 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/Q
                         net (fo=1, routed)           0.115     4.076    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DIA0
    SLICE_X40Y143        RAMD32                                       r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.888     4.581    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X40Y143        RAMD32                                       r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.723     3.859    
    SLICE_X40Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     4.006    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.576ns
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.612     3.817    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X37Y136        FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.141     3.958 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/Q
                         net (fo=2, routed)           0.066     4.023    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg_n_0_[0]
    SLICE_X36Y136        SRL16E                                       r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.883     4.576    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X36Y136        SRL16E                                       r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/CLK
                         clock pessimism             -0.747     3.830    
    SLICE_X36Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.947    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 axi4_spi_instance/check_ip_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/check_ip_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.331ns (72.433%)  route 0.126ns (27.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.584     3.789    axi4_spi_instance/clk_50_o
    SLICE_X56Y150        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y150        FDRE (Prop_fdre_C_Q)         0.164     3.953 r  axi4_spi_instance/check_ip_counter_reg[0]/Q
                         net (fo=3, routed)           0.126     4.079    axi4_spi_instance/check_ip_counter_reg_n_0_[0]
    SLICE_X54Y149        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     4.246 r  axi4_spi_instance/check_ip_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.246    axi4_spi_instance/check_ip_counter0[3]
    SLICE_X54Y149        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.857     4.550    axi4_spi_instance/clk_50_o
    SLICE_X54Y149        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[3]/C
                         clock pessimism             -0.489     4.062    
    SLICE_X54Y149        FDRE (Hold_fdre_C_D)         0.105     4.167    axi4_spi_instance/check_ip_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.979%)  route 0.102ns (42.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.581ns
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.616     3.821    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X38Y144        FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y144        FDRE (Prop_fdre_C_Q)         0.141     3.962 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/Q
                         net (fo=1, routed)           0.102     4.064    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X40Y144        RAMD32                                       r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.888     4.581    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X40Y144        RAMD32                                       r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.745     3.837    
    SLICE_X40Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     3.981    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.981    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 axi4_spi_instance/check_ip_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/check_ip_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.339ns (72.907%)  route 0.126ns (27.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.584     3.789    axi4_spi_instance/clk_50_o
    SLICE_X56Y150        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y150        FDRE (Prop_fdre_C_Q)         0.164     3.953 r  axi4_spi_instance/check_ip_counter_reg[0]/Q
                         net (fo=3, routed)           0.126     4.079    axi4_spi_instance/check_ip_counter_reg_n_0_[0]
    SLICE_X54Y149        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     4.254 r  axi4_spi_instance/check_ip_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.254    axi4_spi_instance/check_ip_counter0[2]
    SLICE_X54Y149        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.857     4.550    axi4_spi_instance/clk_50_o
    SLICE_X54Y149        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[2]/C
                         clock pessimism             -0.489     4.062    
    SLICE_X54Y149        FDRE (Hold_fdre_C_D)         0.105     4.167    axi4_spi_instance/check_ip_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           4.254    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_out_s_int_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/cmdaddrdata_set_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.210%)  route 0.301ns (61.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.587ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.625     3.830    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X23Y149        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_out_s_int_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y149        FDRE (Prop_fdre_C_Q)         0.141     3.971 r  axi4_spi_instance/CDCC_125to50/data_out_s_int_reg[101]/Q
                         net (fo=1, routed)           0.301     4.271    axi4_spi_instance/CDCC_125to50/data_out_s_int_reg_n_0_[101]
    SLICE_X22Y154        LUT6 (Prop_lut6_I3_O)        0.045     4.316 r  axi4_spi_instance/CDCC_125to50/cmdaddrdata_set[29]_i_1/O
                         net (fo=1, routed)           0.000     4.316    axi4_spi_instance/CDCC_125to50_n_5
    SLICE_X22Y154        FDRE                                         r  axi4_spi_instance/cmdaddrdata_set_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.893     4.587    axi4_spi_instance/clk_50_o
    SLICE_X22Y154        FDRE                                         r  axi4_spi_instance/cmdaddrdata_set_reg[29]/C
                         clock pessimism             -0.489     4.099    
    SLICE_X22Y154        FDRE (Hold_fdre_C_D)         0.121     4.220    axi4_spi_instance/cmdaddrdata_set_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.220    
                         arrival time                           4.316    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 axi4_spi_instance/check_ip_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/check_ip_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.353ns (73.699%)  route 0.126ns (26.301%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.584     3.789    axi4_spi_instance/clk_50_o
    SLICE_X56Y150        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y150        FDRE (Prop_fdre_C_Q)         0.164     3.953 r  axi4_spi_instance/check_ip_counter_reg[0]/Q
                         net (fo=3, routed)           0.126     4.079    axi4_spi_instance/check_ip_counter_reg_n_0_[0]
    SLICE_X54Y149        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     4.268 r  axi4_spi_instance/check_ip_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.268    axi4_spi_instance/check_ip_counter0[4]
    SLICE_X54Y149        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.857     4.550    axi4_spi_instance/clk_50_o
    SLICE_X54Y149        FDRE                                         r  axi4_spi_instance/check_ip_counter_reg[4]/C
                         clock pessimism             -0.489     4.062    
    SLICE_X54Y149        FDRE (Hold_fdre_C_D)         0.105     4.167    axi4_spi_instance/check_ip_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           4.268    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.982%)  route 0.102ns (42.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.581ns
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.616     3.821    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X38Y144        FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y144        FDRE (Prop_fdre_C_Q)         0.141     3.962 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/Q
                         net (fo=1, routed)           0.102     4.064    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X40Y144        RAMD32                                       r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.888     4.581    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X40Y144        RAMD32                                       r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.745     3.837    
    SLICE_X40Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     3.961    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.961    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.222%)  route 0.101ns (41.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.581ns
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.616     3.821    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X38Y145        FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDRE (Prop_fdre_C_Q)         0.141     3.962 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/Q
                         net (fo=1, routed)           0.101     4.063    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X40Y144        RAMD32                                       r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.888     4.581    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X40Y144        RAMD32                                       r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.745     3.837    
    SLICE_X40Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     3.957    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_o_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_user_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0    clk_user_inst/inst/clkout4_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y147    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y164    axi4_spi_instance/destIP_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y165    axi4_spi_instance/destIP_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y168    axi4_spi_instance/destIP_i_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y168    axi4_spi_instance/destIP_i_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y165    axi4_spi_instance/destIP_i_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y165    axi4_spi_instance/destIP_i_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y165    axi4_spi_instance/destIP_i_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y143    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y143    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y143    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y143    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_user_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         2.500       0.908      BUFGCTRL_X0Y10   clk_user_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       2.500       97.500     MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y1  clk_user_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_low_jitter
  To Clock:  clkfbout_clk_wiz_low_jitter

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_low_jitter
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       2.500       97.500     MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_200_to_400
  To Clock:  clkfbout_clk_wiz_200_to_400

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_200_to_400
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200_to_400_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  To Clock:  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        7.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 0.924ns (10.303%)  route 8.044ns (89.697%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 18.741 - 16.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.385     2.740    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X66Y199        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y199        FDRE (Prop_fdre_C_Q)         0.433     3.173 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_reg/Q
                         net (fo=1, routed)           1.408     4.581    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg
    SLICE_X51Y211        LUT6 (Prop_lut6_I0_O)        0.105     4.686 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_i_7/O
                         net (fo=1, routed)           3.290     7.976    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_i_7_n_0
    SLICE_X114Y210       LUT5 (Prop_lut5_I0_O)        0.119     8.095 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_i_4/O
                         net (fo=2, routed)           3.346    11.441    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_i_4_n_0
    SLICE_X51Y211        LUT6 (Prop_lut6_I2_O)        0.267    11.708 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_i_1/O
                         net (fo=1, routed)           0.000    11.708    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_i_1_n_0
    SLICE_X51Y211        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.448    18.741    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X51Y211        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_reg/C
                         clock pessimism              0.068    18.809    
                         clock uncertainty           -0.035    18.773    
    SLICE_X51Y211        FDRE (Setup_fdre_C_D)        0.030    18.803    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_reg
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/remove_idle_reg/D
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 0.924ns (10.431%)  route 7.934ns (89.569%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 18.742 - 16.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.385     2.740    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X66Y199        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y199        FDRE (Prop_fdre_C_Q)         0.433     3.173 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_reg/Q
                         net (fo=1, routed)           1.408     4.581    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg
    SLICE_X51Y211        LUT6 (Prop_lut6_I0_O)        0.105     4.686 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_i_7/O
                         net (fo=1, routed)           3.290     7.976    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_i_7_n_0
    SLICE_X114Y210       LUT5 (Prop_lut5_I0_O)        0.119     8.095 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_i_4/O
                         net (fo=2, routed)           3.237    11.331    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable_i_4_n_0
    SLICE_X51Y210        LUT6 (Prop_lut6_I1_O)        0.267    11.598 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/remove_idle_i_1/O
                         net (fo=1, routed)           0.000    11.598    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/remove_idle_i_1_n_0
    SLICE_X51Y210        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/remove_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.449    18.742    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X51Y210        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/remove_idle_reg/C
                         clock pessimism              0.068    18.810    
                         clock uncertainty           -0.035    18.774    
    SLICE_X51Y210        FDRE (Setup_fdre_C_D)        0.030    18.804    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/remove_idle_reg
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 0.589ns (9.260%)  route 5.772ns (90.740%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 18.569 - 16.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.566     2.921    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X51Y209        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y209        FDRE (Prop_fdre_C_Q)         0.379     3.300 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[3]/Q
                         net (fo=4, routed)           3.413     6.713    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data[3]
    SLICE_X114Y210       LUT6 (Prop_lut6_I1_O)        0.105     6.818 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_i_2/O
                         net (fo=2, routed)           0.329     7.147    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_i_2_n_0
    SLICE_X114Y210       LUT4 (Prop_lut4_I0_O)        0.105     7.252 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_i_1/O
                         net (fo=1, routed)           2.029     9.281    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/p_17_in
    SLICE_X66Y199        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.276    18.569    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X66Y199        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_reg/C
                         clock pessimism              0.068    18.637    
                         clock uncertainty           -0.035    18.601    
    SLICE_X66Y199        FDRE (Setup_fdre_C_D)       -0.015    18.586    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg_reg
  -------------------------------------------------------------------
                         required time                         18.586    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.893ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.590ns (10.476%)  route 5.042ns (89.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 18.758 - 16.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.567     2.922    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X47Y207        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDPE (Prop_fdpe_C_Q)         0.348     3.270 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.007     4.277    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X49Y213        LUT2 (Prop_lut2_I0_O)        0.242     4.519 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          4.035     8.554    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_sync6_0[0]
    SLICE_X114Y213       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.465    18.758    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X114Y213       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[19]/C
                         clock pessimism              0.076    18.834    
                         clock uncertainty           -0.035    18.798    
    SLICE_X114Y213       FDRE (Setup_fdre_C_R)       -0.352    18.446    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         18.446    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  9.893    

Slack (MET) :             10.113ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.590ns (10.900%)  route 4.823ns (89.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 18.759 - 16.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.567     2.922    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X47Y207        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDPE (Prop_fdpe_C_Q)         0.348     3.270 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.007     4.277    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X49Y213        LUT2 (Prop_lut2_I0_O)        0.242     4.519 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          3.815     8.334    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_sync6_0[0]
    SLICE_X114Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.466    18.759    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X114Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[27]/C
                         clock pessimism              0.076    18.835    
                         clock uncertainty           -0.035    18.799    
    SLICE_X114Y211       FDRE (Setup_fdre_C_R)       -0.352    18.447    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[27]
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                 10.113    

Slack (MET) :             10.113ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.590ns (10.900%)  route 4.823ns (89.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 18.759 - 16.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.567     2.922    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X47Y207        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDPE (Prop_fdpe_C_Q)         0.348     3.270 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.007     4.277    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X49Y213        LUT2 (Prop_lut2_I0_O)        0.242     4.519 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          3.815     8.334    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_sync6_0[0]
    SLICE_X114Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.466    18.759    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X114Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[21]/C
                         clock pessimism              0.076    18.835    
                         clock uncertainty           -0.035    18.799    
    SLICE_X114Y211       FDRE (Setup_fdre_C_R)       -0.352    18.447    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                 10.113    

Slack (MET) :             10.113ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.590ns (10.900%)  route 4.823ns (89.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 18.759 - 16.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.567     2.922    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X47Y207        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDPE (Prop_fdpe_C_Q)         0.348     3.270 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.007     4.277    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X49Y213        LUT2 (Prop_lut2_I0_O)        0.242     4.519 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          3.815     8.334    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_sync6_0[0]
    SLICE_X114Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.466    18.759    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X114Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[23]/C
                         clock pessimism              0.076    18.835    
                         clock uncertainty           -0.035    18.799    
    SLICE_X114Y211       FDRE (Setup_fdre_C_R)       -0.352    18.447    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                 10.113    

Slack (MET) :             10.113ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.590ns (10.900%)  route 4.823ns (89.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 18.759 - 16.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.567     2.922    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X47Y207        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDPE (Prop_fdpe_C_Q)         0.348     3.270 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.007     4.277    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X49Y213        LUT2 (Prop_lut2_I0_O)        0.242     4.519 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          3.815     8.334    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_sync6_0[0]
    SLICE_X114Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.466    18.759    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X114Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[27]/C
                         clock pessimism              0.076    18.835    
                         clock uncertainty           -0.035    18.799    
    SLICE_X114Y211       FDRE (Setup_fdre_C_R)       -0.352    18.447    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                 10.113    

Slack (MET) :             10.117ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.590ns (10.908%)  route 4.819ns (89.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 18.759 - 16.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.567     2.922    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X47Y207        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDPE (Prop_fdpe_C_Q)         0.348     3.270 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.007     4.277    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X49Y213        LUT2 (Prop_lut2_I0_O)        0.242     4.519 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          3.812     8.331    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_sync6_0[0]
    SLICE_X115Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.466    18.759    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X115Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[20]/C
                         clock pessimism              0.076    18.835    
                         clock uncertainty           -0.035    18.799    
    SLICE_X115Y211       FDRE (Setup_fdre_C_R)       -0.352    18.447    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[20]
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 10.117    

Slack (MET) :             10.117ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@16.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.590ns (10.908%)  route 4.819ns (89.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 18.759 - 16.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.567     2.922    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X47Y207        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDPE (Prop_fdpe_C_Q)         0.348     3.270 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.007     4.277    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X49Y213        LUT2 (Prop_lut2_I0_O)        0.242     4.519 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          3.812     8.331    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_sync6_0[0]
    SLICE_X115Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         1.466    18.759    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X115Y211       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[21]/C
                         clock pessimism              0.076    18.835    
                         clock uncertainty           -0.035    18.799    
    SLICE_X115Y211       FDRE (Setup_fdre_C_R)       -0.352    18.447    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[21]
  -------------------------------------------------------------------
                         required time                         18.447    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 10.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.798%)  route 0.232ns (62.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.665     1.184    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X50Y215        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.141     1.325 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/Q
                         net (fo=52, routed)          0.232     1.557    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/ADDRD2
    SLICE_X48Y214        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.939     1.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/WCLK
    SLICE_X48Y214        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMA/CLK
                         clock pessimism             -0.277     1.220    
    SLICE_X48Y214        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.474    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.798%)  route 0.232ns (62.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.665     1.184    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X50Y215        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.141     1.325 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/Q
                         net (fo=52, routed)          0.232     1.557    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/ADDRD2
    SLICE_X48Y214        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.939     1.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/WCLK
    SLICE_X48Y214        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMB/CLK
                         clock pessimism             -0.277     1.220    
    SLICE_X48Y214        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.474    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.798%)  route 0.232ns (62.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.665     1.184    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X50Y215        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.141     1.325 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/Q
                         net (fo=52, routed)          0.232     1.557    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/ADDRD2
    SLICE_X48Y214        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.939     1.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/WCLK
    SLICE_X48Y214        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMC/CLK
                         clock pessimism             -0.277     1.220    
    SLICE_X48Y214        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.474    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.798%)  route 0.232ns (62.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.665     1.184    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X50Y215        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.141     1.325 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[2]/Q
                         net (fo=52, routed)          0.232     1.557    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/ADDRD2
    SLICE_X48Y214        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.939     1.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/WCLK
    SLICE_X48Y214        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMD/CLK
                         clock pessimism             -0.277     1.220    
    SLICE_X48Y214        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.474    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.527%)  route 0.213ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.665     1.184    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X50Y215        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.128     1.312 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=52, routed)          0.213     1.525    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/ADDRD3
    SLICE_X48Y215        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.938     1.496    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/WCLK
    SLICE_X48Y215        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMA/CLK
                         clock pessimism             -0.277     1.219    
    SLICE_X48Y215        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187     1.406    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.527%)  route 0.213ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.665     1.184    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X50Y215        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.128     1.312 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=52, routed)          0.213     1.525    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/ADDRD3
    SLICE_X48Y215        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.938     1.496    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/WCLK
    SLICE_X48Y215        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMB/CLK
                         clock pessimism             -0.277     1.219    
    SLICE_X48Y215        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187     1.406    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.527%)  route 0.213ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.665     1.184    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X50Y215        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.128     1.312 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=52, routed)          0.213     1.525    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/ADDRD3
    SLICE_X48Y215        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.938     1.496    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/WCLK
    SLICE_X48Y215        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMC/CLK
                         clock pessimism             -0.277     1.219    
    SLICE_X48Y215        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187     1.406    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.527%)  route 0.213ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.665     1.184    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X50Y215        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.128     1.312 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[3]/Q
                         net (fo=52, routed)          0.213     1.525    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/ADDRD3
    SLICE_X48Y215        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.938     1.496    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/WCLK
    SLICE_X48Y215        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMD/CLK
                         clock pessimism             -0.277     1.219    
    SLICE_X48Y215        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187     1.406    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.388%)  route 0.163ns (53.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.667     1.186    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X50Y211        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDRE (Prop_fdre_C_Q)         0.141     1.327 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[16]/Q
                         net (fo=1, routed)           0.163     1.490    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/DIB
    SLICE_X46Y211        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.942     1.500    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/WCLK
    SLICE_X46Y211        RAMD64E                                      r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/CLK
                         clock pessimism             -0.277     1.223    
    SLICE_X46Y211        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.369    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns - core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.666     1.185    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/rxuserclk2
    SLICE_X51Y212        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y212        FDRE (Prop_fdre_C_Q)         0.141     1.326 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.381    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync1
    SLICE_X51Y212        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/rxrecclkbufg/O
                         net (fo=218, routed)         0.940     1.498    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/rxuserclk2
    SLICE_X51Y212        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg2/C
                         clock pessimism             -0.313     1.185    
    SLICE_X51Y212        FDRE (Hold_fdre_C_D)         0.075     1.260    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK   n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y16      core_wrapper/U0/core_clocking_i/rxrecclkbufg/I
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X69Y198       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X68Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X68Y198       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X68Y198       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X68Y198       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X68Y198       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y210       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y210       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y210       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y210       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y213       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y213       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y213       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y213       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y211       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y211       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y210       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y210       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y210       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y210       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y211       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y211       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y211       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X46Y211       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X48Y210       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         8.000       6.870      SLICE_X48Y210       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y20      core_wrapper/U0/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :           98  Failing Endpoints,  Worst Slack       -3.095ns,  Total Violation      -87.401ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 0.379ns (3.548%)  route 10.303ns (96.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.507ns = ( 14.507 - 8.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.389     6.636    ila_top/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X79Y102        FDRE                                         r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.379     7.015 r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/Q
                         net (fo=44, routed)         10.303    17.318    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ADDRBWRADDR[2]
    RAMB36_X8Y15         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.535    14.507    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X8Y15         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.282    14.790    
                         clock uncertainty           -0.077    14.713    
    RAMB36_X8Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    14.223    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -17.318    
  -------------------------------------------------------------------
                         slack                                 -3.095    

Slack (VIOLATED) :        -2.796ns  (required time - arrival time)
  Source:                 ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.389ns  (logic 0.379ns (3.648%)  route 10.010ns (96.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.513ns = ( 14.513 - 8.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.389     6.636    ila_top/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X79Y102        FDRE                                         r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.379     7.015 r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/Q
                         net (fo=44, routed)         10.010    17.025    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ADDRBWRADDR[2]
    RAMB36_X8Y16         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.541    14.513    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X8Y16         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.282    14.796    
                         clock uncertainty           -0.077    14.719    
    RAMB36_X8Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    14.229    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                 -2.796    

Slack (VIOLATED) :        -2.660ns  (required time - arrival time)
  Source:                 ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.257ns  (logic 0.379ns (3.695%)  route 9.878ns (96.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.517ns = ( 14.517 - 8.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.389     6.636    ila_top/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X81Y100        FDRE                                         r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.379     7.015 r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/Q
                         net (fo=44, routed)          9.878    16.893    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/ADDRBWRADDR[7]
    RAMB36_X7Y12         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.545    14.517    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X7Y12         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.282    14.800    
                         clock uncertainty           -0.077    14.723    
    RAMB36_X7Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    14.233    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                 -2.660    

Slack (VIOLATED) :        -2.521ns  (required time - arrival time)
  Source:                 ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 0.379ns (3.750%)  route 9.729ns (96.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.507ns = ( 14.507 - 8.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.389     6.636    ila_top/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X81Y100        FDRE                                         r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.379     7.015 r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/Q
                         net (fo=44, routed)          9.729    16.744    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ADDRBWRADDR[7]
    RAMB36_X8Y15         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.535    14.507    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X8Y15         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.282    14.790    
                         clock uncertainty           -0.077    14.713    
    RAMB36_X8Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    14.223    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -16.744    
  -------------------------------------------------------------------
                         slack                                 -2.521    

Slack (VIOLATED) :        -2.516ns  (required time - arrival time)
  Source:                 ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.981ns  (logic 0.379ns (3.797%)  route 9.602ns (96.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 14.385 - 8.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.389     6.636    ila_top/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X79Y102        FDRE                                         r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.379     7.015 r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/Q
                         net (fo=44, routed)          9.602    16.617    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/read_addr_reg[11][2]
    RAMB36_X8Y20         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.413    14.385    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X8Y20         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.282    14.667    
                         clock uncertainty           -0.077    14.591    
    RAMB36_X8Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    14.101    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                         -16.617    
  -------------------------------------------------------------------
                         slack                                 -2.516    

Slack (VIOLATED) :        -2.445ns  (required time - arrival time)
  Source:                 ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 0.379ns (3.828%)  route 9.521ns (96.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.375ns = ( 14.375 - 8.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.389     6.636    ila_top/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X81Y100        FDRE                                         r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.379     7.015 r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/Q
                         net (fo=44, routed)          9.521    16.536    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/ADDRBWRADDR[7]
    RAMB36_X8Y24         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.403    14.375    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X8Y24         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.282    14.657    
                         clock uncertainty           -0.077    14.581    
    RAMB36_X8Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    14.091    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                         -16.536    
  -------------------------------------------------------------------
                         slack                                 -2.445    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.846ns  (logic 0.379ns (3.849%)  route 9.467ns (96.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.509ns = ( 14.509 - 8.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.389     6.636    ila_top/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X81Y100        FDRE                                         r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.379     7.015 r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/Q
                         net (fo=44, routed)          9.467    16.483    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ADDRBWRADDR[7]
    RAMB36_X7Y14         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.537    14.509    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X7Y14         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.282    14.792    
                         clock uncertainty           -0.077    14.715    
    RAMB36_X7Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    14.225    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -16.483    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.223ns  (required time - arrival time)
  Source:                 ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 0.379ns (3.912%)  route 9.309ns (96.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 14.385 - 8.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.389     6.636    ila_top/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X79Y102        FDRE                                         r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.379     7.015 r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/Q
                         net (fo=44, routed)          9.309    16.324    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ADDRBWRADDR[2]
    RAMB36_X8Y21         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.413    14.385    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X8Y21         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.282    14.667    
                         clock uncertainty           -0.077    14.591    
    RAMB36_X8Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    14.101    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                 -2.223    

Slack (VIOLATED) :        -2.222ns  (required time - arrival time)
  Source:                 ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 0.379ns (3.862%)  route 9.436ns (96.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.513ns = ( 14.513 - 8.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.389     6.636    ila_top/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X81Y100        FDRE                                         r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.379     7.015 r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/Q
                         net (fo=44, routed)          9.436    16.451    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ADDRBWRADDR[7]
    RAMB36_X8Y16         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.541    14.513    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X8Y16         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.282    14.796    
                         clock uncertainty           -0.077    14.719    
    RAMB36_X8Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    14.229    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -16.451    
  -------------------------------------------------------------------
                         slack                                 -2.222    

Slack (VIOLATED) :        -2.148ns  (required time - arrival time)
  Source:                 ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.379ns (3.945%)  route 9.228ns (96.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.379ns = ( 14.379 - 8.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.389     6.636    ila_top/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X81Y100        FDRE                                         r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.379     7.015 r  ila_top/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/Q
                         net (fo=44, routed)          9.228    16.243    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/ADDRBWRADDR[7]
    RAMB36_X8Y23         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.407    14.379    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X8Y23         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.282    14.661    
                         clock uncertainty           -0.077    14.585    
    RAMB36_X8Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    14.095    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -16.243    
  -------------------------------------------------------------------
                         slack                                 -2.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.455%)  route 0.208ns (59.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.612     2.691    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X37Y193        FDRE                                         r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.208     3.039    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.884     3.352    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.623     2.729    
    SLICE_X40Y193        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.983    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.455%)  route 0.208ns (59.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.612     2.691    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X37Y193        FDRE                                         r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.208     3.039    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.884     3.352    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.623     2.729    
    SLICE_X40Y193        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.983    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.455%)  route 0.208ns (59.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.612     2.691    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X37Y193        FDRE                                         r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.208     3.039    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A2
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.884     3.352    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.623     2.729    
    SLICE_X40Y193        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.983    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.455%)  route 0.208ns (59.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.612     2.691    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X37Y193        FDRE                                         r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.208     3.039    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A2
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.884     3.352    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.623     2.729    
    SLICE_X40Y193        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.983    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.890%)  route 0.105ns (39.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.618     2.697    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X22Y130        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y130        FDRE (Prop_fdre_C_Q)         0.164     2.861 r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.105     2.966    readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][29][2]
    RAMB36_X1Y26         RAMB36E1                                     r  readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.929     3.398    readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X1Y26         RAMB36E1                                     r  readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.645     2.752    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.907    readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[8][97]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.576     2.655    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X42Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[8][97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     2.819 r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[8][97]/Q
                         net (fo=1, routed)           0.103     2.922    readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/shifted_data_in_reg[8][101][3]
    RAMB36_X2Y24         RAMB36E1                                     r  readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.882     3.351    readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X2Y24         RAMB36E1                                     r  readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     2.706    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.861    readout_vmm/ilaDAQ/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.160%)  route 0.358ns (65.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.582     2.661    core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/userclk2
    SLICE_X49Y195        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y195        FDRE (Prop_fdre_C_Q)         0.141     2.802 r  core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/NO_QSGMII_DATA.TXDATA_reg[1]/Q
                         net (fo=1, routed)           0.358     3.160    core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/TXDATA[1]
    SLICE_X48Y201        LUT2 (Prop_lut2_I0_O)        0.045     3.205 r  core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/USE_ROCKET_IO.TXDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     3.205    core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER_n_3
    SLICE_X48Y201        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.945     3.414    core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X48Y201        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXDATA_reg[1]/C
                         clock pessimism             -0.394     3.019    
    SLICE_X48Y201        FDRE (Hold_fdre_C_D)         0.121     3.140    core_wrapper/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ila_top/U0/ila_core_inst/shifted_data_in_reg[8][58]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.249%)  route 0.113ns (40.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.689     2.768    ila_top/U0/ila_core_inst/out
    SLICE_X154Y96        FDRE                                         r  ila_top/U0/ila_core_inst/shifted_data_in_reg[8][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y96        FDRE (Prop_fdre_C_Q)         0.164     2.932 r  ila_top/U0/ila_core_inst/shifted_data_in_reg[8][58]/Q
                         net (fo=2, routed)           0.113     3.045    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/shifted_data_in_reg[8][61][4]
    RAMB36_X8Y19         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.004     3.473    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/out
    RAMB36_X8Y19         RAMB36E1                                     r  ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.649     2.824    
    RAMB36_X8Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     2.979    ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.612     2.691    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X37Y193        FDRE                                         r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.272     3.104    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A1
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.884     3.352    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.623     2.729    
    SLICE_X40Y193        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     3.038    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.612     2.691    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X37Y193        FDRE                                         r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.272     3.104    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A1
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.884     3.352    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X40Y193        RAMD64E                                      r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.623     2.729    
    SLICE_X40Y193        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     3.038    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X6Y18     ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X6Y18     ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X8Y16     ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X8Y16     ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X7Y28     ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X7Y28     ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X8Y23     ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X8Y23     ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X4Y18     ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X4Y18     ila_top/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X40Y192    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X40Y192    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X40Y192    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X40Y192    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X52Y112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       12.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.243ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[11]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.379ns (11.841%)  route 2.822ns (88.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.644ns = ( 22.644 - 16.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.585     6.833    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X115Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y204       FDRE (Prop_fdre_C_Q)         0.379     7.212 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/Q
                         net (fo=1, routed)           2.822    10.033    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[11]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.672    22.644    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism              0.289    22.933    
                         clock uncertainty           -0.085    22.849    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[11])
                                                     -0.572    22.277    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         22.277    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                 12.243    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[2]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.379ns (11.975%)  route 2.786ns (88.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.644ns = ( 22.644 - 16.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.585     6.833    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X115Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y204       FDRE (Prop_fdre_C_Q)         0.379     7.212 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/Q
                         net (fo=1, routed)           2.786     9.998    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[2]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.672    22.644    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism              0.289    22.933    
                         clock uncertainty           -0.085    22.849    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[2])
                                                     -0.572    22.277    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         22.277    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                 12.279    

Slack (MET) :             12.337ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.748ns (21.907%)  route 2.666ns (78.093%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 22.246 - 16.000 ) 
    Source Clock Delay      (SCD):    6.632ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.384     6.632    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y197        FDRE (Prop_fdre_C_Q)         0.433     7.065 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.996     8.061    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X73Y198        LUT4 (Prop_lut4_I1_O)        0.105     8.166 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.322     8.488    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X73Y196        LUT4 (Prop_lut4_I2_O)        0.105     8.593 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.659     9.252    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X70Y196        LUT2 (Prop_lut2_I0_O)        0.105     9.357 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.689    10.046    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X72Y199        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.274    22.246    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y199        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.357    22.604    
                         clock uncertainty           -0.085    22.519    
    SLICE_X72Y199        FDRE (Setup_fdre_C_CE)      -0.136    22.383    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 12.337    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.748ns (22.448%)  route 2.584ns (77.552%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 22.246 - 16.000 ) 
    Source Clock Delay      (SCD):    6.632ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.384     6.632    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y196        FDRE (Prop_fdre_C_Q)         0.433     7.065 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.662     7.727    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X73Y197        LUT4 (Prop_lut4_I0_O)        0.105     7.832 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_12/O
                         net (fo=1, routed)           0.651     8.483    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_12_n_0
    SLICE_X73Y196        LUT4 (Prop_lut4_I3_O)        0.105     8.588 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.659     9.247    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X70Y196        LUT2 (Prop_lut2_I0_O)        0.105     9.352 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.612     9.964    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.274    22.246    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.357    22.604    
                         clock uncertainty           -0.085    22.519    
    SLICE_X72Y197        FDRE (Setup_fdre_C_CE)      -0.136    22.383    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.748ns (22.448%)  route 2.584ns (77.552%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 22.246 - 16.000 ) 
    Source Clock Delay      (SCD):    6.632ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.384     6.632    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y196        FDRE (Prop_fdre_C_Q)         0.433     7.065 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.662     7.727    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X73Y197        LUT4 (Prop_lut4_I0_O)        0.105     7.832 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_12/O
                         net (fo=1, routed)           0.651     8.483    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_12_n_0
    SLICE_X73Y196        LUT4 (Prop_lut4_I3_O)        0.105     8.588 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.659     9.247    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X70Y196        LUT2 (Prop_lut2_I0_O)        0.105     9.352 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.612     9.964    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.274    22.246    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.357    22.604    
                         clock uncertainty           -0.085    22.519    
    SLICE_X72Y197        FDRE (Setup_fdre_C_CE)      -0.136    22.383    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.748ns (22.448%)  route 2.584ns (77.552%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 22.246 - 16.000 ) 
    Source Clock Delay      (SCD):    6.632ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.384     6.632    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y196        FDRE (Prop_fdre_C_Q)         0.433     7.065 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.662     7.727    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X73Y197        LUT4 (Prop_lut4_I0_O)        0.105     7.832 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_12/O
                         net (fo=1, routed)           0.651     8.483    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_12_n_0
    SLICE_X73Y196        LUT4 (Prop_lut4_I3_O)        0.105     8.588 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.659     9.247    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X70Y196        LUT2 (Prop_lut2_I0_O)        0.105     9.352 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.612     9.964    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.274    22.246    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.357    22.604    
                         clock uncertainty           -0.085    22.519    
    SLICE_X72Y197        FDRE (Setup_fdre_C_CE)      -0.136    22.383    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.748ns (22.448%)  route 2.584ns (77.552%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 22.246 - 16.000 ) 
    Source Clock Delay      (SCD):    6.632ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.384     6.632    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y196        FDRE (Prop_fdre_C_Q)         0.433     7.065 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.662     7.727    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X73Y197        LUT4 (Prop_lut4_I0_O)        0.105     7.832 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_12/O
                         net (fo=1, routed)           0.651     8.483    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_12_n_0
    SLICE_X73Y196        LUT4 (Prop_lut4_I3_O)        0.105     8.588 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.659     9.247    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X70Y196        LUT2 (Prop_lut2_I0_O)        0.105     9.352 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.612     9.964    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.274    22.246    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.357    22.604    
                         clock uncertainty           -0.085    22.519    
    SLICE_X72Y197        FDRE (Setup_fdre_C_CE)      -0.136    22.383    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.448ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.748ns (22.642%)  route 2.556ns (77.358%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 22.246 - 16.000 ) 
    Source Clock Delay      (SCD):    6.632ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.384     6.632    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y197        FDRE (Prop_fdre_C_Q)         0.433     7.065 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.996     8.061    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X73Y198        LUT4 (Prop_lut4_I1_O)        0.105     8.166 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.322     8.488    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X73Y196        LUT4 (Prop_lut4_I2_O)        0.105     8.593 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.659     9.252    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X70Y196        LUT2 (Prop_lut2_I0_O)        0.105     9.357 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.578     9.935    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X72Y198        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.274    22.246    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y198        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.357    22.604    
                         clock uncertainty           -0.085    22.519    
    SLICE_X72Y198        FDRE (Setup_fdre_C_CE)      -0.136    22.383    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 12.448    

Slack (MET) :             12.448ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.748ns (22.642%)  route 2.556ns (77.358%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 22.246 - 16.000 ) 
    Source Clock Delay      (SCD):    6.632ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.384     6.632    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y197        FDRE (Prop_fdre_C_Q)         0.433     7.065 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.996     8.061    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X73Y198        LUT4 (Prop_lut4_I1_O)        0.105     8.166 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.322     8.488    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X73Y196        LUT4 (Prop_lut4_I2_O)        0.105     8.593 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.659     9.252    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X70Y196        LUT2 (Prop_lut2_I0_O)        0.105     9.357 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.578     9.935    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X72Y198        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.274    22.246    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y198        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.357    22.604    
                         clock uncertainty           -0.085    22.519    
    SLICE_X72Y198        FDRE (Setup_fdre_C_CE)      -0.136    22.383    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 12.448    

Slack (MET) :             12.448ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.748ns (22.642%)  route 2.556ns (77.358%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 22.246 - 16.000 ) 
    Source Clock Delay      (SCD):    6.632ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.384     6.632    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y197        FDRE (Prop_fdre_C_Q)         0.433     7.065 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.996     8.061    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X73Y198        LUT4 (Prop_lut4_I1_O)        0.105     8.166 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.322     8.488    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X73Y196        LUT4 (Prop_lut4_I2_O)        0.105     8.593 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.659     9.252    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X70Y196        LUT2 (Prop_lut2_I0_O)        0.105     9.357 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.578     9.935    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X72Y198        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.274    22.246    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X72Y198        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.357    22.604    
                         clock uncertainty           -0.085    22.519    
    SLICE_X72Y198        FDRE (Setup_fdre_C_CE)      -0.136    22.383    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 12.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.822%)  route 0.262ns (67.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y205        FDRE (Prop_fdre_C_Q)         0.128     2.876 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/Q
                         net (fo=1, routed)           0.262     3.138    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[4]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.165     3.633    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.648     2.985    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.055     3.040    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.453%)  route 0.292ns (69.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y205        FDRE (Prop_fdre_C_Q)         0.128     2.876 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/Q
                         net (fo=1, routed)           0.292     3.169    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[8]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.165     3.633    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.648     2.985    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.055     3.040    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[9]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.313%)  route 0.294ns (69.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y203        FDRE (Prop_fdre_C_Q)         0.128     2.876 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.294     3.170    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[9]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.165     3.633    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.648     2.985    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.055     3.040    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[6]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.034%)  route 0.298ns (69.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y205        FDRE (Prop_fdre_C_Q)         0.128     2.876 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/Q
                         net (fo=1, routed)           0.298     3.174    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[6]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.165     3.633    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.648     2.985    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.055     3.040    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.865%)  route 0.301ns (70.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y205        FDRE (Prop_fdre_C_Q)         0.128     2.876 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/Q
                         net (fo=1, routed)           0.301     3.177    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[1]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.165     3.633    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.648     2.985    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[1])
                                                      0.054     3.039    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.164ns (30.445%)  route 0.375ns (69.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X48Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDRE (Prop_fdre_C_Q)         0.164     2.912 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/Q
                         net (fo=1, routed)           0.375     3.287    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[0]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.165     3.633    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.627     3.006    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[0])
                                                      0.108     3.114    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.114    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.721%)  route 0.350ns (71.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y205        FDRE (Prop_fdre_C_Q)         0.141     2.889 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/Q
                         net (fo=1, routed)           0.350     3.239    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txcharisk_int_reg[1][0]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.165     3.633    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.648     2.985    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARISK[0])
                                                      0.081     3.066    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[12]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.931%)  route 0.383ns (73.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y203        FDRE (Prop_fdre_C_Q)         0.141     2.889 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/Q
                         net (fo=1, routed)           0.383     3.272    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[12]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.165     3.633    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.648     2.985    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[12])
                                                      0.108     3.093    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.931%)  route 0.383ns (73.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y203        FDRE (Prop_fdre_C_Q)         0.141     2.889 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, routed)           0.383     3.272    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[13]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.165     3.633    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.648     2.985    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.108     3.093    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.573     2.652    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/MMCM_RESET_reg
    SLICE_X70Y194        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y194        FDRE (Prop_fdre_C_Q)         0.164     2.816 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.111     2.927    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_out
    SLICE_X71Y194        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.844     3.312    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X71Y194        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.647     2.665    
    SLICE_X71Y194        FDRE (Hold_fdre_C_D)         0.070     2.735    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y18      core_wrapper/U0/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X71Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X71Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X70Y194       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X58Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.218ns  (logic 0.958ns (18.359%)  route 4.260ns (81.641%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 36.683 - 33.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.398     4.043    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X64Y114        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.398     4.441 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/Q
                         net (fo=7, routed)           0.968     5.409    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg__0[3]
    SLICE_X64Y113        LUT6 (Prop_lut6_I4_O)        0.235     5.644 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_6/O
                         net (fo=1, routed)           0.675     6.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_6_n_0
    SLICE_X63Y113        LUT5 (Prop_lut5_I2_O)        0.105     6.424 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_3/O
                         net (fo=1, routed)           1.499     7.923    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_3_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I1_O)        0.105     8.028 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.546     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]_0
    SLICE_X36Y114        LUT4 (Prop_lut4_I3_O)        0.115     8.688 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.573     9.261    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X23Y115        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.382    36.683    dbg_hub/inst/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X23Y115        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.410    37.093    
                         clock uncertainty           -0.035    37.058    
    SLICE_X23Y115        FDRE (Setup_fdre_C_D)       -0.234    36.824    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.824    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                 27.563    

Slack (MET) :             27.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.799ns (15.553%)  route 4.338ns (84.447%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 36.597 - 33.000 ) 
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.479     4.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y113        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.379     4.503 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.106     5.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X55Y112        LUT2 (Prop_lut2_I1_O)        0.105     5.714 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0/O
                         net (fo=5, routed)           0.586     6.300    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X54Y112        LUT6 (Prop_lut6_I4_O)        0.105     6.405 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.701     8.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.105     8.211 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.220     8.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I5_O)        0.105     8.535 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.726     9.261    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gnxpm_cdc.rd_pntr_bin_reg[2]
    SLICE_X58Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.296    36.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X58Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.410    37.007    
                         clock uncertainty           -0.035    36.972    
    SLICE_X58Y112        FDCE (Setup_fdce_C_D)       -0.027    36.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.945    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                 27.684    

Slack (MET) :             27.827ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.799ns (15.990%)  route 4.198ns (84.010%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 36.597 - 33.000 ) 
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.479     4.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y113        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.379     4.503 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.106     5.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X55Y112        LUT2 (Prop_lut2_I1_O)        0.105     5.714 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0/O
                         net (fo=5, routed)           0.586     6.300    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X54Y112        LUT6 (Prop_lut6_I4_O)        0.105     6.405 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.701     8.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.105     8.211 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.220     8.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I5_O)        0.105     8.535 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.586     9.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gnxpm_cdc.rd_pntr_bin_reg[2]
    SLICE_X58Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.296    36.597    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X58Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.410    37.007    
                         clock uncertainty           -0.035    36.972    
    SLICE_X58Y112        FDCE (Setup_fdce_C_D)       -0.024    36.948    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         36.948    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                 27.827    

Slack (MET) :             27.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.010ns (20.281%)  route 3.970ns (79.719%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 36.602 - 33.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.411     4.056    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X49Y107        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.348     4.404 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.713     5.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][1]
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.242     5.359 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.352     5.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X49Y110        LUT3 (Prop_lut3_I2_O)        0.105     5.816 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.714     6.530    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/icn_cmd_en_reg[6]
    SLICE_X51Y108        LUT4 (Prop_lut4_I1_O)        0.105     6.635 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          1.052     7.687    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.105     7.792 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.553     8.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I0_O)        0.105     8.450 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.587     9.036    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[3]
    SLICE_X51Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.301    36.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X51Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.410    37.012    
                         clock uncertainty           -0.035    36.977    
    SLICE_X51Y108        FDPE (Setup_fdpe_C_D)       -0.032    36.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.945    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 27.909    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.010ns (20.879%)  route 3.827ns (79.121%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns = ( 36.602 - 33.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.411     4.056    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X49Y107        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.348     4.404 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.713     5.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][1]
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.242     5.359 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.352     5.711    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X49Y110        LUT3 (Prop_lut3_I2_O)        0.105     5.816 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.714     6.530    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/icn_cmd_en_reg[6]
    SLICE_X51Y108        LUT4 (Prop_lut4_I1_O)        0.105     6.635 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          1.052     7.687    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X53Y109        LUT6 (Prop_lut6_I0_O)        0.105     7.792 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.553     8.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I0_O)        0.105     8.450 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.444     8.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[3]
    SLICE_X51Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.301    36.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X51Y108        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.410    37.012    
                         clock uncertainty           -0.035    36.977    
    SLICE_X51Y108        FDPE (Setup_fdpe_C_D)       -0.044    36.933    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.853ns (19.594%)  route 3.500ns (80.406%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.488     4.133    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y118        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDRE (Prop_fdre_C_Q)         0.433     4.566 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.743     5.309    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X23Y115        LUT6 (Prop_lut6_I2_O)        0.105     5.414 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.816     6.230    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X22Y114        LUT5 (Prop_lut5_I3_O)        0.105     6.335 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     7.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X36Y113        LUT4 (Prop_lut4_I1_O)        0.105     7.318 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.552     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I5_O)        0.105     7.975 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.512     8.487    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X39Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X39Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X39Y110        FDRE (Setup_fdre_C_R)       -0.352    36.697    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.697    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 28.210    

Slack (MET) :             28.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.853ns (19.594%)  route 3.500ns (80.406%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.488     4.133    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y118        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDRE (Prop_fdre_C_Q)         0.433     4.566 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.743     5.309    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X23Y115        LUT6 (Prop_lut6_I2_O)        0.105     5.414 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.816     6.230    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X22Y114        LUT5 (Prop_lut5_I3_O)        0.105     6.335 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     7.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X36Y113        LUT4 (Prop_lut4_I1_O)        0.105     7.318 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.552     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I5_O)        0.105     7.975 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.512     8.487    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X39Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X39Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X39Y110        FDRE (Setup_fdre_C_R)       -0.352    36.697    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.697    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 28.210    

Slack (MET) :             28.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.853ns (19.594%)  route 3.500ns (80.406%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.488     4.133    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y118        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDRE (Prop_fdre_C_Q)         0.433     4.566 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.743     5.309    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X23Y115        LUT6 (Prop_lut6_I2_O)        0.105     5.414 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.816     6.230    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X22Y114        LUT5 (Prop_lut5_I3_O)        0.105     6.335 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     7.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X36Y113        LUT4 (Prop_lut4_I1_O)        0.105     7.318 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.552     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I5_O)        0.105     7.975 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.512     8.487    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X39Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X39Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X39Y110        FDRE (Setup_fdre_C_R)       -0.352    36.697    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.697    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 28.210    

Slack (MET) :             28.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.853ns (19.594%)  route 3.500ns (80.406%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.488     4.133    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y118        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDRE (Prop_fdre_C_Q)         0.433     4.566 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.743     5.309    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X23Y115        LUT6 (Prop_lut6_I2_O)        0.105     5.414 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.816     6.230    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X22Y114        LUT5 (Prop_lut5_I3_O)        0.105     6.335 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     7.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X36Y113        LUT4 (Prop_lut4_I1_O)        0.105     7.318 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.552     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I5_O)        0.105     7.975 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.512     8.487    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X39Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X39Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X39Y110        FDRE (Setup_fdre_C_R)       -0.352    36.697    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.697    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 28.210    

Slack (MET) :             28.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.853ns (19.594%)  route 3.500ns (80.406%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.488     4.133    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y118        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDRE (Prop_fdre_C_Q)         0.433     4.566 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          0.743     5.309    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X23Y115        LUT6 (Prop_lut6_I2_O)        0.105     5.414 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.816     6.230    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X22Y114        LUT5 (Prop_lut5_I3_O)        0.105     6.335 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.878     7.213    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X36Y113        LUT4 (Prop_lut4_I1_O)        0.105     7.318 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.552     7.870    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I5_O)        0.105     7.975 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.512     8.487    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X39Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X39Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X39Y110        FDRE (Setup_fdre_C_R)       -0.352    36.697    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.697    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 28.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.579     1.982    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.128     2.110 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     2.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X60Y113        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.849     2.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X60Y113        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.443     1.995    
    SLICE_X60Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.088    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.295%)  route 0.071ns (35.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.580     1.983    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDCE (Prop_fdce_C_Q)         0.128     2.111 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.071     2.182    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X60Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.850     2.439    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X60Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.443     1.996    
    SLICE_X60Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     2.086    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.580     1.983    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDCE (Prop_fdce_C_Q)         0.141     2.124 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.110     2.235    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X60Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.850     2.439    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X60Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.443     1.996    
    SLICE_X60Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.120    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.495%)  route 0.109ns (43.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.579     1.982    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X58Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDCE (Prop_fdce_C_Q)         0.141     2.123 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.109     2.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X60Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.849     2.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X60Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.441     1.997    
    SLICE_X60Y114        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.429%)  route 0.071ns (35.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.579     1.982    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.128     2.110 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.071     2.181    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X60Y113        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.849     2.438    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X60Y113        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.443     1.995    
    SLICE_X60Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     2.062    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.581     1.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y111        FDCE (Prop_fdce_C_Q)         0.141     2.125 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.180    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.852     2.441    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X61Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.457     1.984    
    SLICE_X61Y111        FDCE (Hold_fdce_C_D)         0.076     2.060    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X51Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.141     2.129 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X51Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X51Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.456     1.988    
    SLICE_X51Y109        FDCE (Hold_fdce_C_D)         0.075     2.063    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X53Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.141     2.129 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.184    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X53Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X53Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.456     1.988    
    SLICE_X53Y108        FDCE (Hold_fdce_C_D)         0.075     2.063    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.586     1.989    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y106        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDPE (Prop_fdpe_C_Q)         0.141     2.130 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.185    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X47Y106        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.856     2.445    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X47Y106        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.456     1.989    
    SLICE_X47Y106        FDPE (Hold_fdpe_C_D)         0.075     2.064    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.583     1.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDPE (Prop_fdpe_C_Q)         0.141     2.127 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.182    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X57Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.854     2.443    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.457     1.986    
    SLICE_X57Y110        FDPE (Hold_fdpe_C_D)         0.075     2.061    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y3  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X43Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X43Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y114  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y113  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y113  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X60Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk_p
  To Clock:  gtrefclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.913ns (24.758%)  route 2.775ns (75.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 11.997 - 8.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.787     5.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=44, routed)          1.906     8.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X63Y196        LUT5 (Prop_lut5_I2_O)        0.105     8.316 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.868     9.185    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data
    SLICE_X57Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.285    11.997    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X57Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[5]/C
                         clock pessimism              1.005    13.001    
                         clock uncertainty           -0.035    12.966    
    SLICE_X57Y197        FDCE (Setup_fdce_C_CE)      -0.168    12.798    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.913ns (24.758%)  route 2.775ns (75.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 11.997 - 8.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.787     5.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=44, routed)          1.906     8.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X63Y196        LUT5 (Prop_lut5_I2_O)        0.105     8.316 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.868     9.185    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data
    SLICE_X57Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.285    11.997    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X57Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[8]/C
                         clock pessimism              1.005    13.001    
                         clock uncertainty           -0.035    12.966    
    SLICE_X57Y197        FDCE (Setup_fdce_C_CE)      -0.168    12.798    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.913ns (25.713%)  route 2.638ns (74.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 11.995 - 8.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.787     5.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=44, routed)          1.906     8.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X63Y196        LUT5 (Prop_lut5_I2_O)        0.105     8.316 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.731     9.048    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data
    SLICE_X61Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.283    11.995    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X61Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[3]/C
                         clock pessimism              1.005    12.999    
                         clock uncertainty           -0.035    12.964    
    SLICE_X61Y199        FDCE (Setup_fdce_C_CE)      -0.168    12.796    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.913ns (26.344%)  route 2.553ns (73.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 11.995 - 8.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.787     5.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=44, routed)          1.665     7.970    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg_0
    SLICE_X62Y197        LUT4 (Prop_lut4_I3_O)        0.105     8.075 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data/O
                         net (fo=16, routed)          0.887     8.963    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data__0
    SLICE_X59Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.283    11.995    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X59Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism              1.005    12.999    
                         clock uncertainty           -0.035    12.964    
    SLICE_X59Y198        FDCE (Setup_fdce_C_CE)      -0.168    12.796    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.913ns (26.297%)  route 2.559ns (73.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 11.990 - 8.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.787     5.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=44, routed)          1.906     8.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X63Y196        LUT5 (Prop_lut5_I2_O)        0.105     8.316 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.653     8.969    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data
    SLICE_X64Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.278    11.990    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X64Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[11]/C
                         clock pessimism              1.005    12.994    
                         clock uncertainty           -0.035    12.959    
    SLICE_X64Y199        FDCE (Setup_fdce_C_CE)      -0.136    12.823    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.913ns (26.542%)  route 2.527ns (73.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 11.995 - 8.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.787     5.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=44, routed)          1.906     8.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X63Y196        LUT5 (Prop_lut5_I2_O)        0.105     8.316 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.621     8.937    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data
    SLICE_X61Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.283    11.995    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X61Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[0]/C
                         clock pessimism              1.005    12.999    
                         clock uncertainty           -0.035    12.964    
    SLICE_X61Y198        FDCE (Setup_fdce_C_CE)      -0.168    12.796    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.913ns (26.542%)  route 2.527ns (73.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 11.995 - 8.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.787     5.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=44, routed)          1.906     8.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X63Y196        LUT5 (Prop_lut5_I2_O)        0.105     8.316 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.621     8.937    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data
    SLICE_X61Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.283    11.995    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X61Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[13]/C
                         clock pessimism              1.005    12.999    
                         clock uncertainty           -0.035    12.964    
    SLICE_X61Y198        FDCE (Setup_fdce_C_CE)      -0.168    12.796    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.913ns (26.542%)  route 2.527ns (73.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 11.995 - 8.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.787     5.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=44, routed)          1.906     8.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X63Y196        LUT5 (Prop_lut5_I2_O)        0.105     8.316 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.621     8.937    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data
    SLICE_X61Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.283    11.995    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X61Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[4]/C
                         clock pessimism              1.005    12.999    
                         clock uncertainty           -0.035    12.964    
    SLICE_X61Y198        FDCE (Setup_fdce_C_CE)      -0.168    12.796    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.913ns (26.630%)  route 2.515ns (73.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 11.995 - 8.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.787     5.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=44, routed)          1.906     8.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X63Y196        LUT6 (Prop_lut6_I1_O)        0.105     8.316 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.609     8.925    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data0
    SLICE_X59Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.283    11.995    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X59Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[12]/C
                         clock pessimism              1.005    12.999    
                         clock uncertainty           -0.035    12.964    
    SLICE_X59Y196        FDRE (Setup_fdre_C_CE)      -0.168    12.796    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.913ns (26.630%)  route 2.515ns (73.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 11.995 - 8.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.787     5.497    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=44, routed)          1.906     8.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X63Y196        LUT6 (Prop_lut6_I1_O)        0.105     8.316 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.609     8.925    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data0
    SLICE_X59Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.283    11.995    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X59Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[15]/C
                         clock pessimism              1.005    12.999    
                         clock uncertainty           -0.035    12.964    
    SLICE_X59Y196        FDRE (Setup_fdre_C_CE)      -0.168    12.796    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  3.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.556%)  route 0.050ns (19.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.577     1.536    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X64Y198        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[14]/Q
                         net (fo=1, routed)           0.050     1.751    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg_n_0_[14]
    SLICE_X65Y198        LUT4 (Prop_lut4_I1_O)        0.045     1.796 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.796    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[14]_i_1_n_0
    SLICE_X65Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.848     2.137    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X65Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[14]/C
                         clock pessimism             -0.588     1.549    
    SLICE_X65Y198        FDCE (Hold_fdce_C_D)         0.091     1.640    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.489%)  route 0.641ns (77.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.580     1.539    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X59Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/Q
                         net (fo=1, routed)           0.157     1.838    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rd_data[5]
    SLICE_X59Y199        LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_i_14/O
                         net (fo=1, routed)           0.484     2.366    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/DRPDI[5]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.164     2.454    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                         clock pessimism             -0.335     2.119    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_DRPCLK_DRPDI[5])
                                                      0.084     2.203    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/D
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.767%)  route 0.131ns (41.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.578     1.537    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y197        FDCE (Prop_fdce_C_Q)         0.141     1.678 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.131     1.809    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/out[1]
    SLICE_X62Y197        LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_i_1/O
                         net (fo=1, routed)           0.000     1.854    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_i_1_n_0
    SLICE_X62Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.849     2.138    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X62Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.588     1.550    
    SLICE_X62Y197        FDCE (Hold_fdce_C_D)         0.120     1.670    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.022%)  route 0.135ns (41.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.579     1.538    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X59Y196        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_fdre_C_Q)         0.141     1.679 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[15]/Q
                         net (fo=1, routed)           0.135     1.814    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg_n_0_[15]
    SLICE_X60Y196        LUT4 (Prop_lut4_I1_O)        0.045     1.859 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[15]_i_2/O
                         net (fo=1, routed)           0.000     1.859    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[15]_i_2_n_0
    SLICE_X60Y196        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.850     2.139    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X60Y196        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[15]/C
                         clock pessimism             -0.585     1.554    
    SLICE_X60Y196        FDCE (Hold_fdce_C_D)         0.121     1.675    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.578     1.537    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X62Y199        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y199        FDRE (Prop_fdre_C_Q)         0.164     1.701 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/Q
                         net (fo=1, routed)           0.081     1.783    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[10]
    SLICE_X63Y199        LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.828    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[10]_i_1_n_0
    SLICE_X63Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.849     2.138    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism             -0.588     1.550    
    SLICE_X63Y199        FDCE (Hold_fdce_C_D)         0.091     1.641    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.601%)  route 0.110ns (34.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.577     1.536    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X64Y198        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y198        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg[6]/Q
                         net (fo=1, routed)           0.110     1.810    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data_reg_n_0_[6]
    SLICE_X63Y198        LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.855    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data[6]_i_1_n_0
    SLICE_X63Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.849     2.138    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X63Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.564     1.574    
    SLICE_X63Y198        FDCE (Hold_fdce_C_D)         0.092     1.666    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.669%)  route 0.672ns (78.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.580     1.539    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X59Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y197        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/Q
                         net (fo=1, routed)           0.220     1.900    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rd_data[8]
    SLICE_X57Y197        LUT6 (Prop_lut6_I5_O)        0.045     1.945 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_i_11/O
                         net (fo=1, routed)           0.453     2.398    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/DRPDI[8]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.164     2.454    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk_n
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                         clock pessimism             -0.335     2.119    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_DRPCLK_DRPDI[8])
                                                      0.084     2.203    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/D
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.747%)  route 0.174ns (55.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.577     1.536    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/gtrefclk_n
    SLICE_X65Y197        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/Q
                         net (fo=1, routed)           0.174     1.852    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sync
    SLICE_X63Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.849     2.138    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism             -0.564     1.574    
    SLICE_X63Y197        FDCE (Hold_fdce_C_D)         0.075     1.649    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.659     1.619    core_wrapper/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y222        SRLC32E                                      r  core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.951 r  core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.951    core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.931     2.221    core_wrapper/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y222        SRLC32E                                      r  core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.602     1.619    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.736    core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.581     1.540    core_wrapper/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X56Y196        SRLC32E                                      r  core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.872 r  core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.872    core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X56Y196        SRLC32E                                      r  core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.851     2.141    core_wrapper/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X56Y196        SRLC32E                                      r  core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.601     1.540    
    SLICE_X56Y196        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.657    core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gtrefclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK    n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y4  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                  n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17      core_wrapper/U0/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1   core_wrapper/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y2    core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X56Y196       core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X54Y197       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/drp_busy_i1_reg/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X63Y197       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X63Y197       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X62Y196       core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X56Y196       core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X56Y196       core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X56Y196       core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X56Y196       core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X56Y196       core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X56Y196       core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X56Y196       core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X56Y196       core_wrapper/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       core_wrapper/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_phase45_o_clk_wiz_0
  To Clock:  clk_10_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.277ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.379ns (19.311%)  route 1.584ns (80.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          1.584    11.339    event_timing_reset_instance/rst_done_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/C
                         clock pessimism              0.326   109.178    
                         clock uncertainty           -0.210   108.968    
    SLICE_X101Y106       FDRE (Setup_fdre_C_R)       -0.352   108.616    event_timing_reset_instance/glBCID_i_reg[10]
  -------------------------------------------------------------------
                         required time                        108.616    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                 97.277    

Slack (MET) :             97.277ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.379ns (19.311%)  route 1.584ns (80.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          1.584    11.339    event_timing_reset_instance/rst_done_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[11]/C
                         clock pessimism              0.326   109.178    
                         clock uncertainty           -0.210   108.968    
    SLICE_X101Y106       FDRE (Setup_fdre_C_R)       -0.352   108.616    event_timing_reset_instance/glBCID_i_reg[11]
  -------------------------------------------------------------------
                         required time                        108.616    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                 97.277    

Slack (MET) :             97.277ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.379ns (19.311%)  route 1.584ns (80.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          1.584    11.339    event_timing_reset_instance/rst_done_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[8]/C
                         clock pessimism              0.326   109.178    
                         clock uncertainty           -0.210   108.968    
    SLICE_X101Y106       FDRE (Setup_fdre_C_R)       -0.352   108.616    event_timing_reset_instance/glBCID_i_reg[8]
  -------------------------------------------------------------------
                         required time                        108.616    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                 97.277    

Slack (MET) :             97.277ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.379ns (19.311%)  route 1.584ns (80.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          1.584    11.339    event_timing_reset_instance/rst_done_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[9]/C
                         clock pessimism              0.326   109.178    
                         clock uncertainty           -0.210   108.968    
    SLICE_X101Y106       FDRE (Setup_fdre_C_R)       -0.352   108.616    event_timing_reset_instance/glBCID_i_reg[9]
  -------------------------------------------------------------------
                         required time                        108.616    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                 97.277    

Slack (MET) :             97.440ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/rst_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.379ns (21.931%)  route 1.349ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          1.349    11.105    event_timing_reset_instance/rst_done_o
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/C
                         clock pessimism              0.326   109.178    
                         clock uncertainty           -0.210   108.968    
    SLICE_X100Y105       FDRE (Setup_fdre_C_R)       -0.423   108.545    event_timing_reset_instance/rst_i_reg
  -------------------------------------------------------------------
                         required time                        108.545    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                 97.440    

Slack (MET) :             97.511ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.379ns (21.931%)  route 1.349ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          1.349    11.105    event_timing_reset_instance/rst_done_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[4]/C
                         clock pessimism              0.326   109.178    
                         clock uncertainty           -0.210   108.968    
    SLICE_X101Y105       FDRE (Setup_fdre_C_R)       -0.352   108.616    event_timing_reset_instance/glBCID_i_reg[4]
  -------------------------------------------------------------------
                         required time                        108.616    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                 97.511    

Slack (MET) :             97.511ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.379ns (21.931%)  route 1.349ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          1.349    11.105    event_timing_reset_instance/rst_done_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[5]/C
                         clock pessimism              0.326   109.178    
                         clock uncertainty           -0.210   108.968    
    SLICE_X101Y105       FDRE (Setup_fdre_C_R)       -0.352   108.616    event_timing_reset_instance/glBCID_i_reg[5]
  -------------------------------------------------------------------
                         required time                        108.616    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                 97.511    

Slack (MET) :             97.511ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.379ns (21.931%)  route 1.349ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          1.349    11.105    event_timing_reset_instance/rst_done_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/C
                         clock pessimism              0.326   109.178    
                         clock uncertainty           -0.210   108.968    
    SLICE_X101Y105       FDRE (Setup_fdre_C_R)       -0.352   108.616    event_timing_reset_instance/glBCID_i_reg[6]
  -------------------------------------------------------------------
                         required time                        108.616    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                 97.511    

Slack (MET) :             97.511ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.379ns (21.931%)  route 1.349ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          1.349    11.105    event_timing_reset_instance/rst_done_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/C
                         clock pessimism              0.326   109.178    
                         clock uncertainty           -0.210   108.968    
    SLICE_X101Y105       FDRE (Setup_fdre_C_R)       -0.352   108.616    event_timing_reset_instance/glBCID_i_reg[7]
  -------------------------------------------------------------------
                         required time                        108.616    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                 97.511    

Slack (MET) :             97.635ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.379ns (23.623%)  route 1.225ns (76.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413     9.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379     9.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          1.225    10.981    event_timing_reset_instance/rst_done_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[0]/C
                         clock pessimism              0.326   109.178    
                         clock uncertainty           -0.210   108.968    
    SLICE_X101Y104       FDRE (Setup_fdre_C_R)       -0.352   108.616    event_timing_reset_instance/glBCID_i_reg[0]
  -------------------------------------------------------------------
                         required time                        108.616    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                 97.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.820%)  route 0.570ns (80.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.570     4.500    event_timing_reset_instance/rst_done_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[0]/C
                         clock pessimism             -0.430     4.117    
                         clock uncertainty            0.210     4.327    
    SLICE_X101Y104       FDRE (Hold_fdre_C_R)        -0.018     4.309    event_timing_reset_instance/glBCID_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.820%)  route 0.570ns (80.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.570     4.500    event_timing_reset_instance/rst_done_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
                         clock pessimism             -0.430     4.117    
                         clock uncertainty            0.210     4.327    
    SLICE_X101Y104       FDRE (Hold_fdre_C_R)        -0.018     4.309    event_timing_reset_instance/glBCID_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.820%)  route 0.570ns (80.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.570     4.500    event_timing_reset_instance/rst_done_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[2]/C
                         clock pessimism             -0.430     4.117    
                         clock uncertainty            0.210     4.327    
    SLICE_X101Y104       FDRE (Hold_fdre_C_R)        -0.018     4.309    event_timing_reset_instance/glBCID_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.820%)  route 0.570ns (80.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.570     4.500    event_timing_reset_instance/rst_done_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[3]/C
                         clock pessimism             -0.430     4.117    
                         clock uncertainty            0.210     4.327    
    SLICE_X101Y104       FDRE (Hold_fdre_C_R)        -0.018     4.309    event_timing_reset_instance/glBCID_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/rst_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.097%)  route 0.638ns (81.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.638     4.568    event_timing_reset_instance/rst_done_o
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/C
                         clock pessimism             -0.430     4.117    
                         clock uncertainty            0.210     4.327    
    SLICE_X100Y105       FDRE (Hold_fdre_C_R)         0.009     4.336    event_timing_reset_instance/rst_i_reg
  -------------------------------------------------------------------
                         required time                         -4.336    
                         arrival time                           4.568    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.097%)  route 0.638ns (81.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.638     4.568    event_timing_reset_instance/rst_done_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[4]/C
                         clock pessimism             -0.430     4.117    
                         clock uncertainty            0.210     4.327    
    SLICE_X101Y105       FDRE (Hold_fdre_C_R)        -0.018     4.309    event_timing_reset_instance/glBCID_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.568    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.097%)  route 0.638ns (81.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.638     4.568    event_timing_reset_instance/rst_done_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[5]/C
                         clock pessimism             -0.430     4.117    
                         clock uncertainty            0.210     4.327    
    SLICE_X101Y105       FDRE (Hold_fdre_C_R)        -0.018     4.309    event_timing_reset_instance/glBCID_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.568    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.097%)  route 0.638ns (81.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.638     4.568    event_timing_reset_instance/rst_done_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/C
                         clock pessimism             -0.430     4.117    
                         clock uncertainty            0.210     4.327    
    SLICE_X101Y105       FDRE (Hold_fdre_C_R)        -0.018     4.309    event_timing_reset_instance/glBCID_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.568    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.141ns (18.097%)  route 0.638ns (81.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.638     4.568    event_timing_reset_instance/rst_done_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/C
                         clock pessimism             -0.430     4.117    
                         clock uncertainty            0.210     4.327    
    SLICE_X101Y105       FDRE (Hold_fdre_C_R)        -0.018     4.309    event_timing_reset_instance/glBCID_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.568    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/glBCID_i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.813%)  route 0.751ns (84.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.584     3.789    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141     3.930 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.751     4.680    event_timing_reset_instance/rst_done_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/C
                         clock pessimism             -0.430     4.117    
                         clock uncertainty            0.210     4.327    
    SLICE_X101Y106       FDRE (Hold_fdre_C_R)        -0.018     4.309    event_timing_reset_instance/glBCID_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.680    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_10_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 daq_enable_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.336ns  (logic 0.589ns (11.039%)  route 4.747ns (88.961%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.852ns = ( 108.852 - 100.000 ) 
    Source Clock Delay      (SCD):    6.720ns = ( 102.720 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.473   102.720    userclk2
    SLICE_X37Y123        FDRE                                         r  daq_enable_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.379   103.099 r  daq_enable_i_reg/Q
                         net (fo=92, routed)          3.124   106.224    event_timing_reset_instance/out
    SLICE_X100Y105       LUT4 (Prop_lut4_I3_O)        0.105   106.329 r  event_timing_reset_instance/rst_i_i_2/O
                         net (fo=1, routed)           1.622   107.951    event_timing_reset_instance/rst_i_i_2_n_0
    SLICE_X100Y105       LUT6 (Prop_lut6_I0_O)        0.105   108.056 r  event_timing_reset_instance/rst_i_i_1/O
                         net (fo=1, routed)           0.000   108.056    event_timing_reset_instance/rst_i0
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.303   108.852    event_timing_reset_instance/clk_10_o
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/C
                         clock pessimism              0.000   108.852    
                         clock uncertainty           -0.303   108.549    
    SLICE_X100Y105       FDRE (Setup_fdre_C_D)        0.072   108.621    event_timing_reset_instance/rst_i_reg
  -------------------------------------------------------------------
                         required time                        108.621    
                         arrival time                        -108.056    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 packet_formation_instance/pfBusy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.254ns (9.860%)  route 2.322ns (90.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.576     2.655    packet_formation_instance/clk
    SLICE_X68Y135        FDRE                                         r  packet_formation_instance/pfBusy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDRE (Prop_fdre_C_Q)         0.164     2.819 f  packet_formation_instance/pfBusy_i_reg/Q
                         net (fo=4, routed)           1.548     4.366    event_timing_reset_instance/probe3[0]
    SLICE_X100Y105       LUT4 (Prop_lut4_I0_O)        0.045     4.411 r  event_timing_reset_instance/rst_i_i_2/O
                         net (fo=1, routed)           0.774     5.186    event_timing_reset_instance/rst_i_i_2_n_0
    SLICE_X100Y105       LUT6 (Prop_lut6_I0_O)        0.045     5.231 r  event_timing_reset_instance/rst_i_i_1/O
                         net (fo=1, routed)           0.000     5.231    event_timing_reset_instance/rst_i0
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.854     4.547    event_timing_reset_instance/clk_10_o
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/C
                         clock pessimism              0.000     4.547    
                         clock uncertainty            0.303     4.850    
    SLICE_X100Y105       FDRE (Hold_fdre_C_D)         0.120     4.970    event_timing_reset_instance/rst_i_reg
  -------------------------------------------------------------------
                         required time                         -4.970    
                         arrival time                           5.231    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_10_phase45_o_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.091ns,  Total Violation       -0.181ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.548ns  (logic 0.538ns (9.696%)  route 5.010ns (90.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    6.663ns = ( 102.663 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.416   102.663    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.433   103.096 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          1.548   104.645    event_timing_reset_instance/reset_latched
    SLICE_X94Y101        LUT5 (Prop_lut5_I0_O)        0.105   104.750 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.462   108.212    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/C
                         clock pessimism              0.000   108.847    
                         clock uncertainty           -0.303   108.544    
    SLICE_X92Y101        FDRE (Setup_fdre_C_R)       -0.423   108.121    event_timing_reset_instance/vmm_ena_vec_i_reg[5]
  -------------------------------------------------------------------
                         required time                        108.121    
                         arrival time                        -108.212    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.548ns  (logic 0.538ns (9.696%)  route 5.010ns (90.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    6.663ns = ( 102.663 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.416   102.663    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.433   103.096 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          1.548   104.645    event_timing_reset_instance/reset_latched
    SLICE_X94Y101        LUT5 (Prop_lut5_I0_O)        0.105   104.750 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.462   108.212    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/C
                         clock pessimism              0.000   108.847    
                         clock uncertainty           -0.303   108.544    
    SLICE_X92Y101        FDRE (Setup_fdre_C_R)       -0.423   108.121    event_timing_reset_instance/vmm_ena_vec_i_reg[6]
  -------------------------------------------------------------------
                         required time                        108.121    
                         arrival time                        -108.212    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.451ns  (logic 0.538ns (9.870%)  route 4.913ns (90.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    6.663ns = ( 102.663 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.416   102.663    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.433   103.096 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          1.548   104.645    event_timing_reset_instance/reset_latched
    SLICE_X94Y101        LUT5 (Prop_lut5_I0_O)        0.105   104.750 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.364   108.114    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/C
                         clock pessimism              0.000   108.847    
                         clock uncertainty           -0.303   108.544    
    SLICE_X94Y102        FDRE (Setup_fdre_C_R)       -0.423   108.121    event_timing_reset_instance/vmm_ena_vec_i_reg[7]
  -------------------------------------------------------------------
                         required time                        108.121    
                         arrival time                        -108.114    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.451ns  (logic 0.538ns (9.870%)  route 4.913ns (90.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    6.663ns = ( 102.663 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.416   102.663    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.433   103.096 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          1.548   104.645    event_timing_reset_instance/reset_latched
    SLICE_X94Y101        LUT5 (Prop_lut5_I0_O)        0.105   104.750 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           3.364   108.114    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[8]/C
                         clock pessimism              0.000   108.847    
                         clock uncertainty           -0.303   108.544    
    SLICE_X94Y102        FDRE (Setup_fdre_C_R)       -0.423   108.121    event_timing_reset_instance/vmm_ena_vec_i_reg[8]
  -------------------------------------------------------------------
                         required time                        108.121    
                         arrival time                        -108.114    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.641ns  (logic 0.538ns (9.537%)  route 5.103ns (90.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    6.663ns = ( 102.663 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.416   102.663    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.433   103.096 f  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          1.565   104.661    event_timing_reset_instance/reset_latched
    SLICE_X93Y101        LUT5 (Prop_lut5_I4_O)        0.105   104.767 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           3.538   108.304    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
                         clock pessimism              0.000   108.847    
                         clock uncertainty           -0.303   108.544    
    SLICE_X95Y101        FDRE (Setup_fdre_C_CE)      -0.168   108.376    event_timing_reset_instance/vmm_ena_vec_i_reg[1]
  -------------------------------------------------------------------
                         required time                        108.376    
                         arrival time                        -108.304    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.641ns  (logic 0.538ns (9.537%)  route 5.103ns (90.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    6.663ns = ( 102.663 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.416   102.663    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.433   103.096 f  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          1.565   104.661    event_timing_reset_instance/reset_latched
    SLICE_X93Y101        LUT5 (Prop_lut5_I4_O)        0.105   104.767 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           3.538   108.304    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
                         clock pessimism              0.000   108.847    
                         clock uncertainty           -0.303   108.544    
    SLICE_X95Y101        FDRE (Setup_fdre_C_CE)      -0.168   108.376    event_timing_reset_instance/vmm_ena_vec_i_reg[2]
  -------------------------------------------------------------------
                         required time                        108.376    
                         arrival time                        -108.304    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.641ns  (logic 0.538ns (9.537%)  route 5.103ns (90.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    6.663ns = ( 102.663 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.416   102.663    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.433   103.096 f  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          1.565   104.661    event_timing_reset_instance/reset_latched
    SLICE_X93Y101        LUT5 (Prop_lut5_I4_O)        0.105   104.767 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           3.538   108.304    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
                         clock pessimism              0.000   108.847    
                         clock uncertainty           -0.303   108.544    
    SLICE_X95Y101        FDRE (Setup_fdre_C_CE)      -0.168   108.376    event_timing_reset_instance/vmm_ena_vec_i_reg[3]
  -------------------------------------------------------------------
                         required time                        108.376    
                         arrival time                        -108.304    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.641ns  (logic 0.538ns (9.537%)  route 5.103ns (90.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    6.663ns = ( 102.663 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.416   102.663    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.433   103.096 f  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          1.565   104.661    event_timing_reset_instance/reset_latched
    SLICE_X93Y101        LUT5 (Prop_lut5_I4_O)        0.105   104.767 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           3.538   108.304    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[4]/C
                         clock pessimism              0.000   108.847    
                         clock uncertainty           -0.303   108.544    
    SLICE_X95Y101        FDRE (Setup_fdre_C_CE)      -0.168   108.376    event_timing_reset_instance/vmm_ena_vec_i_reg[4]
  -------------------------------------------------------------------
                         required time                        108.376    
                         arrival time                        -108.304    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.673ns  (logic 0.538ns (9.484%)  route 5.135ns (90.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    6.663ns = ( 102.663 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.416   102.663    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.433   103.096 f  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          1.565   104.661    event_timing_reset_instance/reset_latched
    SLICE_X93Y101        LUT5 (Prop_lut5_I4_O)        0.105   104.767 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           3.570   108.336    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/C
                         clock pessimism              0.000   108.847    
                         clock uncertainty           -0.303   108.544    
    SLICE_X92Y101        FDRE (Setup_fdre_C_CE)      -0.136   108.408    event_timing_reset_instance/vmm_ena_vec_i_reg[5]
  -------------------------------------------------------------------
                         required time                        108.408    
                         arrival time                        -108.336    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_10_phase45_o_clk_wiz_0 rise@100.000ns - clkout0 rise@96.000ns)
  Data Path Delay:        5.673ns  (logic 0.538ns (9.484%)  route 5.135ns (90.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 108.847 - 100.000 ) 
    Source Clock Delay      (SCD):    6.663ns = ( 102.663 - 96.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   96.000    96.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    96.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    97.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    97.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    99.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    99.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061   101.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081   101.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.416   102.663    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.433   103.096 f  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          1.565   104.661    event_timing_reset_instance/reset_latched
    SLICE_X93Y101        LUT5 (Prop_lut5_I4_O)        0.105   104.767 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_2/O
                         net (fo=8, routed)           3.570   108.336    event_timing_reset_instance/vmm_ena_vec_i[8]_i_2_n_0
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868   100.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   101.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452   103.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   103.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700   105.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   105.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224   107.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077   107.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535   109.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.324   105.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712   107.472    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   107.549 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.298   108.847    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/C
                         clock pessimism              0.000   108.847    
                         clock uncertainty           -0.303   108.544    
    SLICE_X92Y101        FDRE (Setup_fdre_C_CE)      -0.136   108.408    event_timing_reset_instance/vmm_ena_vec_i_reg[6]
  -------------------------------------------------------------------
                         required time                        108.408    
                         arrival time                        -108.336    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.164ns (7.067%)  route 2.157ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        1.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     2.829 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          2.157     4.985    event_timing_reset_instance/reset_latched
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.848     4.541    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[1]/C
                         clock pessimism              0.000     4.541    
                         clock uncertainty            0.303     4.844    
    SLICE_X91Y101        FDRE (Hold_fdre_C_CE)       -0.039     4.805    event_timing_reset_instance/FSM_onehot_state_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.805    
                         arrival time                           4.985    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.164ns (7.067%)  route 2.157ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        1.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     2.829 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          2.157     4.985    event_timing_reset_instance/reset_latched
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.848     4.541    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/C
                         clock pessimism              0.000     4.541    
                         clock uncertainty            0.303     4.844    
    SLICE_X91Y101        FDRE (Hold_fdre_C_CE)       -0.039     4.805    event_timing_reset_instance/FSM_onehot_state_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.805    
                         arrival time                           4.985    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.164ns (7.067%)  route 2.157ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        1.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     2.829 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          2.157     4.985    event_timing_reset_instance/reset_latched
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.848     4.541    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/C
                         clock pessimism              0.000     4.541    
                         clock uncertainty            0.303     4.844    
    SLICE_X91Y101        FDRE (Hold_fdre_C_CE)       -0.039     4.805    event_timing_reset_instance/FSM_onehot_state_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.805    
                         arrival time                           4.985    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/rst_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.209ns (8.418%)  route 2.274ns (91.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.548ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     2.829 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          2.274     5.102    event_timing_reset_instance/reset_latched
    SLICE_X101Y102       LUT5 (Prop_lut5_I0_O)        0.045     5.147 r  event_timing_reset_instance/rst_done_i_1/O
                         net (fo=1, routed)           0.000     5.147    event_timing_reset_instance/rst_done_i_1_n_0
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.855     4.548    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
                         clock pessimism              0.000     4.548    
                         clock uncertainty            0.303     4.851    
    SLICE_X101Y102       FDRE (Hold_fdre_C_D)         0.091     4.942    event_timing_reset_instance/rst_done_reg
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.147    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.164ns (6.666%)  route 2.296ns (93.334%))
  Logic Levels:           0  
  Clock Path Skew:        1.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     2.829 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          2.296     5.125    event_timing_reset_instance/reset_latched
    SLICE_X98Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.853     4.546    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X98Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[0]/C
                         clock pessimism              0.000     4.546    
                         clock uncertainty            0.303     4.849    
    SLICE_X98Y101        FDRE (Hold_fdre_C_CE)       -0.016     4.833    event_timing_reset_instance/FSM_onehot_state_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.833    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.209ns (8.094%)  route 2.373ns (91.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     2.829 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          0.755     3.584    event_timing_reset_instance/reset_latched
    SLICE_X94Y101        LUT5 (Prop_lut5_I0_O)        0.045     3.629 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           1.618     5.247    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.851     4.544    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.303     4.847    
    SLICE_X95Y101        FDRE (Hold_fdre_C_R)        -0.018     4.829    event_timing_reset_instance/vmm_ena_vec_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.829    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.209ns (8.094%)  route 2.373ns (91.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     2.829 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          0.755     3.584    event_timing_reset_instance/reset_latched
    SLICE_X94Y101        LUT5 (Prop_lut5_I0_O)        0.045     3.629 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           1.618     5.247    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.851     4.544    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.303     4.847    
    SLICE_X95Y101        FDRE (Hold_fdre_C_R)        -0.018     4.829    event_timing_reset_instance/vmm_ena_vec_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.829    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.209ns (8.094%)  route 2.373ns (91.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     2.829 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          0.755     3.584    event_timing_reset_instance/reset_latched
    SLICE_X94Y101        LUT5 (Prop_lut5_I0_O)        0.045     3.629 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           1.618     5.247    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.851     4.544    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.303     4.847    
    SLICE_X95Y101        FDRE (Hold_fdre_C_R)        -0.018     4.829    event_timing_reset_instance/vmm_ena_vec_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.829    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.209ns (8.094%)  route 2.373ns (91.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     2.829 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          0.755     3.584    event_timing_reset_instance/reset_latched
    SLICE_X94Y101        LUT5 (Prop_lut5_I0_O)        0.045     3.629 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           1.618     5.247    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.851     4.544    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[4]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.303     4.847    
    SLICE_X95Y101        FDRE (Hold_fdre_C_R)        -0.018     4.829    event_timing_reset_instance/vmm_ena_vec_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.829    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/reset_latched_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            event_timing_reset_instance/vmm_ena_vec_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_phase45_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_phase45_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.209ns (7.933%)  route 2.426ns (92.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     2.829 r  event_timing_reset_instance/reset_latched_i_reg/Q
                         net (fo=10, routed)          0.755     3.584    event_timing_reset_instance/reset_latched
    SLICE_X94Y101        LUT5 (Prop_lut5_I0_O)        0.045     3.629 r  event_timing_reset_instance/vmm_ena_vec_i[8]_i_1/O
                         net (fo=8, routed)           1.670     5.299    event_timing_reset_instance/vmm_ena_vec_i[8]_i_1_n_0
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.851     4.544    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.303     4.847    
    SLICE_X94Y102        FDRE (Hold_fdre_C_R)         0.009     4.856    event_timing_reset_instance/vmm_ena_vec_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           5.299    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_200_o_clk_wiz_0

Setup :           26  Failing Endpoints,  Worst Slack       -3.660ns,  Total Violation      -77.372ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.660ns  (required time - arrival time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_sample_size_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/st_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_200_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        6.610ns  (logic 1.205ns (18.229%)  route 5.405ns (81.771%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.843ns = ( 33.843 - 25.000 ) 
    Source Clock Delay      (SCD):    6.656ns = ( 30.656 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.409    30.656    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X62Y145        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_sample_size_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y145        FDSE (Prop_fdse_C_Q)         0.433    31.089 r  udp_din_conf_block/fpga_config_logic/xadc_sample_size_reg[5]/Q
                         net (fo=1, routed)           1.963    33.052    xadc_instance/xadc_sample_size[5]
    SLICE_X63Y146        LUT6 (Prop_lut6_I0_O)        0.105    33.157 r  xadc_instance/st[2]_i_6/O
                         net (fo=1, routed)           0.000    33.157    xadc_instance/st[2]_i_6_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.614 f  xadc_instance/st_reg[2]_i_3/CO[3]
                         net (fo=4, routed)           1.367    34.981    xadc_instance/st1
    SLICE_X63Y145        LUT6 (Prop_lut6_I3_O)        0.105    35.086 r  xadc_instance/st[0]_i_2/O
                         net (fo=1, routed)           2.076    37.162    xadc_instance/st[0]_i_2_n_0
    SLICE_X65Y145        LUT6 (Prop_lut6_I5_O)        0.105    37.267 r  xadc_instance/st[0]_i_1/O
                         net (fo=1, routed)           0.000    37.267    xadc_instance/st[0]_i_1_n_0
    SLICE_X65Y145        FDRE                                         r  xadc_instance/st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.294    33.843    xadc_instance/clk_200_o
    SLICE_X65Y145        FDRE                                         r  xadc_instance/st_reg[0]/C
                         clock pessimism              0.000    33.843    
                         clock uncertainty           -0.266    33.576    
    SLICE_X65Y145        FDRE (Setup_fdre_C_D)        0.030    33.606    xadc_instance/st_reg[0]
  -------------------------------------------------------------------
                         required time                         33.606    
                         arrival time                         -37.267    
  -------------------------------------------------------------------
                         slack                                 -3.660    

Slack (VIOLATED) :        -3.395ns  (required time - arrival time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_200_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        5.894ns  (logic 1.348ns (22.870%)  route 4.546ns (77.130%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 33.848 - 25.000 ) 
    Source Clock Delay      (SCD):    6.659ns = ( 30.659 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.412    30.659    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X58Y142        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDSE (Prop_fdse_C_Q)         0.379    31.038 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/Q
                         net (fo=1, routed)           1.766    32.804    xadc_instance/xadc_delay[5]
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.105    32.909 r  xadc_instance/st[1]_i_8/O
                         net (fo=1, routed)           0.000    32.909    xadc_instance/st[1]_i_8_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.366 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.366    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.498 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    34.649    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    34.924 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.629    36.554    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y145        FDRE                                         r  xadc_instance/delay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    33.848    xadc_instance/clk_200_o
    SLICE_X60Y145        FDRE                                         r  xadc_instance/delay_reg[17]/C
                         clock pessimism              0.000    33.848    
                         clock uncertainty           -0.266    33.581    
    SLICE_X60Y145        FDRE (Setup_fdre_C_R)       -0.423    33.158    xadc_instance/delay_reg[17]
  -------------------------------------------------------------------
                         required time                         33.158    
                         arrival time                         -36.554    
  -------------------------------------------------------------------
                         slack                                 -3.395    

Slack (VIOLATED) :        -3.368ns  (required time - arrival time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_200_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        5.867ns  (logic 1.348ns (22.975%)  route 4.519ns (77.025%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 33.848 - 25.000 ) 
    Source Clock Delay      (SCD):    6.659ns = ( 30.659 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.412    30.659    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X58Y142        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDSE (Prop_fdse_C_Q)         0.379    31.038 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/Q
                         net (fo=1, routed)           1.766    32.804    xadc_instance/xadc_delay[5]
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.105    32.909 r  xadc_instance/st[1]_i_8/O
                         net (fo=1, routed)           0.000    32.909    xadc_instance/st[1]_i_8_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.366 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.366    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.498 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    34.649    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    34.924 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.602    36.527    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    33.848    xadc_instance/clk_200_o
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[5]/C
                         clock pessimism              0.000    33.848    
                         clock uncertainty           -0.266    33.581    
    SLICE_X60Y142        FDRE (Setup_fdre_C_R)       -0.423    33.158    xadc_instance/delay_reg[5]
  -------------------------------------------------------------------
                         required time                         33.158    
                         arrival time                         -36.527    
  -------------------------------------------------------------------
                         slack                                 -3.368    

Slack (VIOLATED) :        -3.368ns  (required time - arrival time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_200_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        5.867ns  (logic 1.348ns (22.975%)  route 4.519ns (77.025%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 33.848 - 25.000 ) 
    Source Clock Delay      (SCD):    6.659ns = ( 30.659 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.412    30.659    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X58Y142        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDSE (Prop_fdse_C_Q)         0.379    31.038 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/Q
                         net (fo=1, routed)           1.766    32.804    xadc_instance/xadc_delay[5]
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.105    32.909 r  xadc_instance/st[1]_i_8/O
                         net (fo=1, routed)           0.000    32.909    xadc_instance/st[1]_i_8_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.366 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.366    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.498 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    34.649    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    34.924 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.602    36.527    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    33.848    xadc_instance/clk_200_o
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[6]/C
                         clock pessimism              0.000    33.848    
                         clock uncertainty           -0.266    33.581    
    SLICE_X60Y142        FDRE (Setup_fdre_C_R)       -0.423    33.158    xadc_instance/delay_reg[6]
  -------------------------------------------------------------------
                         required time                         33.158    
                         arrival time                         -36.527    
  -------------------------------------------------------------------
                         slack                                 -3.368    

Slack (VIOLATED) :        -3.368ns  (required time - arrival time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_200_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        5.867ns  (logic 1.348ns (22.975%)  route 4.519ns (77.025%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 33.848 - 25.000 ) 
    Source Clock Delay      (SCD):    6.659ns = ( 30.659 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.412    30.659    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X58Y142        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDSE (Prop_fdse_C_Q)         0.379    31.038 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/Q
                         net (fo=1, routed)           1.766    32.804    xadc_instance/xadc_delay[5]
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.105    32.909 r  xadc_instance/st[1]_i_8/O
                         net (fo=1, routed)           0.000    32.909    xadc_instance/st[1]_i_8_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.366 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.366    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.498 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    34.649    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    34.924 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.602    36.527    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    33.848    xadc_instance/clk_200_o
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[7]/C
                         clock pessimism              0.000    33.848    
                         clock uncertainty           -0.266    33.581    
    SLICE_X60Y142        FDRE (Setup_fdre_C_R)       -0.423    33.158    xadc_instance/delay_reg[7]
  -------------------------------------------------------------------
                         required time                         33.158    
                         arrival time                         -36.527    
  -------------------------------------------------------------------
                         slack                                 -3.368    

Slack (VIOLATED) :        -3.368ns  (required time - arrival time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_200_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        5.867ns  (logic 1.348ns (22.975%)  route 4.519ns (77.025%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.848ns = ( 33.848 - 25.000 ) 
    Source Clock Delay      (SCD):    6.659ns = ( 30.659 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.412    30.659    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X58Y142        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDSE (Prop_fdse_C_Q)         0.379    31.038 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/Q
                         net (fo=1, routed)           1.766    32.804    xadc_instance/xadc_delay[5]
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.105    32.909 r  xadc_instance/st[1]_i_8/O
                         net (fo=1, routed)           0.000    32.909    xadc_instance/st[1]_i_8_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.366 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.366    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.498 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    34.649    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    34.924 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.602    36.527    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.299    33.848    xadc_instance/clk_200_o
    SLICE_X60Y142        FDRE                                         r  xadc_instance/delay_reg[8]/C
                         clock pessimism              0.000    33.848    
                         clock uncertainty           -0.266    33.581    
    SLICE_X60Y142        FDRE (Setup_fdre_C_R)       -0.423    33.158    xadc_instance/delay_reg[8]
  -------------------------------------------------------------------
                         required time                         33.158    
                         arrival time                         -36.527    
  -------------------------------------------------------------------
                         slack                                 -3.368    

Slack (VIOLATED) :        -3.330ns  (required time - arrival time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_200_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        5.828ns  (logic 1.348ns (23.128%)  route 4.480ns (76.872%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 33.847 - 25.000 ) 
    Source Clock Delay      (SCD):    6.659ns = ( 30.659 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.412    30.659    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X58Y142        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDSE (Prop_fdse_C_Q)         0.379    31.038 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/Q
                         net (fo=1, routed)           1.766    32.804    xadc_instance/xadc_delay[5]
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.105    32.909 r  xadc_instance/st[1]_i_8/O
                         net (fo=1, routed)           0.000    32.909    xadc_instance/st[1]_i_8_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.366 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.366    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.498 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    34.649    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    34.924 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.563    36.488    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.298    33.847    xadc_instance/clk_200_o
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[1]/C
                         clock pessimism              0.000    33.847    
                         clock uncertainty           -0.266    33.580    
    SLICE_X60Y141        FDRE (Setup_fdre_C_R)       -0.423    33.157    xadc_instance/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         33.157    
                         arrival time                         -36.488    
  -------------------------------------------------------------------
                         slack                                 -3.330    

Slack (VIOLATED) :        -3.330ns  (required time - arrival time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_200_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        5.828ns  (logic 1.348ns (23.128%)  route 4.480ns (76.872%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 33.847 - 25.000 ) 
    Source Clock Delay      (SCD):    6.659ns = ( 30.659 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.412    30.659    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X58Y142        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDSE (Prop_fdse_C_Q)         0.379    31.038 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/Q
                         net (fo=1, routed)           1.766    32.804    xadc_instance/xadc_delay[5]
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.105    32.909 r  xadc_instance/st[1]_i_8/O
                         net (fo=1, routed)           0.000    32.909    xadc_instance/st[1]_i_8_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.366 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.366    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.498 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    34.649    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    34.924 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.563    36.488    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.298    33.847    xadc_instance/clk_200_o
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[2]/C
                         clock pessimism              0.000    33.847    
                         clock uncertainty           -0.266    33.580    
    SLICE_X60Y141        FDRE (Setup_fdre_C_R)       -0.423    33.157    xadc_instance/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         33.157    
                         arrival time                         -36.488    
  -------------------------------------------------------------------
                         slack                                 -3.330    

Slack (VIOLATED) :        -3.330ns  (required time - arrival time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_200_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        5.828ns  (logic 1.348ns (23.128%)  route 4.480ns (76.872%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 33.847 - 25.000 ) 
    Source Clock Delay      (SCD):    6.659ns = ( 30.659 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.412    30.659    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X58Y142        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDSE (Prop_fdse_C_Q)         0.379    31.038 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/Q
                         net (fo=1, routed)           1.766    32.804    xadc_instance/xadc_delay[5]
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.105    32.909 r  xadc_instance/st[1]_i_8/O
                         net (fo=1, routed)           0.000    32.909    xadc_instance/st[1]_i_8_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.366 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.366    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.498 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    34.649    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    34.924 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.563    36.488    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.298    33.847    xadc_instance/clk_200_o
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[3]/C
                         clock pessimism              0.000    33.847    
                         clock uncertainty           -0.266    33.580    
    SLICE_X60Y141        FDRE (Setup_fdre_C_R)       -0.423    33.157    xadc_instance/delay_reg[3]
  -------------------------------------------------------------------
                         required time                         33.157    
                         arrival time                         -36.488    
  -------------------------------------------------------------------
                         slack                                 -3.330    

Slack (VIOLATED) :        -3.330ns  (required time - arrival time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_200_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        5.828ns  (logic 1.348ns (23.128%)  route 4.480ns (76.872%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        2.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.847ns = ( 33.847 - 25.000 ) 
    Source Clock Delay      (SCD):    6.659ns = ( 30.659 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.412    30.659    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X58Y142        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDSE (Prop_fdse_C_Q)         0.379    31.038 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[5]/Q
                         net (fo=1, routed)           1.766    32.804    xadc_instance/xadc_delay[5]
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.105    32.909 r  xadc_instance/st[1]_i_8/O
                         net (fo=1, routed)           0.000    32.909    xadc_instance/st[1]_i_8_n_0
    SLICE_X59Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.366 r  xadc_instance/st_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.366    xadc_instance/st_reg[1]_i_3_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.498 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.151    34.649    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.275    34.924 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          1.563    36.488    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.298    33.847    xadc_instance/clk_200_o
    SLICE_X60Y141        FDRE                                         r  xadc_instance/delay_reg[4]/C
                         clock pessimism              0.000    33.847    
                         clock uncertainty           -0.266    33.580    
    SLICE_X60Y141        FDRE (Setup_fdre_C_R)       -0.423    33.157    xadc_instance/delay_reg[4]
  -------------------------------------------------------------------
                         required time                         33.157    
                         arrival time                         -36.488    
  -------------------------------------------------------------------
                         slack                                 -3.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xadc_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/vmm_id_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.209ns (8.728%)  route 2.186ns (91.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.582     2.661    userclk2
    SLICE_X64Y144        FDRE                                         r  xadc_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.164     2.825 f  xadc_start_reg/Q
                         net (fo=7, routed)           2.186     5.010    xadc_instance/xadc_start_reg_0
    SLICE_X64Y146        LUT5 (Prop_lut5_I1_O)        0.045     5.055 r  xadc_instance/vmm_id_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     5.055    xadc_instance/vmm_id_sel[0]_i_1_n_0
    SLICE_X64Y146        FDRE                                         r  xadc_instance/vmm_id_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.851     4.544    xadc_instance/clk_200_o
    SLICE_X64Y146        FDRE                                         r  xadc_instance/vmm_id_sel_reg[0]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.266     4.811    
    SLICE_X64Y146        FDRE (Hold_fdre_C_D)         0.121     4.932    xadc_instance/vmm_id_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.932    
                         arrival time                           5.055    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.428ns (17.775%)  route 1.980ns (82.225%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        1.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.584     2.663    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X59Y141        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDSE (Prop_fdse_C_Q)         0.141     2.804 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[14]/Q
                         net (fo=1, routed)           0.887     3.691    xadc_instance/xadc_delay[14]
    SLICE_X59Y143        LUT6 (Prop_lut6_I0_O)        0.045     3.736 r  xadc_instance/st[1]_i_5/O
                         net (fo=1, routed)           0.000     3.736    xadc_instance/st[1]_i_5_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     3.864 f  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           1.092     4.957    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X64Y147        LUT6 (Prop_lut6_I0_O)        0.114     5.071 r  xadc_instance/st[1]_i_1/O
                         net (fo=1, routed)           0.000     5.071    xadc_instance/st[1]_i_1_n_0
    SLICE_X64Y147        FDRE                                         r  xadc_instance/st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.852     4.545    xadc_instance/clk_200_o
    SLICE_X64Y147        FDRE                                         r  xadc_instance/st_reg[1]/C
                         clock pessimism              0.000     4.545    
                         clock uncertainty            0.266     4.812    
    SLICE_X64Y147        FDRE (Hold_fdre_C_D)         0.120     4.932    xadc_instance/st_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.932    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 xadc_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/xadc_busy_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.209ns (8.704%)  route 2.192ns (91.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.582     2.661    userclk2
    SLICE_X64Y144        FDRE                                         r  xadc_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.164     2.825 r  xadc_start_reg/Q
                         net (fo=7, routed)           2.192     5.017    xadc_instance/xadc_start_reg_0
    SLICE_X65Y145        LUT6 (Prop_lut6_I3_O)        0.045     5.062 r  xadc_instance/xadc_busy_r_i_1/O
                         net (fo=1, routed)           0.000     5.062    xadc_instance/xadc_busy_r_i_1_n_0
    SLICE_X65Y145        FDRE                                         r  xadc_instance/xadc_busy_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.851     4.544    xadc_instance/clk_200_o
    SLICE_X65Y145        FDRE                                         r  xadc_instance/xadc_busy_r_reg/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.266     4.811    
    SLICE_X65Y145        FDRE (Hold_fdre_C_D)         0.092     4.903    xadc_instance/xadc_busy_r_reg
  -------------------------------------------------------------------
                         required time                         -4.903    
                         arrival time                           5.062    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 xadc_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/vmm_id_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.209ns (8.521%)  route 2.244ns (91.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.582     2.661    userclk2
    SLICE_X64Y144        FDRE                                         r  xadc_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.164     2.825 f  xadc_start_reg/Q
                         net (fo=7, routed)           2.244     5.068    xadc_instance/xadc_start_reg_0
    SLICE_X64Y146        LUT5 (Prop_lut5_I1_O)        0.045     5.113 r  xadc_instance/vmm_id_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     5.113    xadc_instance/vmm_id_sel[1]_i_1_n_0
    SLICE_X64Y146        FDRE                                         r  xadc_instance/vmm_id_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.851     4.544    xadc_instance/clk_200_o
    SLICE_X64Y146        FDRE                                         r  xadc_instance/vmm_id_sel_reg[1]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.266     4.811    
    SLICE_X64Y146        FDRE (Hold_fdre_C_D)         0.120     4.931    xadc_instance/vmm_id_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.931    
                         arrival time                           5.113    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FIFO2UDP_instance/packet_len_fifo_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.254ns (10.329%)  route 2.205ns (89.671%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.580     2.659    FIFO2UDP_instance/packet_len_fifo_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X68Y146        FDSE                                         r  FIFO2UDP_instance/packet_len_fifo_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y146        FDSE (Prop_fdse_C_Q)         0.164     2.823 f  FIFO2UDP_instance/packet_len_fifo_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=4, routed)           1.156     3.979    FIFO2UDP_instance/fifo_empty_len
    SLICE_X65Y145        LUT3 (Prop_lut3_I2_O)        0.045     4.024 r  FIFO2UDP_instance/st[2]_i_2/O
                         net (fo=3, routed)           1.049     5.073    xadc_instance/xadc_start_reg
    SLICE_X64Y147        LUT6 (Prop_lut6_I0_O)        0.045     5.118 r  xadc_instance/st[2]_i_1/O
                         net (fo=1, routed)           0.000     5.118    xadc_instance/st[2]_i_1_n_0
    SLICE_X64Y147        FDRE                                         r  xadc_instance/st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.852     4.545    xadc_instance/clk_200_o
    SLICE_X64Y147        FDRE                                         r  xadc_instance/st_reg[2]/C
                         clock pessimism              0.000     4.545    
                         clock uncertainty            0.266     4.812    
    SLICE_X64Y147        FDRE (Hold_fdre_C_D)         0.121     4.933    xadc_instance/st_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           5.118    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 xadc_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/vmm_id_sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.254ns (10.160%)  route 2.246ns (89.840%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.582     2.661    userclk2
    SLICE_X64Y144        FDRE                                         r  xadc_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.164     2.825 r  xadc_start_reg/Q
                         net (fo=7, routed)           1.178     4.002    xadc_instance/xadc_start_reg_0
    SLICE_X64Y146        LUT4 (Prop_lut4_I1_O)        0.045     4.047 r  xadc_instance/vmm_id_sel[2]_i_2/O
                         net (fo=1, routed)           1.069     5.116    xadc_instance/vmm_id_sel[2]_i_2_n_0
    SLICE_X64Y146        LUT5 (Prop_lut5_I3_O)        0.045     5.161 r  xadc_instance/vmm_id_sel[2]_i_1/O
                         net (fo=1, routed)           0.000     5.161    xadc_instance/vmm_id_sel[2]_i_1_n_0
    SLICE_X64Y146        FDRE                                         r  xadc_instance/vmm_id_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.851     4.544    xadc_instance/clk_200_o
    SLICE_X64Y146        FDRE                                         r  xadc_instance/vmm_id_sel_reg[2]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.266     4.811    
    SLICE_X64Y146        FDRE (Hold_fdre_C_D)         0.121     4.932    xadc_instance/vmm_id_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.932    
                         arrival time                           5.161    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FIFO2UDP_instance/packet_len_fifo_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/st_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.254ns (10.094%)  route 2.262ns (89.906%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.580     2.659    FIFO2UDP_instance/packet_len_fifo_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X68Y146        FDSE                                         r  FIFO2UDP_instance/packet_len_fifo_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y146        FDSE (Prop_fdse_C_Q)         0.164     2.823 f  FIFO2UDP_instance/packet_len_fifo_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=4, routed)           1.156     3.979    FIFO2UDP_instance/fifo_empty_len
    SLICE_X65Y145        LUT3 (Prop_lut3_I2_O)        0.045     4.024 r  FIFO2UDP_instance/st[2]_i_2/O
                         net (fo=3, routed)           1.106     5.130    xadc_instance/xadc_start_reg
    SLICE_X65Y145        LUT6 (Prop_lut6_I4_O)        0.045     5.175 r  xadc_instance/st[0]_i_1/O
                         net (fo=1, routed)           0.000     5.175    xadc_instance/st[0]_i_1_n_0
    SLICE_X65Y145        FDRE                                         r  xadc_instance/st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.851     4.544    xadc_instance/clk_200_o
    SLICE_X65Y145        FDRE                                         r  xadc_instance/st_reg[0]/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.266     4.811    
    SLICE_X65Y145        FDRE (Hold_fdre_C_D)         0.091     4.902    xadc_instance/st_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           5.175    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_sample_size_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/write_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.346ns (13.482%)  route 2.220ns (86.518%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.583     2.662    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X63Y145        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_sample_size_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDSE (Prop_fdse_C_Q)         0.141     2.803 r  udp_din_conf_block/fpga_config_logic/xadc_sample_size_reg[6]/Q
                         net (fo=1, routed)           0.969     3.772    xadc_instance/xadc_sample_size[6]
    SLICE_X63Y146        LUT6 (Prop_lut6_I5_O)        0.045     3.817 r  xadc_instance/st[2]_i_5/O
                         net (fo=1, routed)           0.000     3.817    xadc_instance/st[2]_i_5_n_0
    SLICE_X63Y146        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.932 r  xadc_instance/st_reg[2]_i_3/CO[3]
                         net (fo=4, routed)           1.251     5.183    xadc_instance/st1
    SLICE_X64Y147        LUT6 (Prop_lut6_I3_O)        0.045     5.228 r  xadc_instance/write_start_i_1/O
                         net (fo=1, routed)           0.000     5.228    xadc_instance/write_start_i_1_n_0
    SLICE_X64Y147        FDRE                                         r  xadc_instance/write_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.852     4.545    xadc_instance/clk_200_o
    SLICE_X64Y147        FDRE                                         r  xadc_instance/write_start_reg/C
                         clock pessimism              0.000     4.545    
                         clock uncertainty            0.266     4.812    
    SLICE_X64Y147        FDRE (Hold_fdre_C_D)         0.121     4.933    xadc_instance/write_start_reg
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           5.228    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.428ns (15.521%)  route 2.330ns (84.479%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.584     2.663    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X59Y141        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDSE (Prop_fdse_C_Q)         0.141     2.804 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[14]/Q
                         net (fo=1, routed)           0.887     3.691    xadc_instance/xadc_delay[14]
    SLICE_X59Y143        LUT6 (Prop_lut6_I0_O)        0.045     3.736 r  xadc_instance/st[1]_i_5/O
                         net (fo=1, routed)           0.000     3.736    xadc_instance/st[1]_i_5_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     3.864 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.636     4.500    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.114     4.614 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          0.806     5.420    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y144        FDRE                                         r  xadc_instance/delay_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.854     4.547    xadc_instance/clk_200_o
    SLICE_X60Y144        FDRE                                         r  xadc_instance/delay_reg[13]/C
                         clock pessimism              0.000     4.547    
                         clock uncertainty            0.266     4.814    
    SLICE_X60Y144        FDRE (Hold_fdre_C_R)         0.009     4.823    xadc_instance/delay_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           5.420    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 udp_din_conf_block/fpga_config_logic/xadc_delay_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xadc_instance/delay_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.428ns (15.521%)  route 2.330ns (84.479%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.584     2.663    udp_din_conf_block/fpga_config_logic/clk_125
    SLICE_X59Y141        FDSE                                         r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDSE (Prop_fdse_C_Q)         0.141     2.804 r  udp_din_conf_block/fpga_config_logic/xadc_delay_reg[14]/Q
                         net (fo=1, routed)           0.887     3.691    xadc_instance/xadc_delay[14]
    SLICE_X59Y143        LUT6 (Prop_lut6_I0_O)        0.045     3.736 r  xadc_instance/st[1]_i_5/O
                         net (fo=1, routed)           0.000     3.736    xadc_instance/st[1]_i_5_n_0
    SLICE_X59Y143        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     3.864 r  xadc_instance/st_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.636     4.500    xadc_instance/st_reg[1]_i_2_n_2
    SLICE_X59Y144        LUT4 (Prop_lut4_I2_O)        0.114     4.614 r  xadc_instance/delay[17]_i_1/O
                         net (fo=18, routed)          0.806     5.420    xadc_instance/delay[17]_i_1_n_0
    SLICE_X60Y144        FDRE                                         r  xadc_instance/delay_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.854     4.547    xadc_instance/clk_200_o
    SLICE_X60Y144        FDRE                                         r  xadc_instance/delay_reg[14]/C
                         clock pessimism              0.000     4.547    
                         clock uncertainty            0.266     4.814    
    SLICE_X60Y144        FDRE (Hold_fdre_C_R)         0.009     4.823    xadc_instance/delay_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.823    
                         arrival time                           5.420    
  -------------------------------------------------------------------
                         slack                                  0.597    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_o_clk_wiz_0
  To Clock:  clk_40_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 readout_vmm/reading_out_word_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/reading_out_word_stage1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.674ns  (logic 0.433ns (25.867%)  route 1.241ns (74.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.840ns = ( 33.840 - 25.000 ) 
    Source Clock Delay      (SCD):    9.436ns = ( 29.436 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.473    29.436    readout_vmm/clkDtProc
    SLICE_X36Y128        FDRE                                         r  readout_vmm/reading_out_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.433    29.869 r  readout_vmm/reading_out_word_reg/Q
                         net (fo=4, routed)           1.241    31.110    readout_vmm/reading_out_word
    SLICE_X44Y127        FDRE                                         r  readout_vmm/reading_out_word_stage1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.291    33.840    readout_vmm/clkTkProc
    SLICE_X44Y127        FDRE                                         r  readout_vmm/reading_out_word_stage1_reg/C
                         clock pessimism              0.326    34.166    
                         clock uncertainty           -0.192    33.974    
    SLICE_X44Y127        FDRE (Setup_fdre_C_D)       -0.004    33.970    readout_vmm/reading_out_word_stage1_reg
  -------------------------------------------------------------------
                         required time                         33.970    
                         arrival time                         -31.110    
  -------------------------------------------------------------------
                         slack                                  2.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 readout_vmm/reading_out_word_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/reading_out_word_stage1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.164ns (19.784%)  route 0.665ns (80.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.606     3.811    readout_vmm/clkDtProc
    SLICE_X36Y128        FDRE                                         r  readout_vmm/reading_out_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.164     3.975 r  readout_vmm/reading_out_word_reg/Q
                         net (fo=4, routed)           0.665     4.640    readout_vmm/reading_out_word
    SLICE_X44Y127        FDRE                                         r  readout_vmm/reading_out_word_stage1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.844     4.537    readout_vmm/clkTkProc
    SLICE_X44Y127        FDRE                                         r  readout_vmm/reading_out_word_stage1_reg/C
                         clock pessimism             -0.430     4.107    
                         clock uncertainty            0.192     4.299    
    SLICE_X44Y127        FDRE (Hold_fdre_C_D)         0.060     4.359    readout_vmm/reading_out_word_stage1_reg
  -------------------------------------------------------------------
                         required time                         -4.359    
                         arrival time                           4.640    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_40_o_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -1.990ns,  Total Violation       -9.234ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.042ns,  Total Violation       -0.042ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 udp_din_conf_block/CDCC_125to40/data_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        4.737ns  (logic 0.398ns (8.403%)  route 4.339ns (91.597%))
  Logic Levels:           0  
  Clock Path Skew:        2.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.841ns = ( 33.841 - 25.000 ) 
    Source Clock Delay      (SCD):    6.652ns = ( 30.652 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.405    30.652    udp_din_conf_block/CDCC_125to40/clk_125
    SLICE_X68Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y144        FDRE (Prop_fdre_C_Q)         0.398    31.050 r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[1]/Q
                         net (fo=1, routed)           4.339    35.389    udp_din_conf_block/CDCC_125to40/data_in_reg[1]
    SLICE_X69Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.292    33.841    udp_din_conf_block/CDCC_125to40/clk_40
    SLICE_X69Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[1]/C
                         clock pessimism              0.000    33.841    
                         clock uncertainty           -0.283    33.558    
    SLICE_X69Y144        FDRE (Setup_fdre_C_D)       -0.159    33.399    udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[1]
  -------------------------------------------------------------------
                         required time                         33.399    
                         arrival time                         -35.389    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 udp_din_conf_block/CDCC_125to40/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        4.857ns  (logic 0.433ns (8.916%)  route 4.424ns (91.084%))
  Logic Levels:           0  
  Clock Path Skew:        2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.839ns = ( 33.839 - 25.000 ) 
    Source Clock Delay      (SCD):    6.649ns = ( 30.649 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.402    30.649    udp_din_conf_block/CDCC_125to40/clk_125
    SLICE_X66Y139        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.433    31.082 r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[2]/Q
                         net (fo=1, routed)           4.424    35.506    udp_din_conf_block/CDCC_125to40/data_in_reg[2]
    SLICE_X67Y139        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.290    33.839    udp_din_conf_block/CDCC_125to40/clk_40
    SLICE_X67Y139        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[2]/C
                         clock pessimism              0.000    33.839    
                         clock uncertainty           -0.283    33.556    
    SLICE_X67Y139        FDRE (Setup_fdre_C_D)       -0.032    33.524    udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[2]
  -------------------------------------------------------------------
                         required time                         33.524    
                         arrival time                         -35.506    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.947ns  (required time - arrival time)
  Source:                 packet_formation_instance/triggerVmmReadout_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            readout_vmm/trigger_pulse_stage1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        4.822ns  (logic 0.433ns (8.979%)  route 4.389ns (91.021%))
  Logic Levels:           0  
  Clock Path Skew:        2.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.846ns = ( 33.846 - 25.000 ) 
    Source Clock Delay      (SCD):    6.655ns = ( 30.655 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.408    30.655    packet_formation_instance/clk
    SLICE_X48Y135        FDRE                                         r  packet_formation_instance/triggerVmmReadout_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDRE (Prop_fdre_C_Q)         0.433    31.088 r  packet_formation_instance/triggerVmmReadout_i_reg/Q
                         net (fo=4, routed)           4.389    35.478    readout_vmm/trigger_pulse_i
    SLICE_X47Y135        FDRE                                         r  readout_vmm/trigger_pulse_stage1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.297    33.846    readout_vmm/clkTkProc
    SLICE_X47Y135        FDRE                                         r  readout_vmm/trigger_pulse_stage1_reg/C
                         clock pessimism              0.000    33.846    
                         clock uncertainty           -0.283    33.563    
    SLICE_X47Y135        FDRE (Setup_fdre_C_D)       -0.032    33.531    readout_vmm/trigger_pulse_stage1_reg
  -------------------------------------------------------------------
                         required time                         33.531    
                         arrival time                         -35.478    
  -------------------------------------------------------------------
                         slack                                 -1.947    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 udp_din_conf_block/CDCC_125to40/data_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        4.509ns  (logic 0.398ns (8.827%)  route 4.111ns (91.173%))
  Logic Levels:           0  
  Clock Path Skew:        2.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.841ns = ( 33.841 - 25.000 ) 
    Source Clock Delay      (SCD):    6.652ns = ( 30.652 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    25.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    27.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    27.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    29.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    29.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.405    30.652    udp_din_conf_block/CDCC_125to40/clk_125
    SLICE_X66Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y144        FDRE (Prop_fdre_C_Q)         0.398    31.050 r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[0]/Q
                         net (fo=1, routed)           4.111    35.161    udp_din_conf_block/CDCC_125to40/data_in_reg[0]
    SLICE_X67Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.292    33.841    udp_din_conf_block/CDCC_125to40/clk_40
    SLICE_X67Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[0]/C
                         clock pessimism              0.000    33.841    
                         clock uncertainty           -0.283    33.558    
    SLICE_X67Y144        FDRE (Setup_fdre_C_D)       -0.159    33.399    udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[0]
  -------------------------------------------------------------------
                         required time                         33.399    
                         arrival time                         -35.161    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.553ns  (required time - arrival time)
  Source:                 daq_enable_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            readout_vmm/daq_enable_stage1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        2.700ns  (logic 0.175ns (6.481%)  route 2.525ns (93.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 28.809 - 25.000 ) 
    Source Clock Delay      (SCD):    3.343ns = ( 27.343 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529    24.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    24.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969    25.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    25.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860    26.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.875    27.343    userclk2
    SLICE_X37Y123        FDRE                                         r  daq_enable_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.175    27.518 r  daq_enable_i_reg/Q
                         net (fo=92, routed)          2.525    30.043    readout_vmm/daq_enable
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_stage1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403    25.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440    25.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051    25.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    26.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    26.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749    27.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    27.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929    28.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    28.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669    28.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379    27.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684    28.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    28.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.604    28.809    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_stage1_reg/C
                         clock pessimism              0.000    28.809    
                         clock uncertainty           -0.283    28.526    
    SLICE_X36Y123        FDRE (Setup_fdre_C_D)       -0.035    28.491    readout_vmm/daq_enable_stage1_reg
  -------------------------------------------------------------------
                         required time                         28.491    
                         arrival time                         -30.043    
  -------------------------------------------------------------------
                         slack                                 -1.553    

Slack (MET) :             6.897ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.903ns  (logic 0.398ns (44.099%)  route 0.505ns (55.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150                                     0.000     0.000 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X40Y150        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.505     0.903    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y150        FDCE (Setup_fdce_C_D)       -0.200     7.800    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  6.897    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.862ns  (logic 0.398ns (46.157%)  route 0.464ns (53.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150                                     0.000     0.000 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X40Y150        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.464     0.862    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X42Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X42Y150        FDCE (Setup_fdce_C_D)       -0.160     7.840    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.965ns  (logic 0.433ns (44.865%)  route 0.532ns (55.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150                                     0.000     0.000 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X40Y150        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.532     0.965    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X40Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y149        FDCE (Setup_fdce_C_D)       -0.033     7.967    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.905ns  (logic 0.433ns (47.844%)  route 0.472ns (52.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150                                     0.000     0.000 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X40Y150        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.472     0.905    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y149        FDCE (Setup_fdce_C_D)       -0.075     7.925    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.764ns  (logic 0.398ns (52.077%)  route 0.366ns (47.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150                                     0.000     0.000 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X40Y150        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.366     0.764    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X37Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y149        FDCE (Setup_fdce_C_D)       -0.203     7.797    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  7.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 daq_enable_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            readout_vmm/daq_enable_stage1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.304ns (8.609%)  route 3.227ns (91.391%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.433ns
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     1.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565     2.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964     4.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     4.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.366     6.338    userclk2
    SLICE_X37Y123        FDRE                                         r  daq_enable_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.304     6.642 r  daq_enable_i_reg/Q
                         net (fo=92, routed)          3.227     9.869    readout_vmm/daq_enable
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_stage1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470     9.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_stage1_reg/C
                         clock pessimism              0.000     9.433    
                         clock uncertainty            0.283     9.716    
    SLICE_X36Y123        FDRE (Hold_fdre_C_D)         0.195     9.911    readout_vmm/daq_enable_stage1_reg
  -------------------------------------------------------------------
                         required time                         -9.911    
                         arrival time                           9.869    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 udp_din_conf_block/CDCC_125to40/data_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.164ns (6.792%)  route 2.251ns (93.208%))
  Logic Levels:           0  
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.578     2.657    udp_din_conf_block/CDCC_125to40/clk_125
    SLICE_X66Y139        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y139        FDRE (Prop_fdre_C_Q)         0.164     2.821 r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[2]/Q
                         net (fo=1, routed)           2.251     5.071    udp_din_conf_block/CDCC_125to40/data_in_reg[2]
    SLICE_X67Y139        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.847     4.540    udp_din_conf_block/CDCC_125to40/clk_40
    SLICE_X67Y139        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[2]/C
                         clock pessimism              0.000     4.540    
                         clock uncertainty            0.283     4.823    
    SLICE_X67Y139        FDRE (Hold_fdre_C_D)         0.075     4.898    udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.898    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 udp_din_conf_block/CDCC_125to40/data_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.148ns (6.259%)  route 2.217ns (93.741%))
  Logic Levels:           0  
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.580     2.659    udp_din_conf_block/CDCC_125to40/clk_125
    SLICE_X68Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y144        FDRE (Prop_fdre_C_Q)         0.148     2.807 r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[1]/Q
                         net (fo=1, routed)           2.217     5.023    udp_din_conf_block/CDCC_125to40/data_in_reg[1]
    SLICE_X69Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.849     4.542    udp_din_conf_block/CDCC_125to40/clk_40
    SLICE_X69Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[1]/C
                         clock pessimism              0.000     4.542    
                         clock uncertainty            0.283     4.825    
    SLICE_X69Y144        FDRE (Hold_fdre_C_D)         0.022     4.847    udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.847    
                         arrival time                           5.023    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 packet_formation_instance/triggerVmmReadout_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            readout_vmm/trigger_pulse_stage1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.164ns (6.767%)  route 2.259ns (93.233%))
  Logic Levels:           0  
  Clock Path Skew:        1.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.544ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.584     2.663    packet_formation_instance/clk
    SLICE_X48Y135        FDRE                                         r  packet_formation_instance/triggerVmmReadout_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDRE (Prop_fdre_C_Q)         0.164     2.827 r  packet_formation_instance/triggerVmmReadout_i_reg/Q
                         net (fo=4, routed)           2.259     5.086    readout_vmm/trigger_pulse_i
    SLICE_X47Y135        FDRE                                         r  readout_vmm/trigger_pulse_stage1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.851     4.544    readout_vmm/clkTkProc
    SLICE_X47Y135        FDRE                                         r  readout_vmm/trigger_pulse_stage1_reg/C
                         clock pessimism              0.000     4.544    
                         clock uncertainty            0.283     4.827    
    SLICE_X47Y135        FDRE (Hold_fdre_C_D)         0.075     4.902    readout_vmm/trigger_pulse_stage1_reg
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           5.086    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 udp_din_conf_block/CDCC_125to40/data_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.148ns (6.237%)  route 2.225ns (93.763%))
  Logic Levels:           0  
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.580     2.659    udp_din_conf_block/CDCC_125to40/clk_125
    SLICE_X66Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y144        FDRE (Prop_fdre_C_Q)         0.148     2.807 r  udp_din_conf_block/CDCC_125to40/data_in_reg_reg[0]/Q
                         net (fo=1, routed)           2.225     5.032    udp_din_conf_block/CDCC_125to40/data_in_reg[0]
    SLICE_X67Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.849     4.542    udp_din_conf_block/CDCC_125to40/clk_40
    SLICE_X67Y144        FDRE                                         r  udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[0]/C
                         clock pessimism              0.000     4.542    
                         clock uncertainty            0.283     4.825    
    SLICE_X67Y144        FDRE (Hold_fdre_C_D)         0.022     4.847    udp_din_conf_block/CDCC_125to40/data_sync_stage_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.847    
                         arrival time                           5.032    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_o_clk_wiz_0
  To Clock:  clk_50_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmm_ckdt_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50_o_clk_wiz_0 rise@80.000ns - clk_40_o_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        3.030ns  (logic 0.538ns (17.753%)  route 2.492ns (82.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.832ns = ( 88.832 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 84.433 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    V4                                                0.000    75.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    75.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    75.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    76.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    77.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    78.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    78.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    80.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    80.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    82.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    82.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    84.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522    81.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797    82.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    82.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470    84.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433    84.866 f  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.707    85.574    readout_vmm/daq_enable_ff_sync
    SLICE_X37Y134        LUT1 (Prop_lut1_I0_O)        0.105    85.679 r  readout_vmm/reading_out_word_i_1/O
                         net (fo=144, routed)         1.785    87.464    readout_vmm/p_0_in__0
    SLICE_X91Y129        FDRE                                         r  readout_vmm/vmm_ckdt_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    V4                                                0.000    80.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    80.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    80.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    81.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    81.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    83.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    83.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    85.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    85.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    87.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    87.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    89.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    85.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    87.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    87.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.283    88.832    readout_vmm/clkDtProc
    SLICE_X91Y129        FDRE                                         r  readout_vmm/vmm_ckdt_i_reg/C
                         clock pessimism              0.326    89.158    
                         clock uncertainty           -0.192    88.966    
    SLICE_X91Y129        FDRE (Setup_fdre_C_R)       -0.352    88.614    readout_vmm/vmm_ckdt_i_reg
  -------------------------------------------------------------------
                         required time                         88.614    
                         arrival time                         -87.464    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/dataBitRead_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50_o_clk_wiz_0 rise@80.000ns - clk_40_o_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        3.006ns  (logic 0.433ns (14.404%)  route 2.573ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.922ns = ( 88.922 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 84.433 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    V4                                                0.000    75.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    75.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    75.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    76.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    77.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    78.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    78.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    80.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    80.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    82.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    82.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    84.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522    81.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797    82.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    82.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470    84.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433    84.866 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         2.573    87.439    readout_vmm/daq_enable_ff_sync
    SLICE_X23Y124        FDRE                                         r  readout_vmm/dataBitRead_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    V4                                                0.000    80.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    80.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    80.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    81.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    81.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    83.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    83.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    85.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    85.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    87.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    87.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    89.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    85.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    87.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    87.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.373    88.922    readout_vmm/clkDtProc
    SLICE_X23Y124        FDRE                                         r  readout_vmm/dataBitRead_reg[0]/C
                         clock pessimism              0.326    89.248    
                         clock uncertainty           -0.192    89.056    
    SLICE_X23Y124        FDRE (Setup_fdre_C_CE)      -0.168    88.888    readout_vmm/dataBitRead_reg[0]
  -------------------------------------------------------------------
                         required time                         88.888    
                         arrival time                         -87.439    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/dt_cntr_intg0_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50_o_clk_wiz_0 rise@80.000ns - clk_40_o_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.716ns  (logic 0.538ns (19.810%)  route 2.178ns (80.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.940ns = ( 88.940 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 84.433 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    V4                                                0.000    75.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    75.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    75.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    76.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    77.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    78.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    78.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    80.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    80.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    82.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    82.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    84.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522    81.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797    82.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    82.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470    84.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433    84.866 f  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.707    85.574    readout_vmm/daq_enable_ff_sync
    SLICE_X37Y134        LUT1 (Prop_lut1_I0_O)        0.105    85.679 r  readout_vmm/reading_out_word_i_1/O
                         net (fo=144, routed)         1.470    87.149    readout_vmm/p_0_in__0
    SLICE_X10Y144        FDRE                                         r  readout_vmm/dt_cntr_intg0_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    V4                                                0.000    80.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    80.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    80.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    81.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    81.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    83.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    83.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    85.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    85.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    87.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    87.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    89.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    85.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    87.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    87.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.391    88.940    readout_vmm/clkDtProc
    SLICE_X10Y144        FDRE                                         r  readout_vmm/dt_cntr_intg0_reg[29]/C
                         clock pessimism              0.326    89.266    
                         clock uncertainty           -0.192    89.074    
    SLICE_X10Y144        FDRE (Setup_fdre_C_R)       -0.423    88.651    readout_vmm/dt_cntr_intg0_reg[29]
  -------------------------------------------------------------------
                         required time                         88.651    
                         arrival time                         -87.149    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/dt_cntr_intg0_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50_o_clk_wiz_0 rise@80.000ns - clk_40_o_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.716ns  (logic 0.538ns (19.810%)  route 2.178ns (80.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.940ns = ( 88.940 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 84.433 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    V4                                                0.000    75.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    75.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    75.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    76.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    77.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    78.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    78.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    80.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    80.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    82.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    82.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    84.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522    81.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797    82.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    82.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470    84.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433    84.866 f  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.707    85.574    readout_vmm/daq_enable_ff_sync
    SLICE_X37Y134        LUT1 (Prop_lut1_I0_O)        0.105    85.679 r  readout_vmm/reading_out_word_i_1/O
                         net (fo=144, routed)         1.470    87.149    readout_vmm/p_0_in__0
    SLICE_X10Y144        FDRE                                         r  readout_vmm/dt_cntr_intg0_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    V4                                                0.000    80.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    80.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    80.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    81.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    81.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    83.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    83.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    85.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    85.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    87.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    87.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    89.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    85.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    87.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    87.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.391    88.940    readout_vmm/clkDtProc
    SLICE_X10Y144        FDRE                                         r  readout_vmm/dt_cntr_intg0_reg[30]/C
                         clock pessimism              0.326    89.266    
                         clock uncertainty           -0.192    89.074    
    SLICE_X10Y144        FDRE (Setup_fdre_C_R)       -0.423    88.651    readout_vmm/dt_cntr_intg0_reg[30]
  -------------------------------------------------------------------
                         required time                         88.651    
                         arrival time                         -87.149    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/dt_cntr_intg0_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50_o_clk_wiz_0 rise@80.000ns - clk_40_o_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.716ns  (logic 0.538ns (19.810%)  route 2.178ns (80.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.940ns = ( 88.940 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 84.433 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    V4                                                0.000    75.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    75.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    75.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    76.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    77.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    78.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    78.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    80.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    80.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    82.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    82.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    84.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522    81.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797    82.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    82.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470    84.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433    84.866 f  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.707    85.574    readout_vmm/daq_enable_ff_sync
    SLICE_X37Y134        LUT1 (Prop_lut1_I0_O)        0.105    85.679 r  readout_vmm/reading_out_word_i_1/O
                         net (fo=144, routed)         1.470    87.149    readout_vmm/p_0_in__0
    SLICE_X10Y144        FDRE                                         r  readout_vmm/dt_cntr_intg0_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    V4                                                0.000    80.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    80.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    80.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    81.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    81.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    83.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    83.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    85.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    85.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    87.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    87.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    89.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    85.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    87.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    87.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.391    88.940    readout_vmm/clkDtProc
    SLICE_X10Y144        FDRE                                         r  readout_vmm/dt_cntr_intg0_reg[31]/C
                         clock pessimism              0.326    89.266    
                         clock uncertainty           -0.192    89.074    
    SLICE_X10Y144        FDRE (Setup_fdre_C_R)       -0.423    88.651    readout_vmm/dt_cntr_intg0_reg[31]
  -------------------------------------------------------------------
                         required time                         88.651    
                         arrival time                         -87.149    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50_o_clk_wiz_0 rise@80.000ns - clk_40_o_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.951ns  (logic 0.433ns (14.672%)  route 2.518ns (85.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.922ns = ( 88.922 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 84.433 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    V4                                                0.000    75.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    75.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    75.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    76.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    77.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    78.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    78.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    80.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    80.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    82.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    82.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    84.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522    81.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797    82.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    82.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470    84.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433    84.866 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         2.518    87.385    readout_vmm/daq_enable_ff_sync
    SLICE_X37Y135        FDRE                                         r  readout_vmm/vmmWord_i_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    V4                                                0.000    80.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    80.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    80.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    81.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    81.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    83.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    83.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    85.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    85.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    87.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    87.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    89.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    85.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    87.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    87.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.373    88.922    readout_vmm/clkDtProc
    SLICE_X37Y135        FDRE                                         r  readout_vmm/vmmWord_i_reg[53]/C
                         clock pessimism              0.326    89.248    
                         clock uncertainty           -0.192    89.056    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.168    88.888    readout_vmm/vmmWord_i_reg[53]
  -------------------------------------------------------------------
                         required time                         88.888    
                         arrival time                         -87.385    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50_o_clk_wiz_0 rise@80.000ns - clk_40_o_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.951ns  (logic 0.433ns (14.672%)  route 2.518ns (85.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.922ns = ( 88.922 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 84.433 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    V4                                                0.000    75.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    75.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    75.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    76.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    77.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    78.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    78.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    80.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    80.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    82.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    82.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    84.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522    81.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797    82.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    82.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470    84.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433    84.866 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         2.518    87.385    readout_vmm/daq_enable_ff_sync
    SLICE_X37Y135        FDRE                                         r  readout_vmm/vmmWord_i_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    V4                                                0.000    80.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    80.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    80.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    81.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    81.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    83.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    83.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    85.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    85.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    87.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    87.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    89.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    85.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    87.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    87.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.373    88.922    readout_vmm/clkDtProc
    SLICE_X37Y135        FDRE                                         r  readout_vmm/vmmWord_i_reg[56]/C
                         clock pessimism              0.326    89.248    
                         clock uncertainty           -0.192    89.056    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.168    88.888    readout_vmm/vmmWord_i_reg[56]
  -------------------------------------------------------------------
                         required time                         88.888    
                         arrival time                         -87.385    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50_o_clk_wiz_0 rise@80.000ns - clk_40_o_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.951ns  (logic 0.433ns (14.672%)  route 2.518ns (85.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.922ns = ( 88.922 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 84.433 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    V4                                                0.000    75.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    75.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    75.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    76.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    77.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    78.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    78.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    80.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    80.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    82.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    82.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    84.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522    81.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797    82.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    82.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470    84.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433    84.866 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         2.518    87.385    readout_vmm/daq_enable_ff_sync
    SLICE_X37Y135        FDRE                                         r  readout_vmm/vmmWord_i_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    V4                                                0.000    80.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    80.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    80.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    81.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    81.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    83.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    83.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    85.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    85.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    87.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    87.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    89.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    85.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    87.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    87.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.373    88.922    readout_vmm/clkDtProc
    SLICE_X37Y135        FDRE                                         r  readout_vmm/vmmWord_i_reg[57]/C
                         clock pessimism              0.326    89.248    
                         clock uncertainty           -0.192    89.056    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.168    88.888    readout_vmm/vmmWord_i_reg[57]
  -------------------------------------------------------------------
                         required time                         88.888    
                         arrival time                         -87.385    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50_o_clk_wiz_0 rise@80.000ns - clk_40_o_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.951ns  (logic 0.433ns (14.672%)  route 2.518ns (85.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.922ns = ( 88.922 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 84.433 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    V4                                                0.000    75.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    75.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    75.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    76.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    77.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    78.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    78.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    80.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    80.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    82.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    82.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    84.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522    81.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797    82.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    82.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470    84.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433    84.866 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         2.518    87.385    readout_vmm/daq_enable_ff_sync
    SLICE_X37Y135        FDRE                                         r  readout_vmm/vmmWord_i_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    V4                                                0.000    80.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    80.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    80.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    81.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    81.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    83.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    83.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    85.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    85.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    87.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    87.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    89.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    85.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    87.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    87.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.373    88.922    readout_vmm/clkDtProc
    SLICE_X37Y135        FDRE                                         r  readout_vmm/vmmWord_i_reg[58]/C
                         clock pessimism              0.326    89.248    
                         clock uncertainty           -0.192    89.056    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.168    88.888    readout_vmm/vmmWord_i_reg[58]
  -------------------------------------------------------------------
                         required time                         88.888    
                         arrival time                         -87.385    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_50_o_clk_wiz_0 rise@80.000ns - clk_40_o_clk_wiz_0 rise@75.000ns)
  Data Path Delay:        2.938ns  (logic 0.433ns (14.740%)  route 2.505ns (85.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.916ns = ( 88.916 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 84.433 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     75.000    75.000 r  
    V4                                                0.000    75.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    75.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    75.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    76.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    77.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    78.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    78.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    80.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    80.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    82.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    82.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    84.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522    81.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797    82.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    82.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470    84.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433    84.866 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         2.505    87.371    readout_vmm/daq_enable_ff_sync
    SLICE_X38Y131        FDRE                                         r  readout_vmm/vmmWord_i_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    V4                                                0.000    80.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    80.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    80.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    81.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    81.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    83.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    83.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    85.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    85.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    87.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    87.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    89.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    85.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    87.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    87.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.367    88.916    readout_vmm/clkDtProc
    SLICE_X38Y131        FDRE                                         r  readout_vmm/vmmWord_i_reg[30]/C
                         clock pessimism              0.326    89.242    
                         clock uncertainty           -0.192    89.050    
    SLICE_X38Y131        FDRE (Setup_fdre_C_CE)      -0.168    88.882    readout_vmm/vmmWord_i_reg[30]
  -------------------------------------------------------------------
                         required time                         88.882    
                         arrival time                         -87.371    
  -------------------------------------------------------------------
                         slack                                  1.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 readout_vmm/cktkSent_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/cktkSent_stage1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.265%)  route 0.631ns (81.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.576     3.781    readout_vmm/clkTkProc
    SLICE_X45Y128        FDRE                                         r  readout_vmm/cktkSent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.141     3.922 r  readout_vmm/cktkSent_reg/Q
                         net (fo=2, routed)           0.631     4.553    readout_vmm/cktkSent
    SLICE_X45Y127        FDRE                                         r  readout_vmm/cktkSent_stage1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.844     4.537    readout_vmm/clkDtProc
    SLICE_X45Y127        FDRE                                         r  readout_vmm/cktkSent_stage1_reg/C
                         clock pessimism             -0.430     4.107    
                         clock uncertainty            0.192     4.299    
    SLICE_X45Y127        FDRE (Hold_fdre_C_D)         0.075     4.374    readout_vmm/cktkSent_stage1_reg
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.553    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.164ns (23.303%)  route 0.540ns (76.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.604     3.809    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.164     3.973 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.540     4.512    readout_vmm/daq_enable_ff_sync
    SLICE_X47Y128        FDRE                                         r  readout_vmm/vmmWord_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.844     4.537    readout_vmm/clkDtProc
    SLICE_X47Y128        FDRE                                         r  readout_vmm/vmmWord_i_reg[14]/C
                         clock pessimism             -0.430     4.107    
                         clock uncertainty            0.192     4.299    
    SLICE_X47Y128        FDRE (Hold_fdre_C_CE)       -0.039     4.260    readout_vmm/vmmWord_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.512    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.431%)  route 0.582ns (73.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.571ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.604     3.809    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.164     3.973 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.345     4.318    readout_vmm/daq_enable_ff_sync
    SLICE_X39Y130        LUT5 (Prop_lut5_I0_O)        0.045     4.363 r  readout_vmm/vmmWord_i[63]_i_1/O
                         net (fo=26, routed)          0.236     4.599    readout_vmm/vmmWord_i[63]_i_1_n_0
    SLICE_X39Y130        FDRE                                         r  readout_vmm/vmmWord_i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.878     4.571    readout_vmm/clkDtProc
    SLICE_X39Y130        FDRE                                         r  readout_vmm/vmmWord_i_reg[11]/C
                         clock pessimism             -0.430     4.141    
                         clock uncertainty            0.192     4.333    
    SLICE_X39Y130        FDRE (Hold_fdre_C_R)        -0.018     4.315    readout_vmm/vmmWord_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.599    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.431%)  route 0.582ns (73.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.571ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.604     3.809    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.164     3.973 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.345     4.318    readout_vmm/daq_enable_ff_sync
    SLICE_X39Y130        LUT5 (Prop_lut5_I0_O)        0.045     4.363 r  readout_vmm/vmmWord_i[63]_i_1/O
                         net (fo=26, routed)          0.236     4.599    readout_vmm/vmmWord_i[63]_i_1_n_0
    SLICE_X39Y130        FDRE                                         r  readout_vmm/vmmWord_i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.878     4.571    readout_vmm/clkDtProc
    SLICE_X39Y130        FDRE                                         r  readout_vmm/vmmWord_i_reg[12]/C
                         clock pessimism             -0.430     4.141    
                         clock uncertainty            0.192     4.333    
    SLICE_X39Y130        FDRE (Hold_fdre_C_R)        -0.018     4.315    readout_vmm/vmmWord_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.599    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.431%)  route 0.582ns (73.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.571ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.604     3.809    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.164     3.973 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.345     4.318    readout_vmm/daq_enable_ff_sync
    SLICE_X39Y130        LUT5 (Prop_lut5_I0_O)        0.045     4.363 r  readout_vmm/vmmWord_i[63]_i_1/O
                         net (fo=26, routed)          0.236     4.599    readout_vmm/vmmWord_i[63]_i_1_n_0
    SLICE_X39Y130        FDRE                                         r  readout_vmm/vmmWord_i_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.878     4.571    readout_vmm/clkDtProc
    SLICE_X39Y130        FDRE                                         r  readout_vmm/vmmWord_i_reg[8]/C
                         clock pessimism             -0.430     4.141    
                         clock uncertainty            0.192     4.333    
    SLICE_X39Y130        FDRE (Hold_fdre_C_R)        -0.018     4.315    readout_vmm/vmmWord_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.599    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.431%)  route 0.582ns (73.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.571ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.604     3.809    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.164     3.973 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.345     4.318    readout_vmm/daq_enable_ff_sync
    SLICE_X39Y130        LUT5 (Prop_lut5_I0_O)        0.045     4.363 r  readout_vmm/vmmWord_i[63]_i_1/O
                         net (fo=26, routed)          0.236     4.599    readout_vmm/vmmWord_i[63]_i_1_n_0
    SLICE_X39Y130        FDRE                                         r  readout_vmm/vmmWord_i_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.878     4.571    readout_vmm/clkDtProc
    SLICE_X39Y130        FDRE                                         r  readout_vmm/vmmWord_i_reg[9]/C
                         clock pessimism             -0.430     4.141    
                         clock uncertainty            0.192     4.333    
    SLICE_X39Y130        FDRE (Hold_fdre_C_R)        -0.018     4.315    readout_vmm/vmmWord_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.599    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWordReady_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.308%)  route 0.617ns (74.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.604     3.809    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.164     3.973 f  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.363     4.336    readout_vmm/daq_enable_ff_sync
    SLICE_X37Y134        LUT1 (Prop_lut1_I0_O)        0.045     4.381 r  readout_vmm/reading_out_word_i_1/O
                         net (fo=144, routed)         0.253     4.634    readout_vmm/p_0_in__0
    SLICE_X36Y131        FDRE                                         r  readout_vmm/vmmWordReady_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.879     4.572    readout_vmm/clkDtProc
    SLICE_X36Y131        FDRE                                         r  readout_vmm/vmmWordReady_i_reg/C
                         clock pessimism             -0.430     4.142    
                         clock uncertainty            0.192     4.334    
    SLICE_X36Y131        FDRE (Hold_fdre_C_R)         0.009     4.343    readout_vmm/vmmWordReady_i_reg
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.634    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.164ns (18.896%)  route 0.704ns (81.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.583ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.604     3.809    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.164     3.973 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.704     4.677    readout_vmm/daq_enable_ff_sync
    SLICE_X20Y134        FDRE                                         r  readout_vmm/vmmWord_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.890     4.583    readout_vmm/clkDtProc
    SLICE_X20Y134        FDRE                                         r  readout_vmm/vmmWord_i_reg[52]/C
                         clock pessimism             -0.430     4.153    
                         clock uncertainty            0.192     4.345    
    SLICE_X20Y134        FDRE (Hold_fdre_C_CE)       -0.016     4.329    readout_vmm/vmmWord_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -4.329    
                         arrival time                           4.677    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.209ns (23.982%)  route 0.662ns (76.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.569ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.604     3.809    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.164     3.973 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.345     4.318    readout_vmm/daq_enable_ff_sync
    SLICE_X39Y130        LUT5 (Prop_lut5_I0_O)        0.045     4.363 r  readout_vmm/vmmWord_i[63]_i_1/O
                         net (fo=26, routed)          0.317     4.680    readout_vmm/vmmWord_i[63]_i_1_n_0
    SLICE_X38Y128        FDRE                                         r  readout_vmm/vmmWord_i_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.876     4.569    readout_vmm/clkDtProc
    SLICE_X38Y128        FDRE                                         r  readout_vmm/vmmWord_i_reg[24]/C
                         clock pessimism             -0.430     4.139    
                         clock uncertainty            0.192     4.331    
    SLICE_X38Y128        FDRE (Hold_fdre_C_R)        -0.018     4.313    readout_vmm/vmmWord_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           4.680    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmWord_i_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.209ns (23.982%)  route 0.662ns (76.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.569ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.604     3.809    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.164     3.973 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.345     4.318    readout_vmm/daq_enable_ff_sync
    SLICE_X39Y130        LUT5 (Prop_lut5_I0_O)        0.045     4.363 r  readout_vmm/vmmWord_i[63]_i_1/O
                         net (fo=26, routed)          0.317     4.680    readout_vmm/vmmWord_i[63]_i_1_n_0
    SLICE_X38Y128        FDRE                                         r  readout_vmm/vmmWord_i_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.876     4.569    readout_vmm/clkDtProc
    SLICE_X38Y128        FDRE                                         r  readout_vmm/vmmWord_i_reg[25]/C
                         clock pessimism             -0.430     4.139    
                         clock uncertainty            0.192     4.331    
    SLICE_X38Y128        FDRE (Hold_fdre_C_R)        -0.018     4.313    readout_vmm/vmmWord_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           4.680    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sck
  To Clock:  clk_50_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.346ns  (required time - arrival time)
  Source:                 IO1_IO
                            (input port clocked by clk_sck  {rise@26.700ns fall@46.700ns period=40.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.300ns  (clk_50_o_clk_wiz_0 rise@40.000ns - clk_sck fall@6.700ns)
  Data Path Delay:        1.428ns  (logic 1.428ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.450ns
  Clock Path Skew:        -0.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.993ns = ( 28.993 - 20.000 ) 
    Source Clock Delay      (SCD):    10.405ns = ( 17.105 - 6.700 ) 
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sck fall edge)    6.700     6.700 f  
    V4                                                0.000     6.700 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     6.700    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     7.608 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.673    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     8.751 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    10.275    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    10.356 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    12.172    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    12.249 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    14.583    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    14.664 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    16.308    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    12.786 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    14.583    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    14.664 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.476    16.139    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.433    16.572 f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.533    17.105    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
  -------------------------------------------------------------------    -------------------
                         input delay                  7.450    24.555    
    R22                                               0.000    24.555 r  IO1_IO (INOUT)
                         net (fo=1, unset)            0.000    24.555    QSPI_IO1_0/IO
    R22                  IBUF (Prop_ibuf_I_O)         1.428    25.983 r  QSPI_IO1_0/IBUF/O
                         net (fo=1, routed)           0.000    25.983    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y147        FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    V4                                                0.000    40.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    40.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    41.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    43.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    45.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    45.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    47.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    47.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    49.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    45.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    47.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.444    48.993    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y147        FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.415    49.408    
                         clock uncertainty           -0.069    49.339    
    ILOGIC_X0Y147        FDRE (Setup_fdre_C_D)       -0.010    49.329    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         49.329    
                         arrival time                         -25.983    
  -------------------------------------------------------------------
                         slack                                 23.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.390ns  (arrival time - required time)
  Source:                 IO1_IO
                            (input port clocked by clk_sck  {rise@26.700ns fall@46.700ns period=40.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.700ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_sck fall@6.700ns)
  Data Path Delay:        0.265ns  (logic 0.265ns (99.999%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.450ns
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    4.240ns = ( 10.940 - 6.700 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sck fall edge)    6.700     6.700 f  
    V4                                                0.000     6.700 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     6.700    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     7.103 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     7.544    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     7.595 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     8.126    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.152 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     8.900    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.950 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     9.879    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.905 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669    10.574    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     9.195 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     9.879    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.905 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.608    10.513    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.164    10.677 f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.264    10.940    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
  -------------------------------------------------------------------    -------------------
                         input delay                  1.450    12.390    
    R22                                               0.000    12.390 r  IO1_IO (INOUT)
                         net (fo=1, unset)            0.000    12.390    QSPI_IO1_0/IO
    R22                  IBUF (Prop_ibuf_I_O)         0.265    12.655 r  QSPI_IO1_0/IBUF/O
                         net (fo=1, routed)           0.000    12.655    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y147        FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.923     4.616    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y147        FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism             -0.489     4.128    
                         clock uncertainty            0.069     4.197    
    ILOGIC_X0Y147        FDRE (Hold_fdre_C_D)         0.068     4.265    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -4.265    
                         arrival time                          12.655    
  -------------------------------------------------------------------
                         slack                                  8.390    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_50_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        5.371ns  (logic 0.433ns (8.062%)  route 4.938ns (91.938%))
  Logic Levels:           0  
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.922ns = ( 28.922 - 20.000 ) 
    Source Clock Delay      (SCD):    6.726ns = ( 22.726 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    17.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    19.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    21.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    21.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.478    22.726    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X20Y161        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y161        FDRE (Prop_fdre_C_Q)         0.433    23.159 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[37]/Q
                         net (fo=1, routed)           4.938    28.097    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[37]
    SLICE_X20Y160        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.373    28.922    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X20Y160        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[37]/C
                         clock pessimism              0.000    28.922    
                         clock uncertainty           -0.280    28.642    
    SLICE_X20Y160        FDRE (Setup_fdre_C_D)       -0.017    28.625    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[37]
  -------------------------------------------------------------------
                         required time                         28.625    
                         arrival time                         -28.097    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        5.317ns  (logic 0.433ns (8.143%)  route 4.884ns (91.857%))
  Logic Levels:           0  
  Clock Path Skew:        2.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.924ns = ( 28.924 - 20.000 ) 
    Source Clock Delay      (SCD):    6.729ns = ( 22.729 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    17.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    19.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    21.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    21.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.481    22.729    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X20Y156        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y156        FDRE (Prop_fdre_C_Q)         0.433    23.162 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[100]/Q
                         net (fo=1, routed)           4.884    28.046    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[100]
    SLICE_X21Y156        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.375    28.924    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X21Y156        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[100]/C
                         clock pessimism              0.000    28.924    
                         clock uncertainty           -0.280    28.644    
    SLICE_X21Y156        FDRE (Setup_fdre_C_D)       -0.032    28.612    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[100]
  -------------------------------------------------------------------
                         required time                         28.612    
                         arrival time                         -28.046    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        5.129ns  (logic 0.398ns (7.760%)  route 4.731ns (92.240%))
  Logic Levels:           0  
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.907ns = ( 28.907 - 20.000 ) 
    Source Clock Delay      (SCD):    6.711ns = ( 22.711 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    17.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    19.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    21.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    21.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.463    22.711    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X40Y162        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y162        FDRE (Prop_fdre_C_Q)         0.398    23.109 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[91]/Q
                         net (fo=1, routed)           4.731    27.840    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[91]
    SLICE_X38Y162        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.358    28.907    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X38Y162        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[91]/C
                         clock pessimism              0.000    28.907    
                         clock uncertainty           -0.280    28.627    
    SLICE_X38Y162        FDRE (Setup_fdre_C_D)       -0.157    28.470    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[91]
  -------------------------------------------------------------------
                         required time                         28.470    
                         arrival time                         -27.840    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        5.127ns  (logic 0.398ns (7.763%)  route 4.729ns (92.237%))
  Logic Levels:           0  
  Clock Path Skew:        2.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.923ns = ( 28.923 - 20.000 ) 
    Source Clock Delay      (SCD):    6.728ns = ( 22.728 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    17.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    19.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    21.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    21.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.480    22.728    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X20Y159        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDRE (Prop_fdre_C_Q)         0.398    23.126 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[75]/Q
                         net (fo=1, routed)           4.729    27.855    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[75]
    SLICE_X21Y159        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.374    28.923    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X21Y159        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[75]/C
                         clock pessimism              0.000    28.923    
                         clock uncertainty           -0.280    28.643    
    SLICE_X21Y159        FDRE (Setup_fdre_C_D)       -0.157    28.486    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[75]
  -------------------------------------------------------------------
                         required time                         28.486    
                         arrival time                         -27.855    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        5.234ns  (logic 0.379ns (7.242%)  route 4.855ns (92.758%))
  Logic Levels:           0  
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.917ns = ( 28.917 - 20.000 ) 
    Source Clock Delay      (SCD):    6.721ns = ( 22.721 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    17.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    19.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    21.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    21.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.473    22.721    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X21Y166        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y166        FDRE (Prop_fdre_C_Q)         0.379    23.100 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[35]/Q
                         net (fo=1, routed)           4.855    27.954    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[35]
    SLICE_X22Y166        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.368    28.917    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X22Y166        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[35]/C
                         clock pessimism              0.000    28.917    
                         clock uncertainty           -0.280    28.637    
    SLICE_X22Y166        FDRE (Setup_fdre_C_D)       -0.017    28.620    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[35]
  -------------------------------------------------------------------
                         required time                         28.620    
                         arrival time                         -27.954    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        5.176ns  (logic 0.433ns (8.365%)  route 4.743ns (91.635%))
  Logic Levels:           0  
  Clock Path Skew:        2.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 28.910 - 20.000 ) 
    Source Clock Delay      (SCD):    6.715ns = ( 22.715 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    17.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    19.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    21.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    21.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.467    22.715    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X40Y155        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDRE (Prop_fdre_C_Q)         0.433    23.148 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[13]/Q
                         net (fo=1, routed)           4.743    27.891    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[13]
    SLICE_X38Y154        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.361    28.910    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X38Y154        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[13]/C
                         clock pessimism              0.000    28.910    
                         clock uncertainty           -0.280    28.630    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)       -0.044    28.586    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[13]
  -------------------------------------------------------------------
                         required time                         28.586    
                         arrival time                         -27.891    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        5.177ns  (logic 0.433ns (8.365%)  route 4.744ns (91.635%))
  Logic Levels:           0  
  Clock Path Skew:        2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.937ns = ( 28.937 - 20.000 ) 
    Source Clock Delay      (SCD):    6.747ns = ( 22.747 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    17.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    19.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    21.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    21.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.500    22.747    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X22Y149        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y149        FDRE (Prop_fdre_C_Q)         0.433    23.180 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[101]/Q
                         net (fo=1, routed)           4.744    27.924    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[101]
    SLICE_X23Y149        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.388    28.937    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X23Y149        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[101]/C
                         clock pessimism              0.000    28.937    
                         clock uncertainty           -0.280    28.657    
    SLICE_X23Y149        FDRE (Setup_fdre_C_D)       -0.032    28.625    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[101]
  -------------------------------------------------------------------
                         required time                         28.625    
                         arrival time                         -27.924    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        5.143ns  (logic 0.379ns (7.369%)  route 4.764ns (92.631%))
  Logic Levels:           0  
  Clock Path Skew:        2.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.909ns = ( 28.909 - 20.000 ) 
    Source Clock Delay      (SCD):    6.714ns = ( 22.714 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    17.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    19.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    21.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    21.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.466    22.714    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X39Y157        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y157        FDRE (Prop_fdre_C_Q)         0.379    23.093 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[11]/Q
                         net (fo=1, routed)           4.764    27.857    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[11]
    SLICE_X38Y158        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.360    28.909    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X38Y158        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[11]/C
                         clock pessimism              0.000    28.909    
                         clock uncertainty           -0.280    28.629    
    SLICE_X38Y158        FDRE (Setup_fdre_C_D)       -0.032    28.597    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[11]
  -------------------------------------------------------------------
                         required time                         28.597    
                         arrival time                         -27.857    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        5.126ns  (logic 0.379ns (7.394%)  route 4.747ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 28.910 - 20.000 ) 
    Source Clock Delay      (SCD):    6.714ns = ( 22.714 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    17.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    19.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    21.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    21.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.466    22.714    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X39Y157        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y157        FDRE (Prop_fdre_C_Q)         0.379    23.093 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[110]/Q
                         net (fo=1, routed)           4.747    27.840    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[110]
    SLICE_X38Y156        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.361    28.910    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X38Y156        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[110]/C
                         clock pessimism              0.000    28.910    
                         clock uncertainty           -0.280    28.630    
    SLICE_X38Y156        FDRE (Setup_fdre_C_D)       -0.044    28.586    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[110]
  -------------------------------------------------------------------
                         required time                         28.586    
                         arrival time                         -27.840    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        4.989ns  (logic 0.398ns (7.977%)  route 4.591ns (92.023%))
  Logic Levels:           0  
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.836ns = ( 28.836 - 20.000 ) 
    Source Clock Delay      (SCD):    6.655ns = ( 22.655 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081    17.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    19.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    19.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    21.166    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    21.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.408    22.655    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X64Y145        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y145        FDRE (Prop_fdre_C_Q)         0.398    23.053 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[112]/Q
                         net (fo=1, routed)           4.591    27.645    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[112]
    SLICE_X57Y151        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.287    28.836    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X57Y151        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[112]/C
                         clock pessimism              0.000    28.836    
                         clock uncertainty           -0.280    28.556    
    SLICE_X57Y151        FDRE (Setup_fdre_C_D)       -0.159    28.397    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[112]
  -------------------------------------------------------------------
                         required time                         28.397    
                         arrival time                         -27.645    
  -------------------------------------------------------------------
                         slack                                  0.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.164ns (6.885%)  route 2.218ns (93.115%))
  Logic Levels:           0  
  Clock Path Skew:        1.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.581     2.660    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X46Y157        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y157        FDRE (Prop_fdre_C_Q)         0.164     2.824 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[56]/Q
                         net (fo=1, routed)           2.218     5.042    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[56]
    SLICE_X44Y159        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.853     4.547    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X44Y159        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[56]/C
                         clock pessimism              0.000     4.547    
                         clock uncertainty            0.280     4.828    
    SLICE_X44Y159        FDRE (Hold_fdre_C_D)         0.053     4.881    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[56]
  -------------------------------------------------------------------
                         required time                         -4.881    
                         arrival time                           5.042    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.164ns (6.813%)  route 2.243ns (93.187%))
  Logic Levels:           0  
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.587ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.620     2.699    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X20Y156        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y156        FDRE (Prop_fdre_C_Q)         0.164     2.863 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[4]/Q
                         net (fo=1, routed)           2.243     5.106    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[4]
    SLICE_X21Y156        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.893     4.587    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X21Y156        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[4]/C
                         clock pessimism              0.000     4.587    
                         clock uncertainty            0.280     4.868    
    SLICE_X21Y156        FDRE (Hold_fdre_C_D)         0.076     4.944    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.944    
                         arrival time                           5.106    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.128ns (5.454%)  route 2.219ns (94.546%))
  Logic Levels:           0  
  Clock Path Skew:        1.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.575ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.610     2.689    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X37Y160        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y160        FDRE (Prop_fdre_C_Q)         0.128     2.817 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[72]/Q
                         net (fo=1, routed)           2.219     5.036    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[72]
    SLICE_X37Y162        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.882     4.575    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X37Y162        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[72]/C
                         clock pessimism              0.000     4.575    
                         clock uncertainty            0.280     4.856    
    SLICE_X37Y162        FDRE (Hold_fdre_C_D)         0.017     4.873    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[72]
  -------------------------------------------------------------------
                         required time                         -4.873    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.128ns (5.463%)  route 2.215ns (94.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.579ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.612     2.691    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X38Y153        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_fdre_C_Q)         0.128     2.819 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[71]/Q
                         net (fo=1, routed)           2.215     5.034    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[71]
    SLICE_X40Y153        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.886     4.579    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X40Y153        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[71]/C
                         clock pessimism              0.000     4.579    
                         clock uncertainty            0.280     4.860    
    SLICE_X40Y153        FDRE (Hold_fdre_C_D)         0.011     4.871    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[71]
  -------------------------------------------------------------------
                         required time                         -4.871    
                         arrival time                           5.034    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.128ns (5.488%)  route 2.204ns (94.512%))
  Logic Levels:           0  
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.587ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.620     2.699    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X21Y153        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y153        FDRE (Prop_fdre_C_Q)         0.128     2.827 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[54]/Q
                         net (fo=1, routed)           2.204     5.031    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[54]
    SLICE_X20Y154        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.893     4.587    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X20Y154        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[54]/C
                         clock pessimism              0.000     4.587    
                         clock uncertainty            0.280     4.868    
    SLICE_X20Y154        FDRE (Hold_fdre_C_D)        -0.001     4.867    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[54]
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           5.031    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.128ns (5.463%)  route 2.215ns (94.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.608     2.687    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X37Y164        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_fdre_C_Q)         0.128     2.815 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[81]/Q
                         net (fo=1, routed)           2.215     5.030    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[81]
    SLICE_X36Y164        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.881     4.574    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X36Y164        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[81]/C
                         clock pessimism              0.000     4.574    
                         clock uncertainty            0.280     4.855    
    SLICE_X36Y164        FDRE (Hold_fdre_C_D)         0.010     4.865    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[81]
  -------------------------------------------------------------------
                         required time                         -4.865    
                         arrival time                           5.030    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.141ns (5.882%)  route 2.256ns (94.118%))
  Logic Levels:           0  
  Clock Path Skew:        1.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.616     2.695    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X21Y164        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.141     2.836 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[87]/Q
                         net (fo=1, routed)           2.256     5.092    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[87]
    SLICE_X22Y164        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.888     4.582    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X22Y164        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[87]/C
                         clock pessimism              0.000     4.582    
                         clock uncertainty            0.280     4.863    
    SLICE_X22Y164        FDRE (Hold_fdre_C_D)         0.064     4.927    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[87]
  -------------------------------------------------------------------
                         required time                         -4.927    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.141ns (5.848%)  route 2.270ns (94.152%))
  Logic Levels:           0  
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.587ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.620     2.699    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X21Y153        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y153        FDRE (Prop_fdre_C_Q)         0.141     2.840 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[102]/Q
                         net (fo=1, routed)           2.270     5.110    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[102]
    SLICE_X21Y154        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.893     4.587    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X21Y154        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[102]/C
                         clock pessimism              0.000     4.587    
                         clock uncertainty            0.280     4.868    
    SLICE_X21Y154        FDRE (Hold_fdre_C_D)         0.075     4.943    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[102]
  -------------------------------------------------------------------
                         required time                         -4.943    
                         arrival time                           5.110    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.148ns (6.264%)  route 2.215ns (93.736%))
  Logic Levels:           0  
  Clock Path Skew:        1.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.618     2.697    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X20Y161        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y161        FDRE (Prop_fdre_C_Q)         0.148     2.845 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[84]/Q
                         net (fo=1, routed)           2.215     5.059    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[84]
    SLICE_X21Y159        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.892     4.586    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X21Y159        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[84]/C
                         clock pessimism              0.000     4.586    
                         clock uncertainty            0.280     4.867    
    SLICE_X21Y159        FDRE (Hold_fdre_C_D)         0.025     4.892    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[84]
  -------------------------------------------------------------------
                         required time                         -4.892    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_125to50/data_in_reg_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_o_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.141ns (5.875%)  route 2.259ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        1.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.616     2.695    axi4_spi_instance/CDCC_125to50/userclk2_out
    SLICE_X21Y164        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.141     2.836 r  axi4_spi_instance/CDCC_125to50/data_in_reg_reg[82]/Q
                         net (fo=1, routed)           2.259     5.095    axi4_spi_instance/CDCC_125to50/data_in_reg_reg_n_0_[82]
    SLICE_X22Y164        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.888     4.582    axi4_spi_instance/CDCC_125to50/clk_50_o
    SLICE_X22Y164        FDRE                                         r  axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[82]/C
                         clock pessimism              0.000     4.582    
                         clock uncertainty            0.280     4.863    
    SLICE_X22Y164        FDRE (Hold_fdre_C_D)         0.064     4.927    axi4_spi_instance/CDCC_125to50/data_sync_stage_0_reg[82]
  -------------------------------------------------------------------
                         required time                         -4.927    
                         arrival time                           5.095    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_o_clk_wiz_0
  To Clock:  clk_sck

Setup :            0  Failing Endpoints,  Worst Slack       19.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.106ns  (required time - arrival time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IO0_IO
                            (output port clocked by clk_sck  {rise@26.700ns fall@46.700ns period=40.000ns})
  Path Group:             clk_sck
  Path Type:              Max at Slow Process Corner
  Requirement:            26.700ns  (clk_sck rise@26.700ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 3.671ns (58.859%)  route 2.566ns (41.141%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.050ns
  Clock Path Skew:        0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.717ns = ( 36.417 - 26.700 ) 
    Source Clock Delay      (SCD):    9.450ns = ( 29.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.487     9.450    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X37Y142        FDSE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDSE (Prop_fdse_C_Q)         0.379     9.829 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           2.566    12.396    QSPI_IO0_0/I
    P22                  OBUFT (Prop_obuft_I_O)       3.292    15.688 r  QSPI_IO0_0/OBUFT/O
                         net (fo=1, unset)            0.000    15.688    IO0_IO
    P22                                                               r  IO0_IO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sck rise edge)   26.700    26.700 r  
    V4                                                0.000    26.700 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    26.700    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    27.568 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    28.571    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    28.645 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    30.098    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    30.175 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    31.875    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    31.948 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    34.172    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.249 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    35.784    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    32.460 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    34.172    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.249 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.369    35.618    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.347    35.965 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.453    36.417    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    STARTUP_X0Y0         STARTUPE2                                    r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst/USRCCLKO
                         clock pessimism              0.497    36.914    
                         clock uncertainty           -0.069    36.844    
                         output delay                -2.050    34.794    
  -------------------------------------------------------------------
                         required time                         34.794    
                         arrival time                         -15.688    
  -------------------------------------------------------------------
                         slack                                 19.106    

Slack (MET) :             19.212ns  (required time - arrival time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IO1_IO
                            (output port clocked by clk_sck  {rise@26.700ns fall@46.700ns period=40.000ns})
  Path Group:             clk_sck
  Path Type:              Max at Slow Process Corner
  Requirement:            26.700ns  (clk_sck rise@26.700ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 3.676ns (59.958%)  route 2.455ns (40.042%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.050ns
  Clock Path Skew:        0.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.717ns = ( 36.417 - 26.700 ) 
    Source Clock Delay      (SCD):    9.450ns = ( 29.450 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.487     9.450    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X37Y142        FDSE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDSE (Prop_fdse_C_Q)         0.379     9.829 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           2.455    12.285    QSPI_IO1_0/I
    R22                  OBUFT (Prop_obuft_I_O)       3.297    15.582 r  QSPI_IO1_0/OBUFT/O
                         net (fo=1, unset)            0.000    15.582    IO1_IO
    R22                                                               r  IO1_IO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sck rise edge)   26.700    26.700 r  
    V4                                                0.000    26.700 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    26.700    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    27.568 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    28.571    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    28.645 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    30.098    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    30.175 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    31.875    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    31.948 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    34.172    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.249 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    35.784    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    32.460 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    34.172    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.249 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.369    35.618    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.347    35.965 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.453    36.417    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    STARTUP_X0Y0         STARTUPE2                                    r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst/USRCCLKO
                         clock pessimism              0.497    36.914    
                         clock uncertainty           -0.069    36.844    
                         output delay                -2.050    34.794    
  -------------------------------------------------------------------
                         required time                         34.794    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                 19.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.314ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IO0_IO
                            (output port clocked by clk_sck  {rise@26.700ns fall@46.700ns period=40.000ns})
  Path Group:             clk_sck
  Path Type:              Min at Fast Process Corner
  Requirement:            -13.300ns  (clk_sck rise@26.700ns - clk_50_o_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        1.530ns  (logic 0.965ns (63.085%)  route 0.565ns (36.915%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -2.950ns
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 31.780 - 26.700 ) 
    Source Clock Delay      (SCD):    3.861ns = ( 43.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    V4                                                0.000    40.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403    40.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440    40.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051    40.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    41.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    41.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749    42.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    42.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929    43.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    43.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669    43.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379    42.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684    43.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    43.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.656    43.861    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X0Y147         FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.141    44.002 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/Q
                         net (fo=1, routed)           0.565    44.566    QSPI_IO0_0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824    45.390 r  QSPI_IO0_0/OBUFT/O
                         net (fo=1, unset)            0.000    45.390    IO0_IO
    P22                                                               r  IO0_IO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sck rise edge)   26.700    26.700 r  
    V4                                                0.000    26.700 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    26.700    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439    27.139 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480    27.619    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054    27.673 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    28.251    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    28.280 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027    29.307    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    29.360 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005    30.365    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    30.394 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942    31.335    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710    29.626 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739    30.365    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.394 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.878    31.271    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.204    31.475 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.305    31.780    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    STARTUP_X0Y0         STARTUPE2                                    r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst/USRCCLKO
                         clock pessimism             -0.723    31.057    
                         clock uncertainty            0.069    31.127    
                         output delay                 2.950    34.077    
  -------------------------------------------------------------------
                         required time                        -34.077    
                         arrival time                          45.390    
  -------------------------------------------------------------------
                         slack                                 11.314    

Slack (MET) :             11.322ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IO1_IO
                            (output port clocked by clk_sck  {rise@26.700ns fall@46.700ns period=40.000ns})
  Path Group:             clk_sck
  Path Type:              Min at Fast Process Corner
  Requirement:            -13.300ns  (clk_sck rise@26.700ns - clk_50_o_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        1.538ns  (logic 0.965ns (62.746%)  route 0.573ns (37.254%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -2.950ns
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 31.780 - 26.700 ) 
    Source Clock Delay      (SCD):    3.861ns = ( 43.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    V4                                                0.000    40.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403    40.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440    40.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051    40.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    41.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    41.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749    42.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    42.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929    43.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    43.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669    43.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379    42.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684    43.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    43.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.656    43.861    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X0Y147         FDRE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.141    44.002 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/Q
                         net (fo=1, routed)           0.573    44.575    QSPI_IO1_0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824    45.399 r  QSPI_IO1_0/OBUFT/O
                         net (fo=1, unset)            0.000    45.399    IO1_IO
    R22                                                               r  IO1_IO (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_sck rise edge)   26.700    26.700 r  
    V4                                                0.000    26.700 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    26.700    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439    27.139 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480    27.619    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054    27.673 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    28.251    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    28.280 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027    29.307    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    29.360 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005    30.365    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    30.394 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942    31.335    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710    29.626 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739    30.365    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.394 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.878    31.271    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.204    31.475 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.305    31.780    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    STARTUP_X0Y0         STARTUPE2                                    r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst/USRCCLKO
                         clock pessimism             -0.723    31.057    
                         clock uncertainty            0.069    31.127    
                         output delay                 2.950    34.077    
  -------------------------------------------------------------------
                         required time                        -34.077    
                         arrival time                          45.399    
  -------------------------------------------------------------------
                         slack                                 11.322    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.829ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.092ns  (logic 0.433ns (39.657%)  route 0.659ns (60.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y213                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/C
    SLICE_X44Y213        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[1]/Q
                         net (fo=1, routed)           0.659     1.092    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/Q[0]
    SLICE_X51Y212        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y212        FDRE (Setup_fdre_C_D)       -0.079     7.921    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.937ns  (logic 0.433ns (46.199%)  route 0.504ns (53.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y213                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[5]/C
    SLICE_X44Y213        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[5]/Q
                         net (fo=1, routed)           0.504     0.937    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/Q[0]
    SLICE_X51Y213        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y213        FDRE (Setup_fdre_C_D)       -0.075     7.925    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.903ns  (logic 0.433ns (47.931%)  route 0.470ns (52.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y213                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/C
    SLICE_X44Y213        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.470     0.903    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/rd_addr_gray_reg[3][0]
    SLICE_X49Y212        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y212        FDRE (Setup_fdre_C_D)       -0.075     7.925    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.770ns  (logic 0.398ns (51.704%)  route 0.372ns (48.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y213                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/C
    SLICE_X44Y213        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[4]/Q
                         net (fo=1, routed)           0.372     0.770    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/rd_addr_gray_reg[4][0]
    SLICE_X47Y212        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y212        FDRE (Setup_fdre_C_D)       -0.205     7.795    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.625ns  (logic 0.398ns (63.638%)  route 0.227ns (36.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y213                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/C
    SLICE_X44Y213        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[2]/Q
                         net (fo=1, routed)           0.227     0.625    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/rd_addr_gray_reg[2][0]
    SLICE_X45Y212        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y212        FDRE (Setup_fdre_C_D)       -0.202     7.798    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.791ns  (logic 0.433ns (54.759%)  route 0.358ns (45.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y213                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/C
    SLICE_X44Y213        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.358     0.791    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/Q[0]
    SLICE_X44Y212        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y212        FDRE (Setup_fdre_C_D)       -0.033     7.967    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  7.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10_o_clk_wiz_0
  To Clock:  clkout0

Setup :           26  Failing Endpoints,  Worst Slack       -0.486ns,  Total Violation       -5.072ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.486ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/reset_latched_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        1.156ns  (logic 0.538ns (46.542%)  route 0.618ns (53.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.277ns = ( 110.277 - 104.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 109.376 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413   109.376    event_timing_reset_instance/clk_10_o
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.433   109.809 r  event_timing_reset_instance/rst_i_reg/Q
                         net (fo=3, routed)           0.618   110.427    event_timing_reset_instance/rst_o
    SLICE_X100Y102       LUT4 (Prop_lut4_I1_O)        0.105   110.532 r  event_timing_reset_instance/reset_latched_i_i_1/O
                         net (fo=1, routed)           0.000   110.532    event_timing_reset_instance/reset_latched_i_i_1_n_0
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.305   110.277    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
                         clock pessimism              0.000   110.277    
                         clock uncertainty           -0.303   109.974    
    SLICE_X100Y102       FDRE (Setup_fdre_C_D)        0.072   110.046    event_timing_reset_instance/reset_latched_i_reg
  -------------------------------------------------------------------
                         required time                        110.046    
                         arrival time                        -110.532    
  -------------------------------------------------------------------
                         slack                                 -0.486    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.889ns  (logic 0.379ns (42.641%)  route 0.510ns (57.360%))
  Logic Levels:           0  
  Clock Path Skew:        -3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 110.280 - 104.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 109.376 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413   109.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379   109.755 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.510   110.265    ila_top/U0/ila_core_inst/probe1[28]
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.308   110.280    ila_top/U0/ila_core_inst/out
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8/CLK
                         clock pessimism              0.000   110.280    
                         clock uncertainty           -0.303   109.977    
    SLICE_X102Y102       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037   109.940    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8
  -------------------------------------------------------------------
                         required time                        109.940    
                         arrival time                        -110.265    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.883ns  (logic 0.379ns (42.901%)  route 0.504ns (57.099%))
  Logic Levels:           0  
  Clock Path Skew:        -3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.277ns = ( 110.277 - 104.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 109.376 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413   109.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379   109.755 r  event_timing_reset_instance/glBCID_i_reg[2]/Q
                         net (fo=5, routed)           0.504   110.260    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[29]
    SLICE_X100Y104       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.305   110.277    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X100Y104       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/C
                         clock pessimism              0.000   110.277    
                         clock uncertainty           -0.303   109.974    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)       -0.031   109.943    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]
  -------------------------------------------------------------------
                         required time                        109.943    
                         arrival time                        -110.260    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.889ns  (logic 0.379ns (42.645%)  route 0.510ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        -3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 110.280 - 104.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 109.376 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413   109.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379   109.755 r  event_timing_reset_instance/glBCID_i_reg[2]/Q
                         net (fo=5, routed)           0.510   110.265    ila_top/U0/ila_core_inst/probe1[29]
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.308   110.280    ila_top/U0/ila_core_inst/out
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8/CLK
                         clock pessimism              0.000   110.280    
                         clock uncertainty           -0.303   109.977    
    SLICE_X102Y102       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025   109.952    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8
  -------------------------------------------------------------------
                         required time                        109.952    
                         arrival time                        -110.265    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][88]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.859ns  (logic 0.433ns (50.386%)  route 0.426ns (49.614%))
  Logic Levels:           0  
  Clock Path Skew:        -3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 110.280 - 104.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 109.376 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413   109.376    event_timing_reset_instance/clk_10_o
    SLICE_X100Y105       FDRE                                         r  event_timing_reset_instance/rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y105       FDRE (Prop_fdre_C_Q)         0.433   109.809 r  event_timing_reset_instance/rst_i_reg/Q
                         net (fo=3, routed)           0.426   110.236    ila_top/U0/ila_core_inst/probe1[24]
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][88]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.308   110.280    ila_top/U0/ila_core_inst/out
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][88]_srl8/CLK
                         clock pessimism              0.000   110.280    
                         clock uncertainty           -0.303   109.977    
    SLICE_X102Y102       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050   109.927    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][88]_srl8
  -------------------------------------------------------------------
                         required time                        109.927    
                         arrival time                        -110.236    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.274ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.825ns  (logic 0.379ns (45.923%)  route 0.446ns (54.077%))
  Logic Levels:           0  
  Clock Path Skew:        -3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 110.280 - 104.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 109.376 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413   109.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.379   109.755 r  event_timing_reset_instance/glBCID_i_reg[5]/Q
                         net (fo=5, routed)           0.446   110.202    ila_top/U0/ila_core_inst/probe1[32]
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.308   110.280    ila_top/U0/ila_core_inst/out
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl8/CLK
                         clock pessimism              0.000   110.280    
                         clock uncertainty           -0.303   109.977    
    SLICE_X102Y105       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050   109.927    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl8
  -------------------------------------------------------------------
                         required time                        109.927    
                         arrival time                        -110.202    
  -------------------------------------------------------------------
                         slack                                 -0.274    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.824ns  (logic 0.379ns (45.979%)  route 0.445ns (54.021%))
  Logic Levels:           0  
  Clock Path Skew:        -3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 110.280 - 104.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 109.376 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413   109.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.379   109.755 r  event_timing_reset_instance/glBCID_i_reg[7]/Q
                         net (fo=5, routed)           0.445   110.201    ila_top/U0/ila_core_inst/probe1[34]
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.308   110.280    ila_top/U0/ila_core_inst/out
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][98]_srl8/CLK
                         clock pessimism              0.000   110.280    
                         clock uncertainty           -0.303   109.977    
    SLICE_X102Y105       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046   109.931    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][98]_srl8
  -------------------------------------------------------------------
                         required time                        109.931    
                         arrival time                        -110.201    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.225ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.811ns  (logic 0.379ns (46.749%)  route 0.432ns (53.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.277ns = ( 110.277 - 104.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 109.376 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413   109.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.379   109.755 r  event_timing_reset_instance/glBCID_i_reg[7]/Q
                         net (fo=5, routed)           0.432   110.187    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[34]
    SLICE_X100Y106       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.305   110.277    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X100Y106       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]/C
                         clock pessimism              0.000   110.277    
                         clock uncertainty           -0.303   109.974    
    SLICE_X100Y106       FDRE (Setup_fdre_C_D)       -0.012   109.962    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]
  -------------------------------------------------------------------
                         required time                        109.962    
                         arrival time                        -110.187    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.784ns  (logic 0.379ns (48.364%)  route 0.405ns (51.636%))
  Logic Levels:           0  
  Clock Path Skew:        -3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.277ns = ( 110.277 - 104.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 109.376 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.413   109.376    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.379   109.755 r  event_timing_reset_instance/glBCID_i_reg[0]/Q
                         net (fo=5, routed)           0.405   110.160    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[27]
    SLICE_X100Y104       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.305   110.277    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X100Y104       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/C
                         clock pessimism              0.000   110.277    
                         clock uncertainty           -0.303   109.974    
    SLICE_X100Y104       FDRE (Setup_fdre_C_D)       -0.029   109.945    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]
  -------------------------------------------------------------------
                         required time                        109.945    
                         arrival time                        -110.160    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.780ns  (logic 0.379ns (48.578%)  route 0.401ns (51.422%))
  Logic Levels:           0  
  Clock Path Skew:        -3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 110.280 - 104.000 ) 
    Source Clock Delay      (SCD):    9.375ns = ( 109.375 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          1.412   109.375    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.379   109.754 r  event_timing_reset_instance/glBCID_i_reg[11]/Q
                         net (fo=6, routed)           0.401   110.156    ila_top/U0/ila_core_inst/probe1[38]
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.308   110.280    ila_top/U0/ila_core_inst/out
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
                         clock pessimism              0.000   110.280    
                         clock uncertainty           -0.303   109.977    
    SLICE_X102Y105       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036   109.941    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8
  -------------------------------------------------------------------
                         required time                        109.941    
                         arrival time                        -110.156    
  -------------------------------------------------------------------
                         slack                                 -0.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.794%)  route 0.077ns (35.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[1]/Q
                         net (fo=5, routed)           0.077     4.005    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[28]
    SLICE_X100Y104       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.856     3.324    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X100Y104       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                         clock pessimism              0.000     3.324    
                         clock uncertainty            0.303     3.627    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.076     3.703    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           4.005    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.761%)  route 0.205ns (59.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[4]/Q
                         net (fo=5, routed)           0.205     4.134    ila_top/U0/ila_core_inst/probe1[31]
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.859     3.327    ila_top/U0/ila_core_inst/out
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8/CLK
                         clock pessimism              0.000     3.327    
                         clock uncertainty            0.303     3.630    
    SLICE_X102Y102       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.813    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           4.134    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.868%)  route 0.136ns (49.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[8]/Q
                         net (fo=5, routed)           0.136     4.065    ila_top/U0/ila_core_inst/probe1[35]
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.858     3.326    ila_top/U0/ila_core_inst/out
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl8/CLK
                         clock pessimism              0.000     3.326    
                         clock uncertainty            0.303     3.629    
    SLICE_X102Y105       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     3.737    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl8
  -------------------------------------------------------------------
                         required time                         -3.737    
                         arrival time                           4.065    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][97]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.244%)  route 0.145ns (50.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[6]/Q
                         net (fo=5, routed)           0.145     4.074    ila_top/U0/ila_core_inst/probe1[33]
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][97]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.858     3.326    ila_top/U0/ila_core_inst/out
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][97]_srl8/CLK
                         clock pessimism              0.000     3.326    
                         clock uncertainty            0.303     3.629    
    SLICE_X102Y105       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.738    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][97]_srl8
  -------------------------------------------------------------------
                         required time                         -3.738    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.449%)  route 0.176ns (55.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[9]/Q
                         net (fo=5, routed)           0.176     4.105    ila_top/U0/ila_core_inst/probe1[36]
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.858     3.326    ila_top/U0/ila_core_inst/out
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
                         clock pessimism              0.000     3.326    
                         clock uncertainty            0.303     3.629    
    SLICE_X102Y105       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.746    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8
  -------------------------------------------------------------------
                         required time                         -3.746    
                         arrival time                           4.105    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.023%)  route 0.141ns (49.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y105       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[6]/Q
                         net (fo=5, routed)           0.141     4.070    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[33]
    SLICE_X100Y106       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.856     3.324    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X100Y106       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[33]/C
                         clock pessimism              0.000     3.324    
                         clock uncertainty            0.303     3.627    
    SLICE_X100Y106       FDRE (Hold_fdre_C_D)         0.076     3.703    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[33]
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           4.070    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.266%)  route 0.178ns (55.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[0]/Q
                         net (fo=5, routed)           0.178     4.106    ila_top/U0/ila_core_inst/probe1[27]
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.859     3.327    ila_top/U0/ila_core_inst/out
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl8/CLK
                         clock pessimism              0.000     3.327    
                         clock uncertainty            0.303     3.630    
    SLICE_X102Y102       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     3.738    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl8
  -------------------------------------------------------------------
                         required time                         -3.738    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.883%)  route 0.188ns (57.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[10]/Q
                         net (fo=5, routed)           0.188     4.116    ila_top/U0/ila_core_inst/probe1[37]
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.858     3.326    ila_top/U0/ila_core_inst/out
    SLICE_X102Y105       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
                         clock pessimism              0.000     3.326    
                         clock uncertainty            0.303     3.629    
    SLICE_X102Y105       SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     3.744    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           4.116    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.544%)  route 0.183ns (56.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y104       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[3]/Q
                         net (fo=5, routed)           0.183     4.111    ila_top/U0/ila_core_inst/probe1[30]
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.859     3.327    ila_top/U0/ila_core_inst/out
    SLICE_X102Y102       SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8/CLK
                         clock pessimism              0.000     3.327    
                         clock uncertainty            0.303     3.630    
    SLICE_X102Y102       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.739    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/glBCID_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.738%)  route 0.137ns (49.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_o_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout3_buf/O
                         net (fo=13, routed)          0.583     3.788    event_timing_reset_instance/clk_10_o
    SLICE_X101Y106       FDRE                                         r  event_timing_reset_instance/glBCID_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.141     3.929 r  event_timing_reset_instance/glBCID_i_reg[11]/Q
                         net (fo=6, routed)           0.137     4.066    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[38]
    SLICE_X100Y104       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.856     3.324    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X100Y104       FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[38]/C
                         clock pessimism              0.000     3.324    
                         clock uncertainty            0.303     3.627    
    SLICE_X100Y104       FDRE (Hold_fdre_C_D)         0.064     3.691    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[38]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           4.066    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10_phase45_o_clk_wiz_0
  To Clock:  clkout0

Setup :           22  Failing Endpoints,  Worst Slack       -0.848ns,  Total Violation       -6.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.848ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_phase45_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        1.421ns  (logic 0.484ns (34.054%)  route 0.937ns (65.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 110.267 - 104.000 ) 
    Source Clock Delay      (SCD):    9.367ns = ( 109.367 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404   109.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379   109.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/Q
                         net (fo=4, routed)           0.552   110.298    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[2]
    SLICE_X91Y101        LUT2 (Prop_lut2_I0_O)        0.105   110.403 r  event_timing_reset_instance/state_rst_etr_i_inferred_i_1/O
                         net (fo=2, routed)           0.385   110.789    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[6]
    SLICE_X91Y103        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.295   110.267    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X91Y103        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000   110.267    
                         clock uncertainty           -0.303   109.964    
    SLICE_X91Y103        FDRE (Setup_fdre_C_D)       -0.024   109.940    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                        109.940    
                         arrival time                        -110.789    
  -------------------------------------------------------------------
                         slack                                 -0.848    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_phase45_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        1.530ns  (logic 0.484ns (31.628%)  route 1.046ns (68.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 110.404 - 104.000 ) 
    Source Clock Delay      (SCD):    9.367ns = ( 109.367 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404   109.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379   109.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[2]/Q
                         net (fo=4, routed)           0.552   110.298    event_timing_reset_instance/FSM_onehot_state_rst_reg_n_0_[2]
    SLICE_X91Y101        LUT2 (Prop_lut2_I0_O)        0.105   110.403 r  event_timing_reset_instance/state_rst_etr_i_inferred_i_1/O
                         net (fo=2, routed)           0.494   110.898    ila_top/U0/ila_core_inst/probe1[6]
    SLICE_X90Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.432   110.404    ila_top/U0/ila_core_inst/out
    SLICE_X90Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism              0.000   110.404    
                         clock uncertainty           -0.303   110.102    
    SLICE_X90Y98         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036   110.066    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                        110.066    
                         arrival time                        -110.898    
  -------------------------------------------------------------------
                         slack                                 -0.832    

Slack (VIOLATED) :        -0.763ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_phase45_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        1.313ns  (logic 0.484ns (36.865%)  route 0.829ns (63.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 110.267 - 104.000 ) 
    Source Clock Delay      (SCD):    9.367ns = ( 109.367 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404   109.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379   109.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/Q
                         net (fo=6, routed)           0.531   110.277    event_timing_reset_instance/rst_done
    SLICE_X91Y100        LUT2 (Prop_lut2_I1_O)        0.105   110.382 r  event_timing_reset_instance/state_rst_etr_i_inferred_i_2/O
                         net (fo=2, routed)           0.298   110.680    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[5]
    SLICE_X91Y100        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.295   110.267    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X91Y100        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000   110.267    
                         clock uncertainty           -0.303   109.964    
    SLICE_X91Y100        FDRE (Setup_fdre_C_D)       -0.047   109.917    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                        109.917    
                         arrival time                        -110.680    
  -------------------------------------------------------------------
                         slack                                 -0.763    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_phase45_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        1.445ns  (logic 0.484ns (33.498%)  route 0.961ns (66.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 110.404 - 104.000 ) 
    Source Clock Delay      (SCD):    9.367ns = ( 109.367 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.404   109.367    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X91Y101        FDRE                                         r  event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.379   109.746 r  event_timing_reset_instance/FSM_onehot_state_rst_reg[3]/Q
                         net (fo=6, routed)           0.531   110.277    event_timing_reset_instance/rst_done
    SLICE_X91Y100        LUT2 (Prop_lut2_I1_O)        0.105   110.382 r  event_timing_reset_instance/state_rst_etr_i_inferred_i_2/O
                         net (fo=2, routed)           0.430   110.812    ila_top/U0/ila_core_inst/probe1[5]
    SLICE_X90Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.432   110.404    ila_top/U0/ila_core_inst/out
    SLICE_X90Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism              0.000   110.404    
                         clock uncertainty           -0.303   110.102    
    SLICE_X90Y98         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025   110.077    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                        110.077    
                         arrival time                        -110.812    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.536ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/rst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            event_timing_reset_instance/reset_latched_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_phase45_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        1.206ns  (logic 0.484ns (40.123%)  route 0.722ns (59.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.277ns = ( 110.277 - 104.000 ) 
    Source Clock Delay      (SCD):    9.376ns = ( 109.376 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.413   109.376    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X101Y102       FDRE                                         r  event_timing_reset_instance/rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.379   109.755 r  event_timing_reset_instance/rst_done_reg/Q
                         net (fo=16, routed)          0.722   110.478    event_timing_reset_instance/rst_done_o
    SLICE_X100Y102       LUT4 (Prop_lut4_I2_O)        0.105   110.583 r  event_timing_reset_instance/reset_latched_i_i_1/O
                         net (fo=1, routed)           0.000   110.583    event_timing_reset_instance/reset_latched_i_i_1_n_0
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.305   110.277    event_timing_reset_instance/userclk2_out
    SLICE_X100Y102       FDRE                                         r  event_timing_reset_instance/reset_latched_i_reg/C
                         clock pessimism              0.000   110.277    
                         clock uncertainty           -0.303   109.974    
    SLICE_X100Y102       FDRE (Setup_fdre_C_D)        0.072   110.046    event_timing_reset_instance/reset_latched_i_reg
  -------------------------------------------------------------------
                         required time                        110.046    
                         arrival time                        -110.583    
  -------------------------------------------------------------------
                         slack                                 -0.536    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_phase45_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        1.049ns  (logic 0.433ns (41.278%)  route 0.616ns (58.722%))
  Logic Levels:           0  
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.412ns = ( 110.412 - 104.000 ) 
    Source Clock Delay      (SCD):    9.370ns = ( 109.370 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.407   109.370    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.433   109.803 r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/Q
                         net (fo=2, routed)           0.616   110.419    ila_top/U0/ila_core_inst/probe1[14]
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.440   110.412    ila_top/U0/ila_core_inst/out
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/CLK
                         clock pessimism              0.000   110.412    
                         clock uncertainty           -0.303   110.110    
    SLICE_X98Y98         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036   110.074    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8
  -------------------------------------------------------------------
                         required time                        110.074    
                         arrival time                        -110.419    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_phase45_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.812ns  (logic 0.433ns (53.327%)  route 0.379ns (46.673%))
  Logic Levels:           0  
  Clock Path Skew:        -3.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 110.272 - 104.000 ) 
    Source Clock Delay      (SCD):    9.370ns = ( 109.370 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.407   109.370    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDRE (Prop_fdre_C_Q)         0.433   109.803 r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/Q
                         net (fo=2, routed)           0.379   110.182    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[12]
    SLICE_X93Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.300   110.272    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.000   110.272    
                         clock uncertainty           -0.303   109.969    
    SLICE_X93Y101        FDRE (Setup_fdre_C_D)       -0.073   109.896    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                        109.896    
                         arrival time                        -110.182    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_phase45_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.748ns  (logic 0.379ns (50.637%)  route 0.369ns (49.363%))
  Logic Levels:           0  
  Clock Path Skew:        -3.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 110.272 - 104.000 ) 
    Source Clock Delay      (SCD):    9.370ns = ( 109.370 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.407   109.370    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.379   109.749 r  event_timing_reset_instance/vmm_ena_vec_i_reg[3]/Q
                         net (fo=2, routed)           0.369   110.119    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[10]
    SLICE_X93Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.300   110.272    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.000   110.272    
                         clock uncertainty           -0.303   109.969    
    SLICE_X93Y101        FDRE (Setup_fdre_C_D)       -0.075   109.894    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                        109.894    
                         arrival time                        -110.119    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.198ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_phase45_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.765ns  (logic 0.379ns (49.521%)  route 0.386ns (50.479%))
  Logic Levels:           0  
  Clock Path Skew:        -3.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 110.272 - 104.000 ) 
    Source Clock Delay      (SCD):    9.370ns = ( 109.370 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.407   109.370    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.379   109.749 r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/Q
                         net (fo=2, routed)           0.386   110.136    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[8]
    SLICE_X93Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.300   110.272    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000   110.272    
                         clock uncertainty           -0.303   109.969    
    SLICE_X93Y101        FDRE (Setup_fdre_C_D)       -0.032   109.937    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                        109.937    
                         arrival time                        -110.136    
  -------------------------------------------------------------------
                         slack                                 -0.198    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@104.000ns - clk_10_phase45_o_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.732ns  (logic 0.433ns (59.192%)  route 0.299ns (40.808%))
  Logic Levels:           0  
  Clock Path Skew:        -3.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 110.272 - 104.000 ) 
    Source Clock Delay      (SCD):    9.370ns = ( 109.370 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    V4                                                0.000   100.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   100.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   101.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   102.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   103.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   103.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   105.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   105.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   107.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   107.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   109.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.522   106.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797   107.883    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081   107.964 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          1.407   109.370    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.433   109.803 r  event_timing_reset_instance/vmm_ena_vec_i_reg[7]/Q
                         net (fo=2, routed)           0.299   110.102    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[14]
    SLICE_X95Y102        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  104.000   104.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   104.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   105.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   105.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   106.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   106.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   108.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   108.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.300   110.272    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X95Y102        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.000   110.272    
                         clock uncertainty           -0.303   109.969    
    SLICE_X95Y102        FDRE (Setup_fdre_C_D)       -0.047   109.922    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                        109.922    
                         arrival time                        -110.102    
  -------------------------------------------------------------------
                         slack                                 -0.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.935%)  route 0.227ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.581     3.786    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X94Y102        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.164     3.950 r  event_timing_reset_instance/vmm_ena_vec_i_reg[8]/Q
                         net (fo=2, routed)           0.227     4.177    ila_top/U0/ila_core_inst/probe1[15]
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.925     3.393    ila_top/U0/ila_core_inst/out
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/CLK
                         clock pessimism              0.000     3.393    
                         clock uncertainty            0.303     3.696    
    SLICE_X98Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.879    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           4.177    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.200%)  route 0.201ns (58.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.581     3.786    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     3.927 r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/Q
                         net (fo=2, routed)           0.201     4.128    ila_top/U0/ila_core_inst/probe1[9]
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.925     3.393    ila_top/U0/ila_core_inst/out
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl8/CLK
                         clock pessimism              0.000     3.393    
                         clock uncertainty            0.303     3.696    
    SLICE_X98Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.805    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl8
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.080%)  route 0.202ns (58.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.581     3.786    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     3.927 r  event_timing_reset_instance/vmm_ena_vec_i_reg[4]/Q
                         net (fo=2, routed)           0.202     4.129    ila_top/U0/ila_core_inst/probe1[11]
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.925     3.393    ila_top/U0/ila_core_inst/out
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8/CLK
                         clock pessimism              0.000     3.393    
                         clock uncertainty            0.303     3.696    
    SLICE_X98Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     3.804    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           4.129    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.520%)  route 0.189ns (53.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.581     3.786    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDRE (Prop_fdre_C_Q)         0.164     3.950 r  event_timing_reset_instance/vmm_ena_vec_i_reg[5]/Q
                         net (fo=2, routed)           0.189     4.138    ila_top/U0/ila_core_inst/probe1[12]
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.925     3.393    ila_top/U0/ila_core_inst/out
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8/CLK
                         clock pessimism              0.000     3.393    
                         clock uncertainty            0.303     3.696    
    SLICE_X98Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.813    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           4.138    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][77]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.520%)  route 0.189ns (53.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.581     3.786    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDRE (Prop_fdre_C_Q)         0.164     3.950 r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/Q
                         net (fo=2, routed)           0.189     4.138    ila_top/U0/ila_core_inst/probe1[13]
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][77]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.925     3.393    ila_top/U0/ila_core_inst/out
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][77]_srl8/CLK
                         clock pessimism              0.000     3.393    
                         clock uncertainty            0.303     3.696    
    SLICE_X98Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     3.811    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][77]_srl8
  -------------------------------------------------------------------
                         required time                         -3.811    
                         arrival time                           4.138    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.190%)  route 0.201ns (58.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.581     3.786    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     3.927 r  event_timing_reset_instance/vmm_ena_vec_i_reg[1]/Q
                         net (fo=2, routed)           0.201     4.128    ila_top/U0/ila_core_inst/probe1[8]
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][72]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.925     3.393    ila_top/U0/ila_core_inst/out
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][72]_srl8/CLK
                         clock pessimism              0.000     3.393    
                         clock uncertainty            0.303     3.696    
    SLICE_X98Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     3.798    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][72]_srl8
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.070%)  route 0.202ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.581     3.786    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     3.927 r  event_timing_reset_instance/vmm_ena_vec_i_reg[3]/Q
                         net (fo=2, routed)           0.202     4.129    ila_top/U0/ila_core_inst/probe1[10]
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.925     3.393    ila_top/U0/ila_core_inst/out
    SLICE_X98Y98         SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8/CLK
                         clock pessimism              0.000     3.393    
                         clock uncertainty            0.303     3.696    
    SLICE_X98Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     3.790    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           4.129    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.477%)  route 0.113ns (44.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.581     3.786    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     3.927 r  event_timing_reset_instance/vmm_ena_vec_i_reg[2]/Q
                         net (fo=2, routed)           0.113     4.040    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[9]
    SLICE_X93Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.853     3.321    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000     3.321    
                         clock uncertainty            0.303     3.624    
    SLICE_X93Y101        FDRE (Hold_fdre_C_D)         0.076     3.700    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.700    
                         arrival time                           4.040    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.176%)  route 0.124ns (46.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.581     3.786    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X95Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     3.927 r  event_timing_reset_instance/vmm_ena_vec_i_reg[4]/Q
                         net (fo=2, routed)           0.124     4.051    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[11]
    SLICE_X94Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.853     3.321    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000     3.321    
                         clock uncertainty            0.303     3.624    
    SLICE_X94Y101        FDRE (Hold_fdre_C_D)         0.059     3.683    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.683    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 event_timing_reset_instance/vmm_ena_vec_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_phase45_o_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_10_phase45_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.311%)  route 0.122ns (42.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_phase45_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_10_phase45_o_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout6_buf/O
                         net (fo=13, routed)          0.581     3.786    event_timing_reset_instance/clk_10_phase45_o
    SLICE_X92Y101        FDRE                                         r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y101        FDRE (Prop_fdre_C_Q)         0.164     3.950 r  event_timing_reset_instance/vmm_ena_vec_i_reg[6]/Q
                         net (fo=2, routed)           0.122     4.072    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[13]
    SLICE_X93Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.853     3.321    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y101        FDRE                                         r  ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.000     3.321    
                         clock uncertainty            0.303     3.624    
    SLICE_X93Y101        FDRE (Hold_fdre_C_D)         0.072     3.696    ila_top/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           4.072    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_o_clk_wiz_0
  To Clock:  clkout0

Setup :          328  Failing Endpoints,  Worst Slack       -4.984ns,  Total Violation    -1311.876ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.984ns  (required time - arrival time)
  Source:                 xadc_instance/data_fifo_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@16.000ns - clk_200_o_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.174ns  (logic 0.589ns (27.088%)  route 1.585ns (72.912%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 22.297 - 16.000 ) 
    Source Clock Delay      (SCD):    9.364ns = ( 24.364 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    V4                                                0.000    15.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    15.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    15.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    17.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    18.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    20.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    22.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    22.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    24.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522    21.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    22.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.401    24.364    xadc_instance/clk_200_o
    SLICE_X65Y137        FDRE                                         r  xadc_instance/data_fifo_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.379    24.743 r  xadc_instance/data_fifo_enable_r_reg/Q
                         net (fo=2, routed)           0.230    24.974    xadc_instance/xadc_fifo_enable
    SLICE_X65Y136        LUT6 (Prop_lut6_I0_O)        0.105    25.079 r  xadc_instance/daqFIFO_wr_en_i_inferred_i_1/O
                         net (fo=9, routed)           0.298    25.377    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X63Y136        LUT2 (Prop_lut2_I0_O)        0.105    25.482 r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=54, routed)          1.057    26.539    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.324    22.297    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000    22.297    
                         clock uncertainty           -0.266    22.030    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.476    21.554    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         21.554    
                         arrival time                         -26.539    
  -------------------------------------------------------------------
                         slack                                 -4.984    

Slack (VIOLATED) :        -4.948ns  (required time - arrival time)
  Source:                 xadc_instance/data_fifo_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@16.000ns - clk_200_o_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.138ns  (logic 0.589ns (27.549%)  route 1.549ns (72.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 22.297 - 16.000 ) 
    Source Clock Delay      (SCD):    9.364ns = ( 24.364 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    V4                                                0.000    15.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    15.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    15.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    17.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    18.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    20.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    22.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    22.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    24.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522    21.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    22.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.401    24.364    xadc_instance/clk_200_o
    SLICE_X65Y137        FDRE                                         r  xadc_instance/data_fifo_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.379    24.743 r  xadc_instance/data_fifo_enable_r_reg/Q
                         net (fo=2, routed)           0.230    24.974    xadc_instance/xadc_fifo_enable
    SLICE_X65Y136        LUT6 (Prop_lut6_I0_O)        0.105    25.079 r  xadc_instance/daqFIFO_wr_en_i_inferred_i_1/O
                         net (fo=9, routed)           0.298    25.377    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X63Y136        LUT2 (Prop_lut2_I0_O)        0.105    25.482 r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=54, routed)          1.020    26.502    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.324    22.297    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000    22.297    
                         clock uncertainty           -0.266    22.030    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    21.554    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         21.554    
                         arrival time                         -26.502    
  -------------------------------------------------------------------
                         slack                                 -4.948    

Slack (VIOLATED) :        -4.948ns  (required time - arrival time)
  Source:                 xadc_instance/data_fifo_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@16.000ns - clk_200_o_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.138ns  (logic 0.589ns (27.549%)  route 1.549ns (72.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 22.297 - 16.000 ) 
    Source Clock Delay      (SCD):    9.364ns = ( 24.364 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    V4                                                0.000    15.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    15.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    15.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    17.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    18.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    20.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    22.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    22.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    24.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522    21.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    22.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.401    24.364    xadc_instance/clk_200_o
    SLICE_X65Y137        FDRE                                         r  xadc_instance/data_fifo_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.379    24.743 r  xadc_instance/data_fifo_enable_r_reg/Q
                         net (fo=2, routed)           0.230    24.974    xadc_instance/xadc_fifo_enable
    SLICE_X65Y136        LUT6 (Prop_lut6_I0_O)        0.105    25.079 r  xadc_instance/daqFIFO_wr_en_i_inferred_i_1/O
                         net (fo=9, routed)           0.298    25.377    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X63Y136        LUT2 (Prop_lut2_I0_O)        0.105    25.482 r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=54, routed)          1.020    26.502    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.324    22.297    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000    22.297    
                         clock uncertainty           -0.266    22.030    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476    21.554    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         21.554    
                         arrival time                         -26.502    
  -------------------------------------------------------------------
                         slack                                 -4.948    

Slack (VIOLATED) :        -4.948ns  (required time - arrival time)
  Source:                 xadc_instance/data_fifo_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@16.000ns - clk_200_o_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.138ns  (logic 0.589ns (27.549%)  route 1.549ns (72.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 22.297 - 16.000 ) 
    Source Clock Delay      (SCD):    9.364ns = ( 24.364 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    V4                                                0.000    15.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    15.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    15.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    17.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    18.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    20.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    22.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    22.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    24.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522    21.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    22.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.401    24.364    xadc_instance/clk_200_o
    SLICE_X65Y137        FDRE                                         r  xadc_instance/data_fifo_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.379    24.743 r  xadc_instance/data_fifo_enable_r_reg/Q
                         net (fo=2, routed)           0.230    24.974    xadc_instance/xadc_fifo_enable
    SLICE_X65Y136        LUT6 (Prop_lut6_I0_O)        0.105    25.079 r  xadc_instance/daqFIFO_wr_en_i_inferred_i_1/O
                         net (fo=9, routed)           0.298    25.377    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X63Y136        LUT2 (Prop_lut2_I0_O)        0.105    25.482 r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=54, routed)          1.020    26.502    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.324    22.297    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000    22.297    
                         clock uncertainty           -0.266    22.030    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.476    21.554    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         21.554    
                         arrival time                         -26.502    
  -------------------------------------------------------------------
                         slack                                 -4.948    

Slack (VIOLATED) :        -4.904ns  (required time - arrival time)
  Source:                 xadc_instance/data_fifo_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@16.000ns - clk_200_o_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.094ns  (logic 0.589ns (28.129%)  route 1.505ns (71.871%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 22.297 - 16.000 ) 
    Source Clock Delay      (SCD):    9.364ns = ( 24.364 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    V4                                                0.000    15.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    15.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    15.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    17.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    18.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    20.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    22.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    22.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    24.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522    21.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    22.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.401    24.364    xadc_instance/clk_200_o
    SLICE_X65Y137        FDRE                                         r  xadc_instance/data_fifo_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.379    24.743 r  xadc_instance/data_fifo_enable_r_reg/Q
                         net (fo=2, routed)           0.230    24.974    xadc_instance/xadc_fifo_enable
    SLICE_X65Y136        LUT6 (Prop_lut6_I0_O)        0.105    25.079 r  xadc_instance/daqFIFO_wr_en_i_inferred_i_1/O
                         net (fo=9, routed)           0.298    25.377    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X63Y136        LUT2 (Prop_lut2_I0_O)        0.105    25.482 r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=54, routed)          0.976    26.458    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.324    22.297    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000    22.297    
                         clock uncertainty           -0.266    22.030    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.476    21.554    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         21.554    
                         arrival time                         -26.458    
  -------------------------------------------------------------------
                         slack                                 -4.904    

Slack (VIOLATED) :        -4.867ns  (required time - arrival time)
  Source:                 xadc_instance/data_fifo_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@16.000ns - clk_200_o_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.058ns  (logic 0.589ns (28.626%)  route 1.469ns (71.374%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 22.297 - 16.000 ) 
    Source Clock Delay      (SCD):    9.364ns = ( 24.364 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    V4                                                0.000    15.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    15.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    15.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    17.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    18.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    20.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    22.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    22.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    24.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522    21.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    22.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.401    24.364    xadc_instance/clk_200_o
    SLICE_X65Y137        FDRE                                         r  xadc_instance/data_fifo_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.379    24.743 r  xadc_instance/data_fifo_enable_r_reg/Q
                         net (fo=2, routed)           0.230    24.974    xadc_instance/xadc_fifo_enable
    SLICE_X65Y136        LUT6 (Prop_lut6_I0_O)        0.105    25.079 r  xadc_instance/daqFIFO_wr_en_i_inferred_i_1/O
                         net (fo=9, routed)           0.298    25.377    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X63Y136        LUT2 (Prop_lut2_I0_O)        0.105    25.482 r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=54, routed)          0.940    26.422    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.324    22.297    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000    22.297    
                         clock uncertainty           -0.266    22.030    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476    21.554    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         21.554    
                         arrival time                         -26.422    
  -------------------------------------------------------------------
                         slack                                 -4.867    

Slack (VIOLATED) :        -4.867ns  (required time - arrival time)
  Source:                 xadc_instance/data_fifo_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@16.000ns - clk_200_o_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.058ns  (logic 0.589ns (28.626%)  route 1.469ns (71.374%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 22.297 - 16.000 ) 
    Source Clock Delay      (SCD):    9.364ns = ( 24.364 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    V4                                                0.000    15.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    15.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    15.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    17.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    18.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    20.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    22.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    22.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    24.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522    21.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    22.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.401    24.364    xadc_instance/clk_200_o
    SLICE_X65Y137        FDRE                                         r  xadc_instance/data_fifo_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.379    24.743 r  xadc_instance/data_fifo_enable_r_reg/Q
                         net (fo=2, routed)           0.230    24.974    xadc_instance/xadc_fifo_enable
    SLICE_X65Y136        LUT6 (Prop_lut6_I0_O)        0.105    25.079 r  xadc_instance/daqFIFO_wr_en_i_inferred_i_1/O
                         net (fo=9, routed)           0.298    25.377    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X63Y136        LUT2 (Prop_lut2_I0_O)        0.105    25.482 r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=54, routed)          0.940    26.422    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.324    22.297    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000    22.297    
                         clock uncertainty           -0.266    22.030    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476    21.554    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         21.554    
                         arrival time                         -26.422    
  -------------------------------------------------------------------
                         slack                                 -4.867    

Slack (VIOLATED) :        -4.867ns  (required time - arrival time)
  Source:                 xadc_instance/data_fifo_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@16.000ns - clk_200_o_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.058ns  (logic 0.589ns (28.626%)  route 1.469ns (71.374%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 22.297 - 16.000 ) 
    Source Clock Delay      (SCD):    9.364ns = ( 24.364 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    V4                                                0.000    15.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    15.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    15.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    17.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    18.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    20.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    22.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    22.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    24.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522    21.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    22.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.401    24.364    xadc_instance/clk_200_o
    SLICE_X65Y137        FDRE                                         r  xadc_instance/data_fifo_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.379    24.743 r  xadc_instance/data_fifo_enable_r_reg/Q
                         net (fo=2, routed)           0.230    24.974    xadc_instance/xadc_fifo_enable
    SLICE_X65Y136        LUT6 (Prop_lut6_I0_O)        0.105    25.079 r  xadc_instance/daqFIFO_wr_en_i_inferred_i_1/O
                         net (fo=9, routed)           0.298    25.377    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X63Y136        LUT2 (Prop_lut2_I0_O)        0.105    25.482 r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=54, routed)          0.940    26.422    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.324    22.297    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000    22.297    
                         clock uncertainty           -0.266    22.030    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.476    21.554    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         21.554    
                         arrival time                         -26.422    
  -------------------------------------------------------------------
                         slack                                 -4.867    

Slack (VIOLATED) :        -4.859ns  (required time - arrival time)
  Source:                 xadc_instance/data_fifo_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@16.000ns - clk_200_o_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.047ns  (logic 0.589ns (28.774%)  route 1.458ns (71.226%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns = ( 22.295 - 16.000 ) 
    Source Clock Delay      (SCD):    9.364ns = ( 24.364 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    V4                                                0.000    15.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    15.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    15.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    17.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    18.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    20.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    22.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    22.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    24.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522    21.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    22.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.401    24.364    xadc_instance/clk_200_o
    SLICE_X65Y137        FDRE                                         r  xadc_instance/data_fifo_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.379    24.743 r  xadc_instance/data_fifo_enable_r_reg/Q
                         net (fo=2, routed)           0.230    24.974    xadc_instance/xadc_fifo_enable
    SLICE_X65Y136        LUT6 (Prop_lut6_I0_O)        0.105    25.079 r  xadc_instance/daqFIFO_wr_en_i_inferred_i_1/O
                         net (fo=9, routed)           0.298    25.377    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X63Y136        LUT2 (Prop_lut2_I0_O)        0.105    25.482 r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=54, routed)          0.929    26.411    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y25         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.322    22.295    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y25         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000    22.295    
                         clock uncertainty           -0.266    22.028    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476    21.552    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         21.552    
                         arrival time                         -26.411    
  -------------------------------------------------------------------
                         slack                                 -4.859    

Slack (VIOLATED) :        -4.859ns  (required time - arrival time)
  Source:                 xadc_instance/data_fifo_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@16.000ns - clk_200_o_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.047ns  (logic 0.589ns (28.774%)  route 1.458ns (71.226%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.295ns = ( 22.295 - 16.000 ) 
    Source Clock Delay      (SCD):    9.364ns = ( 24.364 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    V4                                                0.000    15.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    15.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    15.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    16.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    17.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    18.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    20.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    20.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    22.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    22.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    24.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522    21.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    22.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    22.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.401    24.364    xadc_instance/clk_200_o
    SLICE_X65Y137        FDRE                                         r  xadc_instance/data_fifo_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y137        FDRE (Prop_fdre_C_Q)         0.379    24.743 r  xadc_instance/data_fifo_enable_r_reg/Q
                         net (fo=2, routed)           0.230    24.974    xadc_instance/xadc_fifo_enable
    SLICE_X65Y136        LUT6 (Prop_lut6_I0_O)        0.105    25.079 r  xadc_instance/daqFIFO_wr_en_i_inferred_i_1/O
                         net (fo=9, routed)           0.298    25.377    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X63Y136        LUT2 (Prop_lut2_I0_O)        0.105    25.482 r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=54, routed)          0.929    26.411    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y25         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.322    22.295    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y25         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000    22.295    
                         clock uncertainty           -0.266    22.028    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476    21.552    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         21.552    
                         arrival time                         -26.411    
  -------------------------------------------------------------------
                         slack                                 -4.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 xadc_instance/fifo_bus_r_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.420%)  route 0.233ns (55.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.574     3.779    xadc_instance/clk_200_o
    SLICE_X63Y131        FDRE                                         r  xadc_instance/fifo_bus_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDRE (Prop_fdre_C_Q)         0.141     3.920 r  xadc_instance/fifo_bus_r_reg[32]/Q
                         net (fo=1, routed)           0.051     3.971    xadc_instance/xadc_fifo_bus[32]
    SLICE_X62Y131        LUT6 (Prop_lut6_I0_O)        0.045     4.016 r  xadc_instance/daqFIFO_din_i_inferred_i_32/O
                         net (fo=4, routed)           0.181     4.197    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[32]
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.883     3.352    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     3.352    
                         clock uncertainty            0.266     3.618    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.155     3.773    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.197    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 xadc_instance/fifo_bus_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.034%)  route 0.236ns (55.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.577     3.782    xadc_instance/clk_200_o
    SLICE_X63Y134        FDRE                                         r  xadc_instance/fifo_bus_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  xadc_instance/fifo_bus_r_reg[5]/Q
                         net (fo=1, routed)           0.110     4.033    xadc_instance/xadc_fifo_bus[5]
    SLICE_X63Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.078 r  xadc_instance/daqFIFO_din_i_inferred_i_59/O
                         net (fo=4, routed)           0.126     4.204    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[5]
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.883     3.352    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     3.352    
                         clock uncertainty            0.266     3.618    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.155     3.773    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.204    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 xadc_instance/fifo_bus_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.494%)  route 0.242ns (56.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.573     3.778    xadc_instance/clk_200_o
    SLICE_X63Y130        FDRE                                         r  xadc_instance/fifo_bus_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.141     3.919 r  xadc_instance/fifo_bus_r_reg[26]/Q
                         net (fo=1, routed)           0.051     3.970    xadc_instance/xadc_fifo_bus[26]
    SLICE_X62Y130        LUT6 (Prop_lut6_I0_O)        0.045     4.015 r  xadc_instance/daqFIFO_din_i_inferred_i_38/O
                         net (fo=4, routed)           0.190     4.205    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[26]
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.883     3.352    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     3.352    
                         clock uncertainty            0.266     3.618    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     3.773    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 xadc_instance/fifo_bus_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.277%)  route 0.244ns (56.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.573     3.778    xadc_instance/clk_200_o
    SLICE_X65Y131        FDRE                                         r  xadc_instance/fifo_bus_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141     3.919 r  xadc_instance/fifo_bus_r_reg[9]/Q
                         net (fo=1, routed)           0.053     3.972    xadc_instance/xadc_fifo_bus[9]
    SLICE_X64Y131        LUT6 (Prop_lut6_I0_O)        0.045     4.017 r  xadc_instance/daqFIFO_din_i_inferred_i_55/O
                         net (fo=4, routed)           0.190     4.207    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[9]
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.883     3.352    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     3.352    
                         clock uncertainty            0.266     3.618    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.155     3.773    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.207    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 xadc_instance/fifo_bus_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.600%)  route 0.251ns (57.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.572     3.777    xadc_instance/clk_200_o
    SLICE_X65Y130        FDRE                                         r  xadc_instance/fifo_bus_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.141     3.918 r  xadc_instance/fifo_bus_r_reg[10]/Q
                         net (fo=1, routed)           0.053     3.971    xadc_instance/xadc_fifo_bus[10]
    SLICE_X64Y130        LUT6 (Prop_lut6_I0_O)        0.045     4.016 r  xadc_instance/daqFIFO_din_i_inferred_i_54/O
                         net (fo=4, routed)           0.197     4.213    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[10]
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.883     3.352    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     3.352    
                         clock uncertainty            0.266     3.618    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.155     3.773    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.213    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 xadc_instance/fifo_bus_r_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.928%)  route 0.247ns (57.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.577     3.782    xadc_instance/clk_200_o
    SLICE_X63Y134        FDRE                                         r  xadc_instance/fifo_bus_r_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  xadc_instance/fifo_bus_r_reg[53]/Q
                         net (fo=1, routed)           0.051     3.974    xadc_instance/xadc_fifo_bus[53]
    SLICE_X62Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.019 r  xadc_instance/daqFIFO_din_i_inferred_i_11/O
                         net (fo=4, routed)           0.196     4.215    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[53]
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.883     3.352    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     3.352    
                         clock uncertainty            0.266     3.618    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.155     3.773    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.215    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 xadc_instance/fifo_bus_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.840%)  route 0.248ns (57.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.577     3.782    xadc_instance/clk_200_o
    SLICE_X63Y134        FDRE                                         r  xadc_instance/fifo_bus_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  xadc_instance/fifo_bus_r_reg[17]/Q
                         net (fo=1, routed)           0.107     4.029    xadc_instance/xadc_fifo_bus[17]
    SLICE_X62Y133        LUT6 (Prop_lut6_I0_O)        0.045     4.074 r  xadc_instance/daqFIFO_din_i_inferred_i_47/O
                         net (fo=4, routed)           0.142     4.216    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[17]
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.883     3.352    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     3.352    
                         clock uncertainty            0.266     3.618    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     3.773    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 xadc_instance/fifo_bus_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.466%)  route 0.252ns (57.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.570     3.775    xadc_instance/clk_200_o
    SLICE_X65Y128        FDRE                                         r  xadc_instance/fifo_bus_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141     3.916 r  xadc_instance/fifo_bus_r_reg[11]/Q
                         net (fo=1, routed)           0.051     3.967    xadc_instance/xadc_fifo_bus[11]
    SLICE_X64Y128        LUT6 (Prop_lut6_I0_O)        0.045     4.012 r  xadc_instance/daqFIFO_din_i_inferred_i_53/O
                         net (fo=4, routed)           0.201     4.213    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[11]
    RAMB36_X3Y25         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.877     3.346    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y25         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     3.346    
                         clock uncertainty            0.266     3.612    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.155     3.767    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.767    
                         arrival time                           4.213    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 xadc_instance/fifo_bus_r_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.162%)  route 0.255ns (57.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.573     3.778    xadc_instance/clk_200_o
    SLICE_X65Y131        FDRE                                         r  xadc_instance/fifo_bus_r_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141     3.919 r  xadc_instance/fifo_bus_r_reg[48]/Q
                         net (fo=1, routed)           0.116     4.034    xadc_instance/xadc_fifo_bus[48]
    SLICE_X62Y131        LUT6 (Prop_lut6_I0_O)        0.045     4.079 r  xadc_instance/daqFIFO_din_i_inferred_i_16/O
                         net (fo=4, routed)           0.140     4.219    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[48]
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.883     3.352    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     3.352    
                         clock uncertainty            0.266     3.618    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.155     3.773    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 xadc_instance/fifo_bus_r_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.996%)  route 0.236ns (53.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.574     3.779    xadc_instance/clk_200_o
    SLICE_X62Y131        FDRE                                         r  xadc_instance/fifo_bus_r_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y131        FDRE (Prop_fdre_C_Q)         0.164     3.943 r  xadc_instance/fifo_bus_r_reg[42]/Q
                         net (fo=1, routed)           0.051     3.994    xadc_instance/xadc_fifo_bus[42]
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.045     4.039 r  xadc_instance/daqFIFO_din_i_inferred_i_22/O
                         net (fo=4, routed)           0.184     4.223    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[42]
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.883     3.352    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     3.352    
                         clock uncertainty            0.266     3.618    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     3.773    FIFO2UDP_instance/daq_FIFO_instance/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_o_clk_wiz_0
  To Clock:  clkout0

Setup :           32  Failing Endpoints,  Worst Slack       -4.037ns,  Total Violation     -109.230ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.037ns  (required time - arrival time)
  Source:                 readout_vmm/vmm_cktk_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@176.000ns - clk_40_o_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        1.617ns  (logic 0.538ns (33.265%)  route 1.079ns (66.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 182.270 - 176.000 ) 
    Source Clock Delay      (SCD):    9.357ns = ( 184.357 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    V4                                                0.000   175.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   175.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   175.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   176.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   177.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   178.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   178.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   180.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   180.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   182.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   182.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   184.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522   181.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797   182.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081   182.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.394   184.357    readout_vmm/clkTkProc
    SLICE_X46Y126        FDRE                                         r  readout_vmm/vmm_cktk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.433   184.790 r  readout_vmm/vmm_cktk_i_reg/Q
                         net (fo=4, routed)           0.227   185.017    ro_cktk_out_vec[1]
    SLICE_X47Y126        LUT2 (Prop_lut2_I1_O)        0.105   185.122 r  cktk_out_vec_inferred_i_8/O
                         net (fo=4, routed)           0.853   185.975    ila_top/U0/ila_core_inst/probe0[8]
    SLICE_X56Y114        SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  176.000   176.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   176.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   177.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   177.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   178.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   178.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   180.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   180.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.298   182.270    ila_top/U0/ila_core_inst/out
    SLICE_X56Y114        SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.000   182.270    
                         clock uncertainty           -0.283   181.987    
    SLICE_X56Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050   181.937    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                        181.937    
                         arrival time                        -185.975    
  -------------------------------------------------------------------
                         slack                                 -4.037    

Slack (VIOLATED) :        -3.779ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/vmm_cs_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@176.000ns - clk_40_o_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        1.357ns  (logic 0.538ns (39.660%)  route 0.819ns (60.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.243ns = ( 182.243 - 176.000 ) 
    Source Clock Delay      (SCD):    9.345ns = ( 184.345 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    V4                                                0.000   175.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   175.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   175.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   176.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   177.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   178.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   178.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   180.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   180.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   182.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   182.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   184.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522   181.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797   182.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081   182.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.382   184.345    udp_din_conf_block/vmm_config_logic/clk_40
    SLICE_X72Y125        FDSE                                         r  udp_din_conf_block/vmm_config_logic/vmm_cs_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDSE (Prop_fdse_C_Q)         0.433   184.778 r  udp_din_conf_block/vmm_config_logic/vmm_cs_i_reg/Q
                         net (fo=2, routed)           0.280   185.058    VMM_CS_i
    SLICE_X72Y125        LUT3 (Prop_lut3_I0_O)        0.105   185.163 r  vmm_cs_all_inferred_i_1/O
                         net (fo=3, routed)           0.539   185.702    ila_top/U0/ila_core_inst/probe0[36]
    SLICE_X76Y125        SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  176.000   176.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   176.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   177.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   177.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   178.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   178.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   180.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   180.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.271   182.243    ila_top/U0/ila_core_inst/out
    SLICE_X76Y125        SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.000   182.243    
                         clock uncertainty           -0.283   181.960    
    SLICE_X76Y125        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037   181.923    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                        181.923    
                         arrival time                        -185.702    
  -------------------------------------------------------------------
                         slack                                 -3.779    

Slack (VIOLATED) :        -3.757ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@176.000ns - clk_40_o_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        1.372ns  (logic 0.503ns (36.668%)  route 0.869ns (63.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 182.261 - 176.000 ) 
    Source Clock Delay      (SCD):    9.432ns = ( 184.432 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    V4                                                0.000   175.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   175.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   175.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   176.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   177.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   178.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   178.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   180.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   180.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   182.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   182.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   184.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522   181.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797   182.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081   182.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.469   184.432    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.379   184.811 r  readout_vmm/NoFlg_counter_reg[1]/Q
                         net (fo=5, routed)           0.869   185.680    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[9]
    SLICE_X43Y124        LUT3 (Prop_lut3_I2_O)        0.124   185.804 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.000   185.804    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[9]
    SLICE_X43Y124        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  176.000   176.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   176.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   177.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   177.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   178.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   178.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   180.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   180.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.289   182.261    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y124        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000   182.261    
                         clock uncertainty           -0.283   181.978    
    SLICE_X43Y124        FDRE (Setup_fdre_C_D)        0.069   182.047    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                        182.047    
                         arrival time                        -185.804    
  -------------------------------------------------------------------
                         slack                                 -3.757    

Slack (VIOLATED) :        -3.632ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@176.000ns - clk_40_o_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        1.250ns  (logic 0.504ns (40.306%)  route 0.746ns (59.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 182.262 - 176.000 ) 
    Source Clock Delay      (SCD):    9.429ns = ( 184.429 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    V4                                                0.000   175.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   175.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   175.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   176.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   177.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   178.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   178.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   180.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   180.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   182.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   182.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   184.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522   181.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797   182.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081   182.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.466   184.429    readout_vmm/clkTkProc
    SLICE_X41Y123        FDRE                                         r  readout_vmm/NoFlg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDRE (Prop_fdre_C_Q)         0.379   184.808 r  readout_vmm/NoFlg_counter_reg[0]/Q
                         net (fo=5, routed)           0.746   185.555    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[8]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.125   185.680 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[8]_i_1/O
                         net (fo=1, routed)           0.000   185.680    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[8]
    SLICE_X43Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  176.000   176.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   176.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   177.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   177.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   178.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   178.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   180.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   180.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.290   182.262    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000   182.262    
                         clock uncertainty           -0.283   181.979    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)        0.069   182.048    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                        182.048    
                         arrival time                        -185.680    
  -------------------------------------------------------------------
                         slack                                 -3.632    

Slack (VIOLATED) :        -3.629ns  (required time - arrival time)
  Source:                 readout_vmm/state_tk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@176.000ns - clk_40_o_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        1.318ns  (logic 0.507ns (38.453%)  route 0.811ns (61.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 182.262 - 176.000 ) 
    Source Clock Delay      (SCD):    9.358ns = ( 184.358 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    V4                                                0.000   175.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   175.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   175.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   176.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   177.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   178.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   178.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   180.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   180.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   182.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   182.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   184.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522   181.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797   182.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081   182.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.395   184.358    readout_vmm/clkTkProc
    SLICE_X45Y126        FDRE                                         r  readout_vmm/state_tk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDRE (Prop_fdre_C_Q)         0.379   184.737 r  readout_vmm/state_tk_reg[2]/Q
                         net (fo=49, routed)          0.811   185.549    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[3]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.128   185.677 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.000   185.677    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[3]
    SLICE_X43Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  176.000   176.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   176.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   177.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   177.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   178.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   178.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   180.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   180.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.290   182.262    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000   182.262    
                         clock uncertainty           -0.283   181.979    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)        0.069   182.048    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                        182.048    
                         arrival time                        -185.677    
  -------------------------------------------------------------------
                         slack                                 -3.629    

Slack (VIOLATED) :        -3.578ns  (required time - arrival time)
  Source:                 readout_vmm/NoFlg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@176.000ns - clk_40_o_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        1.156ns  (logic 0.484ns (41.851%)  route 0.672ns (58.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 182.262 - 176.000 ) 
    Source Clock Delay      (SCD):    9.432ns = ( 184.432 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    V4                                                0.000   175.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   175.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   175.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   176.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   177.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   178.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   178.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   180.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   180.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   182.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   182.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   184.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522   181.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797   182.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081   182.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.469   184.432    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.379   184.811 r  readout_vmm/NoFlg_counter_reg[2]/Q
                         net (fo=5, routed)           0.672   185.484    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[10]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.105   185.589 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[10]_i_1/O
                         net (fo=1, routed)           0.000   185.589    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[10]
    SLICE_X43Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  176.000   176.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   176.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   177.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   177.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   178.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   178.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   180.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   180.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.290   182.262    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.000   182.262    
                         clock uncertainty           -0.283   181.979    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)        0.032   182.011    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                        182.011    
                         arrival time                        -185.589    
  -------------------------------------------------------------------
                         slack                                 -3.578    

Slack (VIOLATED) :        -3.539ns  (required time - arrival time)
  Source:                 readout_vmm/daq_enable_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@176.000ns - clk_40_o_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        1.114ns  (logic 0.538ns (48.290%)  route 0.576ns (51.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 182.261 - 176.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 184.433 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    V4                                                0.000   175.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   175.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   175.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   176.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   177.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   178.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   178.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   180.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   180.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   182.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   182.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   184.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522   181.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797   182.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081   182.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.470   184.433    readout_vmm/clkTkProc
    SLICE_X36Y123        FDRE                                         r  readout_vmm/daq_enable_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.433   184.866 r  readout_vmm/daq_enable_ff_sync_reg/Q
                         net (fo=102, routed)         0.576   185.442    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[15]
    SLICE_X43Y124        LUT3 (Prop_lut3_I2_O)        0.105   185.547 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[15]_i_1/O
                         net (fo=1, routed)           0.000   185.547    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[15]
    SLICE_X43Y124        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  176.000   176.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   176.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   177.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   177.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   178.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   178.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   180.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   180.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.289   182.261    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y124        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.000   182.261    
                         clock uncertainty           -0.283   181.978    
    SLICE_X43Y124        FDRE (Setup_fdre_C_D)        0.030   182.008    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                        182.008    
                         arrival time                        -185.547    
  -------------------------------------------------------------------
                         slack                                 -3.539    

Slack (VIOLATED) :        -3.533ns  (required time - arrival time)
  Source:                 readout_vmm/state_tk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@176.000ns - clk_40_o_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        1.050ns  (logic 0.379ns (36.079%)  route 0.671ns (63.921%))
  Logic Levels:           0  
  Clock Path Skew:        -3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 182.266 - 176.000 ) 
    Source Clock Delay      (SCD):    9.428ns = ( 184.428 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    V4                                                0.000   175.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   175.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   175.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   176.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   177.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   178.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   178.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   180.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   180.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   182.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   182.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   184.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522   181.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797   182.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081   182.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.465   184.428    readout_vmm/clkTkProc
    SLICE_X39Y124        FDRE                                         r  readout_vmm/state_tk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDRE (Prop_fdre_C_Q)         0.379   184.807 r  readout_vmm/state_tk_reg[3]/Q
                         net (fo=75, routed)          0.671   185.479    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[4]
    SLICE_X42Y120        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  176.000   176.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   176.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   177.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   177.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   178.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   178.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   180.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   180.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.294   182.266    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X42Y120        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.000   182.266    
                         clock uncertainty           -0.283   181.983    
    SLICE_X42Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037   181.946    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                        181.946    
                         arrival time                        -185.479    
  -------------------------------------------------------------------
                         slack                                 -3.533    

Slack (VIOLATED) :        -3.526ns  (required time - arrival time)
  Source:                 readout_vmm/state_tk_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@176.000ns - clk_40_o_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        1.216ns  (logic 0.505ns (41.517%)  route 0.711ns (58.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 182.262 - 176.000 ) 
    Source Clock Delay      (SCD):    9.358ns = ( 184.358 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    V4                                                0.000   175.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   175.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   175.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   176.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   177.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   178.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   178.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   180.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   180.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   182.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   182.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   184.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522   181.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797   182.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081   182.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.395   184.358    readout_vmm/clkTkProc
    SLICE_X45Y126        FDSE                                         r  readout_vmm/state_tk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDSE (Prop_fdse_C_Q)         0.379   184.737 r  readout_vmm/state_tk_reg[0]/Q
                         net (fo=47, routed)          0.711   185.449    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[1]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.126   185.575 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000   185.575    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[1]
    SLICE_X43Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  176.000   176.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   176.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   177.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   177.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   178.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   178.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   180.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   180.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.290   182.262    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000   182.262    
                         clock uncertainty           -0.283   181.979    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)        0.069   182.048    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                        182.048    
                         arrival time                        -185.575    
  -------------------------------------------------------------------
                         slack                                 -3.526    

Slack (VIOLATED) :        -3.526ns  (required time - arrival time)
  Source:                 readout_vmm/state_tk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clkout0 rise@176.000ns - clk_40_o_clk_wiz_0 rise@175.000ns)
  Data Path Delay:        1.175ns  (logic 0.484ns (41.176%)  route 0.691ns (58.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 182.262 - 176.000 ) 
    Source Clock Delay      (SCD):    9.361ns = ( 184.361 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                    175.000   175.000 r  
    V4                                                0.000   175.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000   175.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908   175.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065   176.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078   177.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524   178.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   178.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816   180.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   180.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334   182.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081   182.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644   184.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522   181.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797   182.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081   182.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.398   184.361    readout_vmm/clkTkProc
    SLICE_X45Y128        FDRE                                         r  readout_vmm/state_tk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.379   184.740 r  readout_vmm/state_tk_reg[1]/Q
                         net (fo=49, routed)          0.691   185.432    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[2]
    SLICE_X43Y123        LUT3 (Prop_lut3_I2_O)        0.105   185.537 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[2]_i_1/O
                         net (fo=1, routed)           0.000   185.537    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[2]
    SLICE_X43Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)  176.000   176.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000   176.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216   177.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077   177.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565   178.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   178.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964   180.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077   180.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.290   182.262    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y123        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000   182.262    
                         clock uncertainty           -0.283   181.979    
    SLICE_X43Y123        FDRE (Setup_fdre_C_D)        0.032   182.011    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                        182.011    
                         arrival time                        -185.537    
  -------------------------------------------------------------------
                         slack                                 -3.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 udp_din_conf_block/CDCC_40to125/data_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/CDCC_40to125/data_sync_stage_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.660%)  route 0.098ns (37.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.577     3.782    udp_din_conf_block/CDCC_40to125/clk_40
    SLICE_X68Y141        FDRE                                         r  udp_din_conf_block/CDCC_40to125/data_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y141        FDRE (Prop_fdre_C_Q)         0.164     3.946 r  udp_din_conf_block/CDCC_40to125/data_in_reg_reg[0]/Q
                         net (fo=1, routed)           0.098     4.043    udp_din_conf_block/CDCC_40to125/data_in_reg_reg_n_0_[0]
    SLICE_X67Y142        FDRE                                         r  udp_din_conf_block/CDCC_40to125/data_sync_stage_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.850     3.318    udp_din_conf_block/CDCC_40to125/clk_125
    SLICE_X67Y142        FDRE                                         r  udp_din_conf_block/CDCC_40to125/data_sync_stage_0_reg[0]/C
                         clock pessimism              0.000     3.318    
                         clock uncertainty            0.283     3.601    
    SLICE_X67Y142        FDRE (Hold_fdre_C_D)         0.075     3.676    udp_din_conf_block/CDCC_40to125/data_sync_stage_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 readout_vmm/timeoutCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.743%)  route 0.233ns (62.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.577     3.782    readout_vmm/clkTkProc
    SLICE_X45Y129        FDRE                                         r  readout_vmm/timeoutCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  readout_vmm/timeoutCnt_reg[2]/Q
                         net (fo=8, routed)           0.233     4.155    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[95]
    SLICE_X44Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.849     3.317    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X44Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8/CLK
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.283     3.600    
    SLICE_X44Y130        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.783    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8
  -------------------------------------------------------------------
                         required time                         -3.783    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 readout_vmm/timeoutCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.528%)  route 0.162ns (53.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.577     3.782    readout_vmm/clkTkProc
    SLICE_X45Y129        FDRE                                         r  readout_vmm/timeoutCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  readout_vmm/timeoutCnt_reg[1]/Q
                         net (fo=9, routed)           0.162     4.085    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[94]
    SLICE_X44Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.849     3.317    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X44Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8/CLK
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.283     3.600    
    SLICE_X44Y130        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.709    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 readout_vmm/vmmEventDone_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/vmmEventDone_stage1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.192%)  route 0.129ns (47.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.582     3.787    readout_vmm/clkTkProc
    SLICE_X47Y135        FDRE                                         r  readout_vmm/vmmEventDone_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.141     3.928 r  readout_vmm/vmmEventDone_i_reg/Q
                         net (fo=3, routed)           0.129     4.057    readout_vmm/vmmEventDone_i
    SLICE_X47Y136        FDRE                                         r  readout_vmm/vmmEventDone_stage1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.853     3.321    readout_vmm/clk
    SLICE_X47Y136        FDRE                                         r  readout_vmm/vmmEventDone_stage1_reg/C
                         clock pessimism              0.000     3.321    
                         clock uncertainty            0.283     3.604    
    SLICE_X47Y136        FDRE (Hold_fdre_C_D)         0.075     3.679    readout_vmm/vmmEventDone_stage1_reg
  -------------------------------------------------------------------
                         required time                         -3.679    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 readout_vmm/timeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.560%)  route 0.215ns (60.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.577     3.782    readout_vmm/clkTkProc
    SLICE_X45Y129        FDRE                                         r  readout_vmm/timeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  readout_vmm/timeoutCnt_reg[0]/Q
                         net (fo=10, routed)          0.215     4.138    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[93]
    SLICE_X44Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.849     3.317    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X44Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8/CLK
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.283     3.600    
    SLICE_X44Y130        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     3.715    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8
  -------------------------------------------------------------------
                         required time                         -3.715    
                         arrival time                           4.138    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 readout_vmm/timeoutCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.519%)  route 0.183ns (56.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.577     3.782    readout_vmm/clkTkProc
    SLICE_X45Y129        FDRE                                         r  readout_vmm/timeoutCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  readout_vmm/timeoutCnt_reg[2]/Q
                         net (fo=8, routed)           0.183     4.106    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[79]
    SLICE_X44Y129        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.848     3.316    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X44Y129        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[95]/C
                         clock pessimism              0.000     3.316    
                         clock uncertainty            0.283     3.599    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.083     3.682    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[95]
  -------------------------------------------------------------------
                         required time                         -3.682    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 readout_vmm/reading_out_word_ff_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.156%)  route 0.216ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.576     3.781    readout_vmm/clkTkProc
    SLICE_X44Y127        FDRE                                         r  readout_vmm/reading_out_word_ff_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDRE (Prop_fdre_C_Q)         0.164     3.945 r  readout_vmm/reading_out_word_ff_sync_reg/Q
                         net (fo=12, routed)          0.216     4.161    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[92]
    SLICE_X44Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.849     3.317    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X44Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8/CLK
                         clock pessimism              0.000     3.317    
                         clock uncertainty            0.283     3.600    
    SLICE_X44Y130        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.717    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8
  -------------------------------------------------------------------
                         required time                         -3.717    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 readout_vmm/timeoutCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.930%)  route 0.187ns (57.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.577     3.782    readout_vmm/clkTkProc
    SLICE_X45Y129        FDRE                                         r  readout_vmm/timeoutCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  readout_vmm/timeoutCnt_reg[1]/Q
                         net (fo=9, routed)           0.187     4.110    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[78]
    SLICE_X44Y129        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.848     3.316    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X44Y129        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[94]/C
                         clock pessimism              0.000     3.316    
                         clock uncertainty            0.283     3.599    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.064     3.663    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[94]
  -------------------------------------------------------------------
                         required time                         -3.663    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 readout_vmm/timeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.670%)  route 0.189ns (57.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.577     3.782    readout_vmm/clkTkProc
    SLICE_X45Y129        FDRE                                         r  readout_vmm/timeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.141     3.923 r  readout_vmm/timeoutCnt_reg[0]/Q
                         net (fo=10, routed)          0.189     4.112    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[77]
    SLICE_X44Y129        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.848     3.316    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X44Y129        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[93]/C
                         clock pessimism              0.000     3.316    
                         clock uncertainty            0.283     3.599    
    SLICE_X44Y129        FDRE (Hold_fdre_C_D)         0.063     3.662    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[93]
  -------------------------------------------------------------------
                         required time                         -3.662    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 readout_vmm/NoFlg_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.531%)  route 0.245ns (63.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.606     3.811    readout_vmm/clkTkProc
    SLICE_X39Y121        FDRE                                         r  readout_vmm/NoFlg_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.141     3.952 r  readout_vmm/NoFlg_counter_reg[1]/Q
                         net (fo=5, routed)           0.245     4.197    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[9]
    SLICE_X40Y118        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.881     3.349    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X40Y118        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism              0.000     3.349    
                         clock uncertainty            0.283     3.632    
    SLICE_X40Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.741    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           4.197    
  -------------------------------------------------------------------
                         slack                                  0.456    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_o_clk_wiz_0
  To Clock:  clkout0

Setup :          339  Failing Endpoints,  Worst Slack       -1.376ns,  Total Violation     -100.161ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 readout_vmm/vmm_ckdt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.033ns  (logic 0.379ns (18.640%)  route 1.654ns (81.360%))
  Logic Levels:           0  
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 30.338 - 24.000 ) 
    Source Clock Delay      (SCD):    9.354ns = ( 29.354 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.391    29.354    readout_vmm/clkDtProc
    SLICE_X91Y129        FDRE                                         r  readout_vmm/vmm_ckdt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_fdre_C_Q)         0.379    29.733 r  readout_vmm/vmm_ckdt_i_reg/Q
                         net (fo=9, routed)           1.654    31.388    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[18]
    SLICE_X36Y126        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    25.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    25.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    26.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    28.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    28.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.366    30.338    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X36Y126        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.000    30.338    
                         clock uncertainty           -0.280    30.058    
    SLICE_X36Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    30.012    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         30.012    
                         arrival time                         -31.388    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 readout_vmm/state_dt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.846ns  (logic 0.541ns (29.308%)  route 1.305ns (70.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 30.261 - 24.000 ) 
    Source Clock Delay      (SCD):    9.443ns = ( 29.443 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.480    29.443    readout_vmm/clkDtProc
    SLICE_X20Y125        FDRE                                         r  readout_vmm/state_dt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y125        FDRE (Prop_fdre_C_Q)         0.433    29.876 r  readout_vmm/state_dt_reg[3]/Q
                         net (fo=82, routed)          1.305    31.181    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[14]
    SLICE_X43Y125        LUT3 (Prop_lut3_I2_O)        0.108    31.289 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[14]_i_1/O
                         net (fo=1, routed)           0.000    31.289    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[14]
    SLICE_X43Y125        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    25.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    25.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    26.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    28.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    28.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.289    30.261    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y125        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.000    30.261    
                         clock uncertainty           -0.280    29.981    
    SLICE_X43Y125        FDRE (Setup_fdre_C_D)        0.069    30.050    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         30.050    
                         arrival time                         -31.289    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.190ns  (required time - arrival time)
  Source:                 readout_vmm/state_dt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.765ns  (logic 0.484ns (27.416%)  route 1.281ns (72.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 30.261 - 24.000 ) 
    Source Clock Delay      (SCD):    9.435ns = ( 29.435 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.472    29.435    readout_vmm/clkDtProc
    SLICE_X37Y127        FDRE                                         r  readout_vmm/state_dt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.379    29.814 r  readout_vmm/state_dt_reg[0]/Q
                         net (fo=82, routed)          1.281    31.096    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[11]
    SLICE_X43Y125        LUT3 (Prop_lut3_I2_O)        0.105    31.201 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[11]_i_1/O
                         net (fo=1, routed)           0.000    31.201    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[11]
    SLICE_X43Y125        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    25.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    25.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    26.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    28.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    28.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.289    30.261    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y125        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000    30.261    
                         clock uncertainty           -0.280    29.981    
    SLICE_X43Y125        FDRE (Setup_fdre_C_D)        0.030    30.011    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         30.011    
                         arrival time                         -31.201    
  -------------------------------------------------------------------
                         slack                                 -1.190    

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 readout_vmm/state_dt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.692ns  (logic 0.538ns (31.799%)  route 1.154ns (68.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 30.261 - 24.000 ) 
    Source Clock Delay      (SCD):    9.436ns = ( 29.436 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.473    29.436    readout_vmm/clkDtProc
    SLICE_X36Y121        FDRE                                         r  readout_vmm/state_dt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.433    29.869 r  readout_vmm/state_dt_reg[1]/Q
                         net (fo=185, routed)         1.154    31.023    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[12]
    SLICE_X43Y125        LUT3 (Prop_lut3_I2_O)        0.105    31.128 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[12]_i_1/O
                         net (fo=1, routed)           0.000    31.128    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[12]
    SLICE_X43Y125        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    25.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    25.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    26.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    28.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    28.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.289    30.261    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y125        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.000    30.261    
                         clock uncertainty           -0.280    29.981    
    SLICE_X43Y125        FDRE (Setup_fdre_C_D)        0.032    30.013    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         30.013    
                         arrival time                         -31.128    
  -------------------------------------------------------------------
                         slack                                 -1.115    

Slack (VIOLATED) :        -0.993ns  (required time - arrival time)
  Source:                 readout_vmm/state_dt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.606ns  (logic 0.559ns (34.802%)  route 1.047ns (65.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 30.261 - 24.000 ) 
    Source Clock Delay      (SCD):    9.436ns = ( 29.436 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.473    29.436    readout_vmm/clkDtProc
    SLICE_X36Y128        FDRE                                         r  readout_vmm/state_dt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_fdre_C_Q)         0.433    29.869 r  readout_vmm/state_dt_reg[2]/Q
                         net (fo=116, routed)         1.047    30.917    readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probe0[13]
    SLICE_X43Y125        LUT3 (Prop_lut3_I2_O)        0.126    31.043 r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/probeDelay1[13]_i_1/O
                         net (fo=1, routed)           0.000    31.043    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[13]
    SLICE_X43Y125        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    25.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    25.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    26.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    28.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    28.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.289    30.261    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y125        FDRE                                         r  readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.000    30.261    
                         clock uncertainty           -0.280    29.981    
    SLICE_X43Y125        FDRE (Setup_fdre_C_D)        0.069    30.050    readout_vmm/ilaDAQ/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         30.050    
                         arrival time                         -31.043    
  -------------------------------------------------------------------
                         slack                                 -0.993    

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 readout_vmm/dataBitRead_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.475ns  (logic 0.433ns (29.361%)  route 1.042ns (70.639%))
  Logic Levels:           0  
  Clock Path Skew:        -3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 30.338 - 24.000 ) 
    Source Clock Delay      (SCD):    9.445ns = ( 29.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.482    29.445    readout_vmm/clkDtProc
    SLICE_X18Y123        FDRE                                         r  readout_vmm/dataBitRead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_fdre_C_Q)         0.433    29.878 r  readout_vmm/dataBitRead_reg[1]/Q
                         net (fo=7, routed)           1.042    30.920    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[22]
    SLICE_X36Y126        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    25.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    25.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    26.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    28.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    28.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.366    30.338    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X36Y126        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.000    30.338    
                         clock uncertainty           -0.280    30.058    
    SLICE_X36Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    30.022    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         30.022    
                         arrival time                         -30.920    
  -------------------------------------------------------------------
                         slack                                 -0.898    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 readout_vmm/state_dt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.382ns  (logic 0.433ns (31.336%)  route 0.949ns (68.664%))
  Logic Levels:           0  
  Clock Path Skew:        -3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 30.341 - 24.000 ) 
    Source Clock Delay      (SCD):    9.443ns = ( 29.443 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.480    29.443    readout_vmm/clkDtProc
    SLICE_X20Y125        FDRE                                         r  readout_vmm/state_dt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y125        FDRE (Prop_fdre_C_Q)         0.433    29.876 r  readout_vmm/state_dt_reg[3]/Q
                         net (fo=82, routed)          0.949    30.825    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[14]
    SLICE_X40Y118        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    25.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    25.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    26.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    28.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    28.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.369    30.341    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X40Y118        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.000    30.341    
                         clock uncertainty           -0.280    30.061    
    SLICE_X40Y118        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    30.025    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                         -30.825    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 readout_vmm/vmmWord_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.382ns  (logic 0.379ns (27.416%)  route 1.003ns (72.584%))
  Logic Levels:           0  
  Clock Path Skew:        -3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.356ns = ( 30.356 - 24.000 ) 
    Source Clock Delay      (SCD):    9.435ns = ( 29.435 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.472    29.435    readout_vmm/clkDtProc
    SLICE_X39Y130        FDRE                                         r  readout_vmm/vmmWord_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_fdre_C_Q)         0.379    29.814 r  readout_vmm/vmmWord_i_reg[11]/Q
                         net (fo=4, routed)           1.003    30.818    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[38]
    SLICE_X14Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    25.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    25.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    26.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    28.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    28.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.384    30.356    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X14Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism              0.000    30.356    
                         clock uncertainty           -0.280    30.076    
    SLICE_X14Y130        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    30.040    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                         30.040    
                         arrival time                         -30.818    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 readout_vmm/vmm_ckdt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ila_top/U0/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.274ns  (logic 0.379ns (29.741%)  route 0.895ns (70.259%))
  Logic Levels:           0  
  Clock Path Skew:        -3.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.243ns = ( 30.243 - 24.000 ) 
    Source Clock Delay      (SCD):    9.354ns = ( 29.354 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.391    29.354    readout_vmm/clkDtProc
    SLICE_X91Y129        FDRE                                         r  readout_vmm/vmm_ckdt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_fdre_C_Q)         0.379    29.733 r  readout_vmm/vmm_ckdt_i_reg/Q
                         net (fo=9, routed)           0.895    30.629    ila_top/U0/ila_core_inst/probe0[33]
    SLICE_X76Y125        SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    25.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    25.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    26.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    28.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    28.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.271    30.243    ila_top/U0/ila_core_inst/out
    SLICE_X76Y125        SRL16E                                       r  ila_top/U0/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism              0.000    30.243    
                         clock uncertainty           -0.280    29.963    
    SLICE_X76Y125        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    29.909    ila_top/U0/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                         29.909    
                         arrival time                         -30.629    
  -------------------------------------------------------------------
                         slack                                 -0.720    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 readout_vmm/vmmWord_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - clk_50_o_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.315ns  (logic 0.379ns (28.831%)  route 0.936ns (71.169%))
  Logic Levels:           0  
  Clock Path Skew:        -3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.356ns = ( 30.356 - 24.000 ) 
    Source Clock Delay      (SCD):    9.435ns = ( 29.435 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908    20.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    21.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078    22.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524    23.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    23.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816    25.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334    27.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    27.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644    29.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522    26.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797    27.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    27.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.472    29.435    readout_vmm/clkDtProc
    SLICE_X39Y130        FDRE                                         r  readout_vmm/vmmWord_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_fdre_C_Q)         0.379    29.814 r  readout_vmm/vmmWord_i_reg[9]/Q
                         net (fo=4, routed)           0.936    30.750    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[36]
    SLICE_X14Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    24.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    25.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    25.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    26.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    28.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    28.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.384    30.356    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X14Y130        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.000    30.356    
                         clock uncertainty           -0.280    30.076    
    SLICE_X14Y130        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    30.039    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         30.039    
                         arrival time                         -30.750    
  -------------------------------------------------------------------
                         slack                                 -0.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 readout_vmm/vmmWord_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.872%)  route 0.152ns (48.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.620     3.825    readout_vmm/clkDtProc
    SLICE_X20Y134        FDRE                                         r  readout_vmm/vmmWord_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.164     3.989 r  readout_vmm/vmmWord_i_reg[52]/Q
                         net (fo=4, routed)           0.152     4.141    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[79]
    SLICE_X22Y134        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.892     3.360    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X22Y134        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/CLK
                         clock pessimism              0.000     3.360    
                         clock uncertainty            0.280     3.640    
    SLICE_X22Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.823    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           4.141    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 readout_vmm/vmmWord_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.026%)  route 0.125ns (46.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.606     3.811    readout_vmm/clkDtProc
    SLICE_X38Y128        FDRE                                         r  readout_vmm/vmmWord_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDRE (Prop_fdre_C_Q)         0.141     3.952 r  readout_vmm/vmmWord_i_reg[24]/Q
                         net (fo=4, routed)           0.125     4.077    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[51]
    SLICE_X40Y127        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.877     3.345    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X40Y127        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism              0.000     3.345    
                         clock uncertainty            0.280     3.625    
    SLICE_X40Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     3.733    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                         -3.733    
                         arrival time                           4.077    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 readout_vmm/vmmWord_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.097%)  route 0.146ns (50.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.612     3.817    readout_vmm/clkDtProc
    SLICE_X37Y135        FDRE                                         r  readout_vmm/vmmWord_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y135        FDRE (Prop_fdre_C_Q)         0.141     3.958 r  readout_vmm/vmmWord_i_reg[58]/Q
                         net (fo=4, routed)           0.146     4.104    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[85]
    SLICE_X36Y135        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.885     3.353    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X36Y135        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][85]_srl8/CLK
                         clock pessimism              0.000     3.353    
                         clock uncertainty            0.280     3.633    
    SLICE_X36Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     3.748    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][85]_srl8
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_50to125/data_in_reg_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.576     3.781    axi4_spi_instance/CDCC_50to125/clk_50_o
    SLICE_X67Y153        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y153        FDRE (Prop_fdre_C_Q)         0.141     3.922 r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[91]/Q
                         net (fo=1, routed)           0.108     4.030    axi4_spi_instance/CDCC_50to125/data_in_reg[91]
    SLICE_X67Y152        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.846     3.314    axi4_spi_instance/CDCC_50to125/userclk2_out
    SLICE_X67Y152        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[91]/C
                         clock pessimism              0.000     3.314    
                         clock uncertainty            0.280     3.594    
    SLICE_X67Y152        FDRE (Hold_fdre_C_D)         0.075     3.669    axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[91]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_50to125/data_in_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.132%)  route 0.110ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.579     3.784    axi4_spi_instance/CDCC_50to125/clk_50_o
    SLICE_X54Y164        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y164        FDRE (Prop_fdre_C_Q)         0.141     3.925 r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     4.035    axi4_spi_instance/CDCC_50to125/data_in_reg[7]
    SLICE_X55Y164        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.846     3.315    axi4_spi_instance/CDCC_50to125/userclk2_out
    SLICE_X55Y164        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[7]/C
                         clock pessimism              0.000     3.315    
                         clock uncertainty            0.280     3.595    
    SLICE_X55Y164        FDRE (Hold_fdre_C_D)         0.078     3.673    axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 readout_vmm/vmmWord_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.050%)  route 0.200ns (54.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.612     3.817    readout_vmm/clkDtProc
    SLICE_X36Y134        FDRE                                         r  readout_vmm/vmmWord_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.164     3.981 r  readout_vmm/vmmWord_i_reg[60]/Q
                         net (fo=4, routed)           0.200     4.181    readout_vmm/ilaDAQ/U0/ila_core_inst/probe0[87]
    SLICE_X36Y135        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.885     3.353    readout_vmm/ilaDAQ/U0/ila_core_inst/out
    SLICE_X36Y135        SRL16E                                       r  readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8/CLK
                         clock pessimism              0.000     3.353    
                         clock uncertainty            0.280     3.633    
    SLICE_X36Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.816    readout_vmm/ilaDAQ/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           4.181    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_50to125/data_in_reg_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.580%)  route 0.104ns (42.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    3.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.573     3.778    axi4_spi_instance/CDCC_50to125/clk_50_o
    SLICE_X54Y177        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y177        FDRE (Prop_fdre_C_Q)         0.141     3.919 r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[75]/Q
                         net (fo=1, routed)           0.104     4.023    axi4_spi_instance/CDCC_50to125/data_in_reg[75]
    SLICE_X57Y177        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.838     3.307    axi4_spi_instance/CDCC_50to125/userclk2_out
    SLICE_X57Y177        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[75]/C
                         clock pessimism              0.000     3.307    
                         clock uncertainty            0.280     3.587    
    SLICE_X57Y177        FDRE (Hold_fdre_C_D)         0.071     3.658    axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[75]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_50to125/data_in_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.132%)  route 0.110ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.579     3.784    axi4_spi_instance/CDCC_50to125/clk_50_o
    SLICE_X54Y163        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y163        FDRE (Prop_fdre_C_Q)         0.141     3.925 r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[18]/Q
                         net (fo=1, routed)           0.110     4.035    axi4_spi_instance/CDCC_50to125/data_in_reg[18]
    SLICE_X55Y164        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.846     3.315    axi4_spi_instance/CDCC_50to125/userclk2_out
    SLICE_X55Y164        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[18]/C
                         clock pessimism              0.000     3.315    
                         clock uncertainty            0.280     3.595    
    SLICE_X55Y164        FDRE (Hold_fdre_C_D)         0.075     3.670    axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.670    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_50to125/data_in_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.580     3.785    axi4_spi_instance/CDCC_50to125/clk_50_o
    SLICE_X45Y165        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y165        FDRE (Prop_fdre_C_Q)         0.141     3.926 r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     4.034    axi4_spi_instance/CDCC_50to125/data_in_reg[11]
    SLICE_X45Y166        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.845     3.314    axi4_spi_instance/CDCC_50to125/userclk2_out
    SLICE_X45Y166        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[11]/C
                         clock pessimism              0.000     3.314    
                         clock uncertainty            0.280     3.594    
    SLICE_X45Y166        FDRE (Hold_fdre_C_D)         0.075     3.669    axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 axi4_spi_instance/CDCC_50to125/data_in_reg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.148ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.576     3.781    axi4_spi_instance/CDCC_50to125/clk_50_o
    SLICE_X67Y153        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y153        FDRE (Prop_fdre_C_Q)         0.141     3.922 r  axi4_spi_instance/CDCC_50to125/data_in_reg_reg[94]/Q
                         net (fo=1, routed)           0.108     4.030    axi4_spi_instance/CDCC_50to125/data_in_reg[94]
    SLICE_X67Y152        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.846     3.314    axi4_spi_instance/CDCC_50to125/userclk2_out
    SLICE_X67Y152        FDRE                                         r  axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[94]/C
                         clock pessimism              0.000     3.314    
                         clock uncertainty            0.280     3.594    
    SLICE_X67Y152        FDRE (Hold_fdre_C_D)         0.071     3.665    axi4_spi_instance/CDCC_50to125/data_sync_stage_0_reg[94]
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       15.082ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.082ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.706ns  (logic 0.348ns (49.296%)  route 0.358ns (50.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y216                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/C
    SLICE_X49Y216        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[3]/Q
                         net (fo=1, routed)           0.358     0.706    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/wr_addr_gray_reg[3][0]
    SLICE_X47Y216        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X47Y216        FDRE (Setup_fdre_C_D)       -0.212    15.788    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.788    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                 15.082    

Slack (MET) :             15.145ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.780ns  (logic 0.433ns (55.531%)  route 0.347ns (44.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y216                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/C
    SLICE_X48Y216        FDSE (Prop_fdse_C_Q)         0.433     0.433 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[0]/Q
                         net (fo=1, routed)           0.347     0.780    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/Q[0]
    SLICE_X47Y217        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X47Y217        FDRE (Setup_fdre_C_D)       -0.075    15.925    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 15.145    

Slack (MET) :             15.177ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.748ns  (logic 0.379ns (50.651%)  route 0.369ns (49.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y216                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/C
    SLICE_X49Y216        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[2]/Q
                         net (fo=1, routed)           0.369     0.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/wr_addr_gray_reg[2][0]
    SLICE_X47Y215        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X47Y215        FDRE (Setup_fdre_C_D)       -0.075    15.925    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 15.177    

Slack (MET) :             15.192ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.775ns  (logic 0.379ns (48.883%)  route 0.396ns (51.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y216                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/C
    SLICE_X49Y216        FDSE (Prop_fdse_C_Q)         0.379     0.379 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[4]/Q
                         net (fo=1, routed)           0.396     0.775    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/wr_addr_gray_reg[4][0]
    SLICE_X48Y217        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X48Y217        FDRE (Setup_fdre_C_D)       -0.033    15.967    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.967    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                 15.192    

Slack (MET) :             15.296ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.671ns  (logic 0.433ns (64.572%)  route 0.238ns (35.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y216                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/C
    SLICE_X48Y216        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[1]/Q
                         net (fo=1, routed)           0.238     0.671    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/Q[0]
    SLICE_X46Y216        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X46Y216        FDRE (Setup_fdre_C_D)       -0.033    15.967    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.967    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                 15.296    

Slack (MET) :             15.318ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.607ns  (logic 0.379ns (62.483%)  route 0.228ns (37.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y214                                     0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/C
    SLICE_X49Y214        FDSE (Prop_fdse_C_Q)         0.379     0.379 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_reg[5]/Q
                         net (fo=1, routed)           0.228     0.607    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/wr_addr_gray_reg[5][0]
    SLICE_X47Y214        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X47Y214        FDRE (Setup_fdre_C_D)       -0.075    15.925    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.925    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                 15.318    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.379ns (23.972%)  route 1.202ns (76.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.255ns = ( 14.255 - 8.000 ) 
    Source Clock Delay      (SCD):    6.641ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.393     6.641    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X58Y195        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y195        FDRE (Prop_fdre_C_Q)         0.379     7.020 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.202     8.222    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X58Y194        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.283    14.255    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X58Y194        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.175    14.430    
                         clock uncertainty           -0.205    14.225    
    SLICE_X58Y194        FDRE (Setup_fdre_C_D)       -0.047    14.178    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  5.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.646%)  route 0.658ns (82.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.579     2.658    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X58Y195        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y195        FDRE (Prop_fdre_C_Q)         0.141     2.799 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.658     3.457    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X58Y194        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.850     3.318    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X58Y194        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.317     3.001    
                         clock uncertainty            0.205     3.206    
    SLICE_X58Y194        FDRE (Hold_fdre_C_D)         0.070     3.276    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.805ns  (logic 0.348ns (19.277%)  route 1.457ns (80.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 22.423 - 16.000 ) 
    Source Clock Delay      (SCD):    6.816ns = ( 14.816 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     9.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    11.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.248 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.568    14.816    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y204        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y204        FDRE (Prop_fdre_C_Q)         0.348    15.164 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.457    16.621    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.451    22.423    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.175    22.598    
                         clock uncertainty           -0.205    22.393    
    SLICE_X51Y205        FDRE (Setup_fdre_C_D)       -0.159    22.234    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         22.234    
                         arrival time                         -16.621    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.828ns  (logic 0.379ns (20.739%)  route 1.449ns (79.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 22.441 - 16.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 14.833 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     9.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    11.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.248 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.585    14.833    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X114Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y204       FDRE (Prop_fdre_C_Q)         0.379    15.212 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.449    16.660    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X115Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.469    22.441    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X115Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.175    22.616    
                         clock uncertainty           -0.205    22.411    
    SLICE_X115Y204       FDRE (Setup_fdre_C_D)       -0.039    22.372    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                         -16.660    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.818ns  (logic 0.379ns (20.843%)  route 1.439ns (79.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 22.441 - 16.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 14.833 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     9.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    11.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.248 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.585    14.833    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X114Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y204       FDRE (Prop_fdre_C_Q)         0.379    15.212 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           1.439    16.651    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X115Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.469    22.441    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X115Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.175    22.616    
                         clock uncertainty           -0.205    22.411    
    SLICE_X115Y204       FDRE (Setup_fdre_C_D)       -0.047    22.364    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         22.364    
                         arrival time                         -16.651    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.673ns  (logic 0.348ns (20.807%)  route 1.325ns (79.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 22.423 - 16.000 ) 
    Source Clock Delay      (SCD):    6.816ns = ( 14.816 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     9.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    11.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.248 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.568    14.816    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y204        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y204        FDRE (Prop_fdre_C_Q)         0.348    15.164 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.325    16.488    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.451    22.423    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.175    22.598    
                         clock uncertainty           -0.205    22.393    
    SLICE_X51Y205        FDRE (Setup_fdre_C_D)       -0.178    22.215    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                         -16.488    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.757ns  (logic 0.379ns (21.570%)  route 1.378ns (78.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 22.423 - 16.000 ) 
    Source Clock Delay      (SCD):    6.816ns = ( 14.816 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     9.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    11.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.248 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.568    14.816    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y203        FDRE (Prop_fdre_C_Q)         0.379    15.195 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           1.378    16.573    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.451    22.423    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism              0.175    22.598    
                         clock uncertainty           -0.205    22.393    
    SLICE_X51Y203        FDRE (Setup_fdre_C_D)       -0.073    22.320    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                         -16.573    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.743ns  (logic 0.379ns (21.739%)  route 1.364ns (78.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 22.423 - 16.000 ) 
    Source Clock Delay      (SCD):    6.816ns = ( 14.816 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     9.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    11.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.248 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.568    14.816    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y204        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y204        FDRE (Prop_fdre_C_Q)         0.379    15.195 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.364    16.559    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.451    22.423    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.175    22.598    
                         clock uncertainty           -0.205    22.393    
    SLICE_X51Y205        FDRE (Setup_fdre_C_D)       -0.070    22.323    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.323    
                         arrival time                         -16.559    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.787ns  (logic 0.379ns (21.214%)  route 1.408ns (78.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 22.423 - 16.000 ) 
    Source Clock Delay      (SCD):    6.816ns = ( 14.816 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     9.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    11.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.248 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.568    14.816    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X49Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y203        FDRE (Prop_fdre_C_Q)         0.379    15.195 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.408    16.602    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.451    22.423    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.175    22.598    
                         clock uncertainty           -0.205    22.393    
    SLICE_X51Y203        FDRE (Setup_fdre_C_D)       -0.024    22.369    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         22.369    
                         arrival time                         -16.602    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.648ns  (logic 0.348ns (21.113%)  route 1.300ns (78.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 22.423 - 16.000 ) 
    Source Clock Delay      (SCD):    6.816ns = ( 14.816 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     9.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    11.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.248 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.568    14.816    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y202        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y202        FDRE (Prop_fdre_C_Q)         0.348    15.164 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.300    16.464    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.451    22.423    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.175    22.598    
                         clock uncertainty           -0.205    22.393    
    SLICE_X51Y203        FDRE (Setup_fdre_C_D)       -0.162    22.231    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         22.231    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.636ns  (logic 0.348ns (21.275%)  route 1.288ns (78.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.423ns = ( 22.423 - 16.000 ) 
    Source Clock Delay      (SCD):    6.816ns = ( 14.816 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     9.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    11.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.248 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.568    14.816    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y204        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y204        FDRE (Prop_fdre_C_Q)         0.348    15.164 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.288    16.451    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.451    22.423    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.175    22.598    
                         clock uncertainty           -0.205    22.393    
    SLICE_X51Y205        FDRE (Setup_fdre_C_D)       -0.169    22.224    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.224    
                         arrival time                         -16.451    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.707ns  (logic 0.379ns (22.200%)  route 1.328ns (77.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.441ns = ( 22.441 - 16.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 14.833 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     9.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674    11.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.248 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.585    14.833    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X114Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y204       FDRE (Prop_fdre_C_Q)         0.379    15.212 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           1.328    16.540    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X115Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    17.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    18.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    20.895    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          1.469    22.441    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X115Y204       FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.175    22.616    
                         clock uncertainty           -0.205    22.411    
    SLICE_X115Y204       FDRE (Setup_fdre_C_D)       -0.059    22.352    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         22.352    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                  5.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.128ns (18.947%)  route 0.548ns (81.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.670     2.749    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y202        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y202        FDRE (Prop_fdre_C_Q)         0.128     2.877 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.548     3.425    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.944     3.413    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.317     3.095    
                         clock uncertainty            0.205     3.300    
    SLICE_X51Y205        FDRE (Hold_fdre_C_D)         0.023     3.323    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.955%)  route 0.566ns (80.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.670     2.749    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y202        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y202        FDRE (Prop_fdre_C_Q)         0.141     2.890 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.566     3.456    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.944     3.413    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.317     3.095    
                         clock uncertainty            0.205     3.300    
    SLICE_X51Y203        FDRE (Hold_fdre_C_D)         0.046     3.346    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.831%)  route 0.552ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.670     2.749    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y202        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y202        FDRE (Prop_fdre_C_Q)         0.128     2.877 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.552     3.429    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.944     3.413    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism             -0.317     3.095    
                         clock uncertainty            0.205     3.300    
    SLICE_X51Y203        FDRE (Hold_fdre_C_D)         0.017     3.317    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.726%)  route 0.574ns (80.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y204        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y204        FDRE (Prop_fdre_C_Q)         0.141     2.889 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.574     3.463    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.944     3.413    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.317     3.095    
                         clock uncertainty            0.205     3.300    
    SLICE_X51Y205        FDRE (Hold_fdre_C_D)         0.047     3.347    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.701%)  route 0.575ns (80.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.670     2.749    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y202        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y202        FDRE (Prop_fdre_C_Q)         0.141     2.890 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.575     3.465    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.944     3.413    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.317     3.095    
                         clock uncertainty            0.205     3.300    
    SLICE_X51Y203        FDRE (Hold_fdre_C_D)         0.047     3.347    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.881%)  route 0.606ns (81.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.670     2.749    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y202        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y202        FDRE (Prop_fdre_C_Q)         0.141     2.890 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.606     3.496    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.944     3.413    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.317     3.095    
                         clock uncertainty            0.205     3.300    
    SLICE_X51Y203        FDRE (Hold_fdre_C_D)         0.075     3.375    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.375    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.128ns (18.410%)  route 0.567ns (81.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.670     2.749    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y202        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y202        FDRE (Prop_fdre_C_Q)         0.128     2.877 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.567     3.444    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.944     3.413    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y203        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.317     3.095    
                         clock uncertainty            0.205     3.300    
    SLICE_X51Y203        FDRE (Hold_fdre_C_D)         0.023     3.323    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.148%)  route 0.595ns (80.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X47Y204        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.141     2.889 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.595     3.485    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X48Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.944     3.413    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X48Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.317     3.095    
                         clock uncertainty            0.205     3.300    
    SLICE_X48Y205        FDRE (Hold_fdre_C_D)         0.059     3.359    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.359    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.966%)  route 0.602ns (81.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y204        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y204        FDRE (Prop_fdre_C_Q)         0.141     2.889 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.602     3.492    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.944     3.413    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.317     3.095    
                         clock uncertainty            0.205     3.300    
    SLICE_X51Y205        FDRE (Hold_fdre_C_D)         0.061     3.361    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.731%)  route 0.612ns (81.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.669     2.748    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X51Y204        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y204        FDRE (Prop_fdre_C_Q)         0.141     2.889 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.612     3.501    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk/O
                         net (fo=57, routed)          0.944     3.413    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X51Y205        FDRE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.317     3.095    
                         clock uncertainty            0.205     3.300    
    SLICE_X51Y205        FDRE (Hold_fdre_C_D)         0.047     3.347    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200_o_clk_wiz_0
  To Clock:  clk_200_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.433ns (20.480%)  route 1.681ns (79.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.002ns = ( 14.002 - 5.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.387     9.351    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.433     9.784 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.681    11.465    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X51Y206        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.453    14.002    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y206        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.422    14.423    
                         clock uncertainty           -0.058    14.365    
    SLICE_X51Y206        FDCE (Recov_fdce_C_CLR)     -0.331    14.034    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.433ns (20.480%)  route 1.681ns (79.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.002ns = ( 14.002 - 5.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.387     9.351    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.433     9.784 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.681    11.465    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X51Y206        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.453    14.002    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y206        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.422    14.423    
                         clock uncertainty           -0.058    14.365    
    SLICE_X51Y206        FDCE (Recov_fdce_C_CLR)     -0.331    14.034    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.433ns (21.537%)  route 1.577ns (78.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.002ns = ( 14.002 - 5.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.387     9.351    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.433     9.784 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.577    11.361    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X49Y206        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.453    14.002    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y206        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.422    14.423    
                         clock uncertainty           -0.058    14.365    
    SLICE_X49Y206        FDCE (Recov_fdce_C_CLR)     -0.331    14.034    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.433ns (21.641%)  route 1.568ns (78.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.002ns = ( 14.002 - 5.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.387     9.351    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.433     9.784 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.568    11.352    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X51Y207        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.453    14.002    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y207        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.422    14.423    
                         clock uncertainty           -0.058    14.365    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.331    14.034    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.433ns (21.641%)  route 1.568ns (78.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.002ns = ( 14.002 - 5.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.387     9.351    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.433     9.784 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.568    11.352    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X51Y207        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.453    14.002    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y207        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.422    14.423    
                         clock uncertainty           -0.058    14.365    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.331    14.034    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.433ns (21.641%)  route 1.568ns (78.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.002ns = ( 14.002 - 5.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.387     9.351    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.433     9.784 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.568    11.352    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X51Y207        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.453    14.002    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y207        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.422    14.423    
                         clock uncertainty           -0.058    14.365    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.331    14.034    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.433ns (21.641%)  route 1.568ns (78.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.002ns = ( 14.002 - 5.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.387     9.351    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.433     9.784 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.568    11.352    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X51Y207        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.453    14.002    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y207        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.422    14.423    
                         clock uncertainty           -0.058    14.365    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.331    14.034    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.433ns (21.641%)  route 1.568ns (78.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.002ns = ( 14.002 - 5.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.387     9.351    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.433     9.784 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.568    11.352    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X51Y207        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.453    14.002    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y207        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.422    14.423    
                         clock uncertainty           -0.058    14.365    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.331    14.034    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.433ns (44.741%)  route 0.535ns (55.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 13.825 - 5.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.387     9.351    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.433     9.784 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.535    10.319    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X67Y189        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.276    13.825    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y189        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.497    14.322    
                         clock uncertainty           -0.058    14.264    
    SLICE_X67Y189        FDCE (Recov_fdce_C_CLR)     -0.331    13.933    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_o_clk_wiz_0 rise@5.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.433ns (44.741%)  route 0.535ns (55.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 13.825 - 5.000 ) 
    Source Clock Delay      (SCD):    9.351ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.387     9.351    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.433     9.784 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.535    10.319    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X67Y189        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868     5.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     6.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452     8.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    10.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    12.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    14.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    10.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.472    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    12.549 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         1.276    13.825    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y189        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.497    14.322    
                         clock uncertainty           -0.058    14.264    
    SLICE_X67Y189        FDCE (Recov_fdce_C_CLR)     -0.331    13.933    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  3.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.262%)  route 0.207ns (55.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.539ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.207     4.151    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X67Y190        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.845     4.539    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y190        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.744     3.796    
    SLICE_X67Y190        FDCE (Remov_fdce_C_CLR)     -0.092     3.704    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.262%)  route 0.207ns (55.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.539ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.207     4.151    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X67Y190        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.845     4.539    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y190        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.744     3.796    
    SLICE_X67Y190        FDCE (Remov_fdce_C_CLR)     -0.092     3.704    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.262%)  route 0.207ns (55.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.539ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.207     4.151    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X67Y190        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.845     4.539    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y190        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.744     3.796    
    SLICE_X67Y190        FDCE (Remov_fdce_C_CLR)     -0.092     3.704    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.158%)  route 0.266ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.266     4.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X66Y189        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.845     4.538    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X66Y189        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.744     3.795    
    SLICE_X66Y189        FDCE (Remov_fdce_C_CLR)     -0.067     3.728    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.158%)  route 0.266ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.266     4.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X67Y189        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.845     4.538    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y189        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.744     3.795    
    SLICE_X67Y189        FDCE (Remov_fdce_C_CLR)     -0.092     3.703    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.158%)  route 0.266ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.266     4.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X67Y189        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.845     4.538    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y189        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.744     3.795    
    SLICE_X67Y189        FDCE (Remov_fdce_C_CLR)     -0.092     3.703    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.158%)  route 0.266ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.266     4.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X67Y189        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.845     4.538    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y189        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.744     3.795    
    SLICE_X67Y189        FDCE (Remov_fdce_C_CLR)     -0.092     3.703    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.158%)  route 0.266ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.266     4.211    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X67Y189        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.845     4.538    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X67Y189        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.744     3.795    
    SLICE_X67Y189        FDCE (Remov_fdce_C_CLR)     -0.092     3.703    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.164ns (16.795%)  route 0.812ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.812     4.757    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X49Y206        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.946     4.640    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y206        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.494     4.146    
    SLICE_X49Y206        FDCE (Remov_fdce_C_CLR)     -0.092     4.054    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -4.054    
                         arrival time                           4.757    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_o_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_o_clk_wiz_0 rise@0.000ns - clk_200_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.164ns (16.670%)  route 0.820ns (83.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.576     3.781    core_wrapper/U0/core_resets_i/independent_clock_bufg
    SLICE_X66Y193        FDPE                                         r  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y193        FDPE (Prop_fdpe_C_Q)         0.164     3.945 f  core_wrapper/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.820     4.765    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X51Y207        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_200_o_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout1_buf/O
                         net (fo=638, routed)         0.945     4.639    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y207        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.494     4.145    
    SLICE_X51Y207        FDCE (Remov_fdce_C_CLR)     -0.092     4.053    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.053    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.711    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_o_clk_wiz_0
  To Clock:  clk_40_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.215ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.348ns (15.861%)  route 1.846ns (84.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 33.910 - 25.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.413     9.376    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.348     9.724 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          1.846    11.570    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/SCKT_RD_RST_O
    SLICE_X39Y150        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.361    33.910    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.415    34.325    
                         clock uncertainty           -0.074    34.250    
    SLICE_X39Y150        FDCE (Recov_fdce_C_CLR)     -0.465    33.785    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.785    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                 22.215    

Slack (MET) :             22.215ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.348ns (15.861%)  route 1.846ns (84.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 33.910 - 25.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.413     9.376    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.348     9.724 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          1.846    11.570    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/SCKT_RD_RST_O
    SLICE_X39Y150        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.361    33.910    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.415    34.325    
                         clock uncertainty           -0.074    34.250    
    SLICE_X39Y150        FDCE (Recov_fdce_C_CLR)     -0.465    33.785    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.785    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                 22.215    

Slack (MET) :             22.215ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.348ns (15.861%)  route 1.846ns (84.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 33.910 - 25.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.413     9.376    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.348     9.724 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          1.846    11.570    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/SCKT_RD_RST_O
    SLICE_X39Y150        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.361    33.910    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.415    34.325    
                         clock uncertainty           -0.074    34.250    
    SLICE_X39Y150        FDCE (Recov_fdce_C_CLR)     -0.465    33.785    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.785    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                 22.215    

Slack (MET) :             22.215ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.348ns (15.861%)  route 1.846ns (84.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 33.910 - 25.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.413     9.376    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.348     9.724 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          1.846    11.570    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/SCKT_RD_RST_O
    SLICE_X39Y150        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.361    33.910    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.415    34.325    
                         clock uncertainty           -0.074    34.250    
    SLICE_X39Y150        FDCE (Recov_fdce_C_CLR)     -0.465    33.785    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.785    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                 22.215    

Slack (MET) :             22.215ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (recovery check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.348ns (15.861%)  route 1.846ns (84.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 33.910 - 25.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.413     9.376    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.348     9.724 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          1.846    11.570    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SCKT_RD_RST_O
    SLICE_X39Y150        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.361    33.910    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.415    34.325    
                         clock uncertainty           -0.074    34.250    
    SLICE_X39Y150        FDCE (Recov_fdce_C_CLR)     -0.465    33.785    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         33.785    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                 22.215    

Slack (MET) :             22.215ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (recovery check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.348ns (15.861%)  route 1.846ns (84.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 33.910 - 25.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.413     9.376    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.348     9.724 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          1.846    11.570    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SCKT_RD_RST_O
    SLICE_X39Y150        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.361    33.910    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X39Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.415    34.325    
                         clock uncertainty           -0.074    34.250    
    SLICE_X39Y150        FDCE (Recov_fdce_C_CLR)     -0.465    33.785    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         33.785    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                 22.215    

Slack (MET) :             22.511ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/CLR
                            (recovery check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.348ns (17.658%)  route 1.623ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 33.910 - 25.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.413     9.376    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.348     9.724 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          1.623    11.347    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SCKT_RD_RST_O
    SLICE_X40Y151        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.361    33.910    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y151        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C
                         clock pessimism              0.415    34.325    
                         clock uncertainty           -0.074    34.250    
    SLICE_X40Y151        FDCE (Recov_fdce_C_CLR)     -0.392    33.858    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         33.858    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 22.511    

Slack (MET) :             22.511ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
                            (recovery check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.348ns (17.658%)  route 1.623ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 33.910 - 25.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.413     9.376    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.348     9.724 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          1.623    11.347    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SCKT_RD_RST_O
    SLICE_X40Y151        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.361    33.910    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y151        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/C
                         clock pessimism              0.415    34.325    
                         clock uncertainty           -0.074    34.250    
    SLICE_X40Y151        FDCE (Recov_fdce_C_CLR)     -0.392    33.858    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         33.858    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 22.511    

Slack (MET) :             22.511ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
                            (recovery check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.348ns (17.658%)  route 1.623ns (82.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.910ns = ( 33.910 - 25.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.413     9.376    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.348     9.724 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          1.623    11.347    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SCKT_RD_RST_O
    SLICE_X40Y151        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.361    33.910    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y151        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/C
                         clock pessimism              0.415    34.325    
                         clock uncertainty           -0.074    34.250    
    SLICE_X40Y151        FDCE (Recov_fdce_C_CLR)     -0.392    33.858    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         33.858    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                 22.511    

Slack (MET) :             22.899ns  (required time - arrival time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_o_clk_wiz_0 rise@25.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.348ns (22.999%)  route 1.165ns (77.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.913ns = ( 33.913 - 25.000 ) 
    Source Clock Delay      (SCD):    9.376ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.413     9.376    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.348     9.724 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          1.165    10.889    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SCKT_RD_RST_O
    SLICE_X37Y151        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    V4                                                0.000    25.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    25.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    25.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    26.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    28.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    28.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    30.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    30.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    32.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    32.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    34.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.324    30.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.712    32.472    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    32.549 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         1.364    33.913    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y151        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.415    34.328    
                         clock uncertainty           -0.074    34.253    
    SLICE_X37Y151        FDCE (Recov_fdce_C_CLR)     -0.465    33.788    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         33.788    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                 22.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.128ns (26.600%)  route 0.353ns (73.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.587     3.792    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.128     3.920 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          0.353     4.273    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/SCKT_RD_RST_O
    SLICE_X42Y150        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.855     4.549    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.489     4.061    
    SLICE_X42Y150        FDCE (Remov_fdce_C_CLR)     -0.120     3.941    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.941    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.128ns (26.600%)  route 0.353ns (73.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.587     3.792    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.128     3.920 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          0.353     4.273    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/SCKT_RD_RST_O
    SLICE_X42Y150        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.855     4.549    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y150        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.489     4.061    
    SLICE_X42Y150        FDCE (Remov_fdce_C_CLR)     -0.120     3.941    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.941    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.831%)  route 0.229ns (64.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.582     3.787    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y137        FDPE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y137        FDPE (Prop_fdpe_C_Q)         0.128     3.915 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.229     4.144    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X56Y137        FDPE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.852     4.545    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y137        FDPE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.746     3.800    
    SLICE_X56Y137        FDPE (Remov_fdpe_C_PRE)     -0.125     3.675    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.409%)  route 0.357ns (73.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.587     3.792    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.128     3.920 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          0.357     4.276    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/SCKT_RD_RST_O
    SLICE_X40Y148        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.889     4.582    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y148        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.723     3.860    
    SLICE_X40Y148        FDCE (Remov_fdce_C_CLR)     -0.120     3.740    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.740    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.409%)  route 0.357ns (73.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.587     3.792    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.128     3.920 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          0.357     4.276    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/SCKT_RD_RST_O
    SLICE_X40Y148        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.889     4.582    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X40Y148        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.723     3.860    
    SLICE_X40Y148        FDCE (Remov_fdce_C_CLR)     -0.120     3.740    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.740    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.128ns (17.365%)  route 0.609ns (82.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.587     3.792    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.128     3.920 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          0.609     4.529    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SCKT_RD_RST_O
    SLICE_X37Y151        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.887     4.580    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y151        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.489     4.092    
    SLICE_X37Y151        FDCE (Remov_fdce_C_CLR)     -0.145     3.947    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.128ns (17.365%)  route 0.609ns (82.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.587     3.792    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.128     3.920 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          0.609     4.529    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SCKT_RD_RST_O
    SLICE_X37Y151        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.887     4.580    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y151        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.489     4.092    
    SLICE_X37Y151        FDCE (Remov_fdce_C_CLR)     -0.145     3.947    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.128ns (17.365%)  route 0.609ns (82.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.587     3.792    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.128     3.920 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          0.609     4.529    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SCKT_RD_RST_O
    SLICE_X37Y151        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.887     4.580    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y151        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.489     4.092    
    SLICE_X37Y151        FDCE (Remov_fdce_C_CLR)     -0.145     3.947    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.128ns (17.365%)  route 0.609ns (82.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.580ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.587     3.792    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.128     3.920 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          0.609     4.529    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SCKT_RD_RST_O
    SLICE_X37Y151        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.887     4.580    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y151        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/C
                         clock pessimism             -0.489     4.092    
    SLICE_X37Y151        FDCE (Remov_fdce_C_CLR)     -0.145     3.947    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_40_o_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_o_clk_wiz_0 rise@0.000ns - clk_40_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.128ns (22.915%)  route 0.431ns (77.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.587     3.792    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rd_clk
    SLICE_X45Y147        FDRE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.128     3.920 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=63, routed)          0.431     4.350    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/SCKT_RD_RST_O
    SLICE_X40Y149        FDCE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_40_o_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout5_buf/O
                         net (fo=178, routed)         0.889     4.582    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y149        FDCE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.723     3.860    
    SLICE_X40Y149        FDCE (Remov_fdce_C_CLR)     -0.120     3.740    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.740    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.611    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_o_clk_wiz_0
  To Clock:  clk_50_o_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.664ns  (required time - arrival time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.398ns (48.607%)  route 0.421ns (51.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.921ns = ( 28.921 - 20.000 ) 
    Source Clock Delay      (SCD):    9.443ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.480     9.443    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X40Y137        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDPE (Prop_fdpe_C_Q)         0.398     9.841 f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.421    10.262    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X38Y137        FDPE                                         f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.372    28.921    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X38Y137        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.496    29.416    
                         clock uncertainty           -0.071    29.345    
    SLICE_X38Y137        FDPE (Recov_fdpe_C_PRE)     -0.419    28.926    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         28.926    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                 18.664    

Slack (MET) :             18.664ns  (required time - arrival time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.398ns (48.607%)  route 0.421ns (51.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.921ns = ( 28.921 - 20.000 ) 
    Source Clock Delay      (SCD):    9.443ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.480     9.443    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X40Y137        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDPE (Prop_fdpe_C_Q)         0.398     9.841 f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.421    10.262    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X38Y137        FDPE                                         f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.372    28.921    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X38Y137        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.496    29.416    
                         clock uncertainty           -0.071    29.345    
    SLICE_X38Y137        FDPE (Recov_fdpe_C_PRE)     -0.419    28.926    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         28.926    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                 18.664    

Slack (MET) :             18.809ns  (required time - arrival time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.398ns (59.160%)  route 0.275ns (40.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.851ns = ( 28.851 - 20.000 ) 
    Source Clock Delay      (SCD):    9.375ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.412     9.375    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X46Y144        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y144        FDPE (Prop_fdpe_C_Q)         0.398     9.773 f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.275    10.048    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y145        FDPE                                         f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.302    28.851    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X46Y145        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.497    29.347    
                         clock uncertainty           -0.071    29.276    
    SLICE_X46Y145        FDPE (Recov_fdpe_C_PRE)     -0.419    28.857    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         28.857    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 18.809    

Slack (MET) :             18.809ns  (required time - arrival time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_o_clk_wiz_0 rise@20.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.398ns (59.160%)  route 0.275ns (40.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.851ns = ( 28.851 - 20.000 ) 
    Source Clock Delay      (SCD):    9.375ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.973    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.051 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.524     3.575    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.656 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.816     5.472    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.549 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.334     7.883    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     7.964 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.644     9.608    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.522     6.086 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.797     7.883    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.964 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.412     9.375    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X46Y144        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y144        FDPE (Prop_fdpe_C_Q)         0.398     9.773 f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.275    10.048    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y145        FDPE                                         f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    V4                                                0.000    20.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.868    20.868 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.871    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074    21.945 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.452    23.398    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    23.475 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.700    25.175    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    25.248 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.224    27.472    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    27.549 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.535    29.084    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.324    25.760 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    27.472    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.549 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        1.302    28.851    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X46Y145        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.497    29.347    
                         clock uncertainty           -0.071    29.276    
    SLICE_X46Y145        FDPE (Recov_fdpe_C_PRE)     -0.419    28.857    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         28.857    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 18.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.671%)  route 0.128ns (46.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.586     3.791    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X46Y144        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y144        FDPE (Prop_fdpe_C_Q)         0.148     3.939 f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.128     4.066    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y145        FDPE                                         f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.856     4.549    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X46Y145        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.743     3.807    
    SLICE_X46Y145        FDPE (Remov_fdpe_C_PRE)     -0.124     3.683    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.683    
                         arrival time                           4.066    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.671%)  route 0.128ns (46.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.743ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.586     3.791    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X46Y144        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y144        FDPE (Prop_fdpe_C_Q)         0.148     3.939 f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.128     4.066    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y145        FDPE                                         f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.856     4.549    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X46Y145        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.743     3.807    
    SLICE_X46Y145        FDPE (Remov_fdpe_C_PRE)     -0.124     3.683    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.683    
                         arrival time                           4.066    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.286%)  route 0.179ns (54.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.613     3.818    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X40Y137        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDPE (Prop_fdpe_C_Q)         0.148     3.966 f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.179     4.144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X38Y137        FDPE                                         f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.884     4.577    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X38Y137        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.745     3.833    
    SLICE_X38Y137        FDPE (Remov_fdpe_C_PRE)     -0.148     3.685    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_o_clk_wiz_0 rise@0.000ns - clk_50_o_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.286%)  route 0.179ns (54.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.403     0.403 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.844    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.895 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531     1.426    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.452 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.749     2.200    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.250 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.929     3.179    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.205 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.669     3.874    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.379     2.495 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.684     3.179    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.205 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.613     3.818    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X40Y137        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y137        FDPE (Prop_fdpe_C_Q)         0.148     3.966 f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.179     4.144    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X38Y137        FDPE                                         f  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_o_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  X_2V5_DIFF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_400_inst/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  clk_200_to_400_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.919    clk_200_to_400_inst/inst/clk_in1_clk_wiz_200_to_400
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.973 r  clk_200_to_400_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579     1.551    clk_200_to_400_inst/inst/clk_out_400_clk_wiz_200_to_400
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.580 r  clk_200_to_400_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           1.027     2.607    clk_400_low_jitter_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.660 r  clk_400_low_jitter_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.005     3.665    clk_400_low_jitter_inst/inst/clk_out1_clk_wiz_low_jitter
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.694 r  clk_400_low_jitter_inst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.942     4.635    clk_user_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.710     2.926 r  clk_user_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.739     3.665    clk_user_inst/inst/clk_50_o_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.694 r  clk_user_inst/inst/clkout4_buf/O
                         net (fo=1568, routed)        0.884     4.577    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X38Y137        FDPE                                         r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.745     3.833    
    SLICE_X38Y137        FDPE (Remov_fdpe_C_PRE)     -0.148     3.685    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 14.276 - 8.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.408     6.655    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y114        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.433     7.088 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.776     8.864    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.105     8.969 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          1.339    10.308    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X47Y104        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.304    14.276    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y104        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.358    14.634    
                         clock uncertainty           -0.077    14.558    
    SLICE_X47Y104        FDPE (Recov_fdpe_C_PRE)     -0.292    14.266    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.538ns (14.729%)  route 3.115ns (85.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 14.276 - 8.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.408     6.655    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y114        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.433     7.088 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.776     8.864    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.105     8.969 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          1.339    10.308    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X47Y104        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.304    14.276    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y104        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.358    14.634    
                         clock uncertainty           -0.077    14.558    
    SLICE_X47Y104        FDPE (Recov_fdpe_C_PRE)     -0.292    14.266    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_fifo/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.433ns (15.106%)  route 2.433ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 14.324 - 8.000 ) 
    Source Clock Delay      (SCD):    6.641ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.393     6.641    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_axi_clk
    SLICE_X46Y190        FDRE                                         r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y190        FDRE (Prop_fdre_C_Q)         0.433     7.074 f  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_reg/Q
                         net (fo=145, routed)         2.433     9.507    tri_fifo/rx_mac_reset_gen/reset_in
    SLICE_X41Y182        FDPE                                         f  tri_fifo/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.352    14.324    tri_fifo/rx_mac_reset_gen/userclk2_out
    SLICE_X41Y182        FDPE                                         r  tri_fifo/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.340    14.665    
                         clock uncertainty           -0.077    14.588    
    SLICE_X41Y182        FDPE (Recov_fdpe_C_PRE)     -0.292    14.296    tri_fifo/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_fifo/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.433ns (15.106%)  route 2.433ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 14.324 - 8.000 ) 
    Source Clock Delay      (SCD):    6.641ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.393     6.641    tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_axi_clk
    SLICE_X46Y190        FDRE                                         r  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y190        FDRE (Prop_fdre_C_Q)         0.433     7.074 f  tri_fifo/trimac_block/trimac_core/U0/temac_10_100_1000_core/rx_reset_reg/Q
                         net (fo=145, routed)         2.433     9.507    tri_fifo/rx_mac_reset_gen/reset_in
    SLICE_X41Y182        FDPE                                         f  tri_fifo/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.352    14.324    tri_fifo/rx_mac_reset_gen/userclk2_out
    SLICE_X41Y182        FDPE                                         r  tri_fifo/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.340    14.665    
                         clock uncertainty           -0.077    14.588    
    SLICE_X41Y182        FDPE (Recov_fdpe_C_PRE)     -0.292    14.296    tri_fifo/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.433ns (16.873%)  route 2.133ns (83.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 14.275 - 8.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.408     6.655    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y114        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.433     7.088 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         2.133     9.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.303    14.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.342    14.617    
                         clock uncertainty           -0.077    14.541    
    SLICE_X45Y110        FDCE (Recov_fdce_C_CLR)     -0.331    14.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.433ns (16.873%)  route 2.133ns (83.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 14.275 - 8.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.408     6.655    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y114        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.433     7.088 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         2.133     9.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.303    14.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.342    14.617    
                         clock uncertainty           -0.077    14.541    
    SLICE_X45Y110        FDCE (Recov_fdce_C_CLR)     -0.331    14.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.433ns (17.883%)  route 1.988ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.408     6.655    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y114        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.433     7.088 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.988     9.077    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.300    14.272    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.342    14.614    
                         clock uncertainty           -0.077    14.538    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.258    14.280    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.433ns (17.883%)  route 1.988ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.408     6.655    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y114        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.433     7.088 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.988     9.077    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.300    14.272    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.342    14.614    
                         clock uncertainty           -0.077    14.538    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.258    14.280    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.433ns (18.530%)  route 1.904ns (81.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 14.273 - 8.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.408     6.655    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y114        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.433     7.088 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.904     8.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.301    14.273    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.342    14.615    
                         clock uncertainty           -0.077    14.539    
    SLICE_X43Y111        FDCE (Recov_fdce_C_CLR)     -0.331    14.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.433ns (18.853%)  route 1.864ns (81.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 14.273 - 8.000 ) 
    Source Clock Delay      (SCD):    6.655ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.674     3.029    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.106 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.167    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.247 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.408     6.655    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y114        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.433     7.088 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.864     8.952    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.293 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.565    10.858    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.931 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    12.895    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    12.972 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       1.301    14.273    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.358    14.631    
                         clock uncertainty           -0.077    14.555    
    SLICE_X49Y111        FDCE (Recov_fdce_C_CLR)     -0.331    14.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  5.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.585     2.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDPE (Prop_fdpe_C_Q)         0.164     2.828 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129     2.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X56Y111        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.856     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X56Y111        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.644     2.680    
    SLICE_X56Y111        FDPE (Remov_fdpe_C_PRE)     -0.071     2.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.585     2.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDPE (Prop_fdpe_C_Q)         0.164     2.828 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129     2.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X56Y111        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.856     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X56Y111        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.644     2.680    
    SLICE_X56Y111        FDPE (Remov_fdpe_C_PRE)     -0.071     2.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.585     2.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDPE (Prop_fdpe_C_Q)         0.164     2.828 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129     2.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.856     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.644     2.680    
    SLICE_X57Y111        FDCE (Remov_fdce_C_CLR)     -0.092     2.588    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.921%)  route 0.129ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.585     2.664    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDPE (Prop_fdpe_C_Q)         0.164     2.828 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129     2.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y111        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.856     3.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X57Y111        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.644     2.680    
    SLICE_X57Y111        FDPE (Remov_fdpe_C_PRE)     -0.095     2.585    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.139%)  route 0.194ns (57.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.588     2.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y105        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDPE (Prop_fdpe_C_Q)         0.141     2.808 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194     3.001    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X46Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.857     3.325    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.643     2.682    
    SLICE_X46Y107        FDCE (Remov_fdce_C_CLR)     -0.067     2.615    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.573%)  route 0.204ns (55.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.589     2.668    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y147        FDPE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDPE (Prop_fdpe_C_Q)         0.164     2.832 f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.204     3.036    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y147        FDPE                                         f  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.860     3.328    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y147        FDPE                                         r  udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.623     2.705    
    SLICE_X42Y147        FDPE (Remov_fdpe_C_PRE)     -0.071     2.634    udp_din_conf_block/vmm_config_logic/FIFO_serializer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.117%)  route 0.210ns (59.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.586     2.665    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDCE (Prop_fdce_C_Q)         0.141     2.806 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.210     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X44Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.857     3.325    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X44Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.647     2.678    
    SLICE_X44Y110        FDCE (Remov_fdce_C_CLR)     -0.067     2.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.139%)  route 0.194ns (57.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.588     2.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y105        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDPE (Prop_fdpe_C_Q)         0.141     2.808 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194     3.001    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.857     3.325    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.643     2.682    
    SLICE_X47Y107        FDCE (Remov_fdce_C_CLR)     -0.092     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.139%)  route 0.194ns (57.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.588     2.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y105        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDPE (Prop_fdpe_C_Q)         0.141     2.808 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194     3.001    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.857     3.325    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.643     2.682    
    SLICE_X47Y107        FDCE (Remov_fdce_C_CLR)     -0.092     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.139%)  route 0.194ns (57.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.694     1.213    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.263 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.053    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.079 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.588     2.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y105        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDPE (Prop_fdpe_C_Q)         0.141     2.808 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194     3.001    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_wrapper/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_wrapper/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.969     1.527    core_wrapper/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.580 r  core_wrapper/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.439    core_wrapper/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.468 r  core_wrapper/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=10412, routed)       0.857     3.325    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.643     2.682    
    SLICE_X47Y107        FDCE (Remov_fdce_C_CLR)     -0.092     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.738ns (22.080%)  route 2.604ns (77.920%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 36.675 - 33.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.493     4.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y114        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.398     4.536 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.425     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.235     6.196 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     6.317    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.105     6.422 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.058     7.481    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.374    36.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.410    37.085    
                         clock uncertainty           -0.035    37.050    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.258    36.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 29.311    

Slack (MET) :             29.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.738ns (22.080%)  route 2.604ns (77.920%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 36.675 - 33.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.493     4.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y114        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.398     4.536 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.425     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.235     6.196 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     6.317    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.105     6.422 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.058     7.481    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.374    36.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.410    37.085    
                         clock uncertainty           -0.035    37.050    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.258    36.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 29.311    

Slack (MET) :             29.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.738ns (22.080%)  route 2.604ns (77.920%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 36.675 - 33.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.493     4.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y114        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.398     4.536 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.425     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.235     6.196 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     6.317    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.105     6.422 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.058     7.481    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.374    36.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.410    37.085    
                         clock uncertainty           -0.035    37.050    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.258    36.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 29.311    

Slack (MET) :             29.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.738ns (22.080%)  route 2.604ns (77.920%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 36.675 - 33.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.493     4.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y114        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.398     4.536 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.425     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.235     6.196 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     6.317    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.105     6.422 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.058     7.481    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.374    36.675    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.410    37.085    
                         clock uncertainty           -0.035    37.050    
    SLICE_X36Y113        FDCE (Recov_fdce_C_CLR)     -0.258    36.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.792    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 29.311    

Slack (MET) :             29.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.738ns (24.282%)  route 2.301ns (75.718%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.493     4.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y114        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.398     4.536 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.425     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.235     6.196 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     6.317    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.105     6.422 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.755     7.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X36Y114        FDCE (Recov_fdce_C_CLR)     -0.292    36.757    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.757    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 29.579    

Slack (MET) :             29.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.738ns (24.282%)  route 2.301ns (75.718%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.493     4.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y114        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.398     4.536 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.425     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.235     6.196 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     6.317    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.105     6.422 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.755     7.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X36Y114        FDCE (Recov_fdce_C_CLR)     -0.292    36.757    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.757    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 29.579    

Slack (MET) :             29.613ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.738ns (24.282%)  route 2.301ns (75.718%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.493     4.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y114        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.398     4.536 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.425     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.235     6.196 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     6.317    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.105     6.422 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.755     7.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X36Y114        FDCE (Recov_fdce_C_CLR)     -0.258    36.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 29.613    

Slack (MET) :             29.613ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.738ns (24.282%)  route 2.301ns (75.718%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.493     4.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y114        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.398     4.536 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.425     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.235     6.196 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     6.317    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.105     6.422 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.755     7.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X36Y114        FDCE (Recov_fdce_C_CLR)     -0.258    36.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 29.613    

Slack (MET) :             29.613ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.738ns (24.282%)  route 2.301ns (75.718%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.493     4.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y114        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.398     4.536 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.425     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.235     6.196 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     6.317    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.105     6.422 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.755     7.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X36Y114        FDCE (Recov_fdce_C_CLR)     -0.258    36.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 29.613    

Slack (MET) :             29.613ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.738ns (24.282%)  route 2.301ns (75.718%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 36.674 - 33.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.565     2.565    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     2.646 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.493     4.138    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y114        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.398     4.536 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.425     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X23Y114        LUT4 (Prop_lut4_I0_O)        0.235     6.196 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.121     6.317    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X23Y114        LUT1 (Prop_lut1_I0_O)        0.105     6.422 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.755     7.178    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y114        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.225    35.225    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    35.302 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.373    36.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.410    37.084    
                         clock uncertainty           -0.035    37.049    
    SLICE_X36Y114        FDCE (Recov_fdce_C_CLR)     -0.258    36.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 29.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.866%)  route 0.146ns (47.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X46Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDPE (Prop_fdpe_C_Q)         0.164     2.152 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.298    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X54Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.420     2.024    
    SLICE_X54Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.866%)  route 0.146ns (47.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X46Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDPE (Prop_fdpe_C_Q)         0.164     2.152 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.298    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y109        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X54Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.420     2.024    
    SLICE_X54Y109        FDPE (Remov_fdpe_C_PRE)     -0.095     1.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.391%)  route 0.182ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X46Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDPE (Prop_fdpe_C_Q)         0.164     2.152 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     2.334    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X52Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.420     2.024    
    SLICE_X52Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.391%)  route 0.182ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X46Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDPE (Prop_fdpe_C_Q)         0.164     2.152 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     2.334    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X52Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.420     2.024    
    SLICE_X52Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.391%)  route 0.182ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X46Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDPE (Prop_fdpe_C_Q)         0.164     2.152 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     2.334    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X52Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.420     2.024    
    SLICE_X52Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.391%)  route 0.182ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X46Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDPE (Prop_fdpe_C_Q)         0.164     2.152 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     2.334    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X52Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.420     2.024    
    SLICE_X52Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.391%)  route 0.182ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X46Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDPE (Prop_fdpe_C_Q)         0.164     2.152 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     2.334    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X52Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.420     2.024    
    SLICE_X52Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.391%)  route 0.182ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X46Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDPE (Prop_fdpe_C_Q)         0.164     2.152 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     2.334    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X52Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X52Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.420     2.024    
    SLICE_X52Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.618%)  route 0.196ns (54.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X46Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDPE (Prop_fdpe_C_Q)         0.164     2.152 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     2.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X51Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X51Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.420     2.024    
    SLICE_X51Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.618%)  route 0.196ns (54.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.378     1.378    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.404 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.585     1.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X46Y109        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDPE (Prop_fdpe_C_Q)         0.164     2.152 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     2.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X51Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.561     1.561    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.590 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.855     2.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X51Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.420     2.024    
    SLICE_X51Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtrefclk_p
  To Clock:  gtrefclk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.348ns (20.888%)  route 1.318ns (79.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    1.064ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.394     5.104    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.348     5.452 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          1.318     6.770    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X62Y196        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.280    11.992    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X62Y196        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism              1.064    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X62Y196        FDCE (Recov_fdce_C_CLR)     -0.429    12.591    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.348ns (20.783%)  route 1.326ns (79.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    1.064ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.394     5.104    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.348     5.452 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          1.326     6.779    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X62Y198        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.280    11.992    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X62Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              1.064    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X62Y198        FDCE (Recov_fdce_C_CLR)     -0.395    12.625    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.348ns (20.888%)  route 1.318ns (79.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    1.064ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.394     5.104    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.348     5.452 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          1.318     6.770    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X62Y196        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.280    11.992    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X62Y196        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
                         clock pessimism              1.064    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X62Y196        FDCE (Recov_fdce_C_CLR)     -0.395    12.625    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.348ns (20.888%)  route 1.318ns (79.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    1.064ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.394     5.104    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.348     5.452 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          1.318     6.770    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X62Y196        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.280    11.992    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X62Y196        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism              1.064    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X62Y196        FDCE (Recov_fdce_C_CLR)     -0.395    12.625    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.348ns (22.221%)  route 1.218ns (77.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    1.064ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.394     5.104    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.348     5.452 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          1.218     6.670    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X63Y197        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.280    11.992    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
                         clock pessimism              1.064    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X63Y197        FDCE (Recov_fdce_C_CLR)     -0.468    12.552    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.348ns (22.221%)  route 1.218ns (77.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    1.064ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.394     5.104    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.348     5.452 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          1.218     6.670    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X63Y197        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.280    11.992    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
                         clock pessimism              1.064    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X63Y197        FDCE (Recov_fdce_C_CLR)     -0.468    12.552    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.348ns (22.221%)  route 1.218ns (77.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    1.064ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.394     5.104    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.348     5.452 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          1.218     6.670    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X63Y197        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.280    11.992    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism              1.064    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X63Y197        FDCE (Recov_fdce_C_CLR)     -0.468    12.552    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.348ns (22.221%)  route 1.218ns (77.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    1.064ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.394     5.104    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.348     5.452 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          1.218     6.670    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X63Y197        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.280    11.992    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism              1.064    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X63Y197        FDCE (Recov_fdce_C_CLR)     -0.468    12.552    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.348ns (22.221%)  route 1.218ns (77.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    1.064ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.394     5.104    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.348     5.452 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          1.218     6.670    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X63Y197        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.280    11.992    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                         clock pessimism              1.064    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X63Y197        FDCE (Recov_fdce_C_CLR)     -0.468    12.552    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (recovery check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk_p rise@8.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.348ns (22.221%)  route 1.218ns (77.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    1.064ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.710 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.394     5.104    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.348     5.452 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          1.218     6.670    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X63Y197        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.711 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         1.280    11.992    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism              1.064    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X63Y197        FDCE (Recov_fdce_C_CLR)     -0.468    12.552    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  5.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.141%)  route 0.191ns (53.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.577     1.536    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X62Y196        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y196        FDCE (Prop_fdce_C_Q)         0.164     1.700 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=3, routed)           0.191     1.892    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X62Y197        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.849     2.138    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X62Y197        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.585     1.553    
    SLICE_X62Y197        FDCE (Remov_fdce_C_CLR)     -0.067     1.486    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.683%)  route 0.212ns (62.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.582     1.541    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.669 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          0.212     1.881    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X59Y199        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.851     2.140    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X59Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism             -0.564     1.576    
    SLICE_X59Y199        FDCE (Remov_fdce_C_CLR)     -0.146     1.430    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.212%)  route 0.195ns (56.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.582     1.541    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X56Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y199        FDPE (Prop_fdpe_C_Q)         0.148     1.689 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=21, routed)          0.195     1.884    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rst_sync
    SLICE_X61Y199        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.851     2.140    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrefclk_n
    SLICE_X61Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.564     1.576    
    SLICE_X61Y199        FDCE (Remov_fdce_C_CLR)     -0.145     1.431    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.842%)  route 0.219ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.582     1.541    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.669 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          0.219     1.889    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X63Y199        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.849     2.138    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism             -0.564     1.574    
    SLICE_X63Y199        FDCE (Remov_fdce_C_CLR)     -0.146     1.428    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.842%)  route 0.219ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.582     1.541    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.669 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          0.219     1.889    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X63Y199        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.849     2.138    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism             -0.564     1.574    
    SLICE_X63Y199        FDCE (Remov_fdce_C_CLR)     -0.146     1.428    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.842%)  route 0.219ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.582     1.541    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.669 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          0.219     1.889    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X63Y199        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.849     2.138    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X63Y199        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism             -0.564     1.574    
    SLICE_X63Y199        FDCE (Remov_fdce_C_CLR)     -0.146     1.428    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.112%)  route 0.271ns (67.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.582     1.541    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.669 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          0.271     1.940    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X59Y198        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.851     2.140    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X59Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism             -0.564     1.576    
    SLICE_X59Y198        FDCE (Remov_fdce_C_CLR)     -0.146     1.430    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.814%)  route 0.274ns (68.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.582     1.541    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.669 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          0.274     1.944    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X58Y198        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.851     2.140    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X58Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.564     1.576    
    SLICE_X58Y198        FDCE (Remov_fdce_C_CLR)     -0.146     1.430    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.814%)  route 0.274ns (68.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.582     1.541    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.669 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          0.274     1.944    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X58Y198        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.851     2.140    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X58Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.564     1.576    
    SLICE_X58Y198        FDCE (Remov_fdce_C_CLR)     -0.146     1.430    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock gtrefclk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk_p rise@0.000ns - gtrefclk_p rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.814%)  route 0.274ns (68.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.960 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.582     1.541    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/gtrefclk_n
    SLICE_X57Y199        FDPE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDPE (Prop_fdpe_C_Q)         0.128     1.669 f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=25, routed)          0.274     1.944    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X58Y198        FDCE                                         f  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_wrapper/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_wrapper/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    core_wrapper/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.290 r  core_wrapper/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=122, routed)         0.851     2.140    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrefclk_n
    SLICE_X58Y198        FDCE                                         r  core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.564     1.576    
    SLICE_X58Y198        FDCE (Remov_fdce_C_CLR)     -0.146     1.430    core_wrapper/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.513    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_50_o_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_o_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst/USRCCLKO
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.500ns  (MaxDelay Path 1.500ns)
  Data Path Delay:        0.966ns  (logic 0.433ns (44.847%)  route 0.533ns (55.153%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130                                     0.000     0.000 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/C
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.533     0.966    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    STARTUP_X0Y0         STARTUPE2                                    r  axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst/USRCCLKO
  -------------------------------------------------------------------    -------------------

                         max delay                    1.500     1.500    
    STARTUP_X0Y0         STARTUPE2                    0.000     1.500    axi4_spi_instance/axi_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
                         output delay                -0.000     1.500    
  -------------------------------------------------------------------
                         required time                          1.500    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  0.534    





