
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M100_W7/run.tcl
# read_verilog -sv runs/M100_W7/sum_signed.sv
# read_xdc runs/M100_W7/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2565463
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3040.105 ; gain = 242.801 ; free physical = 138181 ; free virtual = 209405
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.804; parent = 2372.688; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.184; parent = 3040.109; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W7/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W7/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3117.074 ; gain = 319.770 ; free physical = 138183 ; free virtual = 209402
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.804; parent = 2372.688; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.152; parent = 3117.078; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.887 ; gain = 337.582 ; free physical = 138135 ; free virtual = 209354
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.804; parent = 2372.688; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4107.965; parent = 3134.891; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.887 ; gain = 337.582 ; free physical = 138140 ; free virtual = 209359
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.804; parent = 2372.688; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4107.965; parent = 3134.891; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.887 ; gain = 0.000 ; free physical = 138132 ; free virtual = 209351
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W7/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W7/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3296.605 ; gain = 0.000 ; free physical = 138061 ; free virtual = 209283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.605 ; gain = 0.000 ; free physical = 138063 ; free virtual = 209285
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.605 ; gain = 499.301 ; free physical = 138118 ; free virtual = 209346
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.804; parent = 2372.688; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4237.668; parent = 3264.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.605 ; gain = 499.301 ; free physical = 138118 ; free virtual = 209346
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.804; parent = 2372.688; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4237.668; parent = 3264.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.605 ; gain = 499.301 ; free physical = 138118 ; free virtual = 209346
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.804; parent = 2372.688; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4237.668; parent = 3264.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.605 ; gain = 499.301 ; free physical = 138121 ; free virtual = 209349
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.804; parent = 2372.688; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4237.668; parent = 3264.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 12    
	   2 Input    9 Bit       Adders := 25    
	   2 Input    8 Bit       Adders := 50    
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 28    
	                8 Bit    Registers := 50    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3296.605 ; gain = 499.301 ; free physical = 138147 ; free virtual = 209381
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.804; parent = 2372.688; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4237.668; parent = 3264.594; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3669.949 ; gain = 872.645 ; free physical = 137928 ; free virtual = 209162
Synthesis current peak Physical Memory [PSS] (MB): peak = 3205.983; parent = 2951.899; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4643.027; parent = 3669.953; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3672.949 ; gain = 875.645 ; free physical = 137923 ; free virtual = 209157
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.558; parent = 2955.474; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4646.027; parent = 3672.953; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3691.980 ; gain = 894.676 ; free physical = 137909 ; free virtual = 209143
Synthesis current peak Physical Memory [PSS] (MB): peak = 3210.593; parent = 2956.509; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4665.059; parent = 3691.984; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.918 ; gain = 901.613 ; free physical = 138166 ; free virtual = 209389
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.214; parent = 2957.130; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.996; parent = 3698.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3698.918 ; gain = 901.613 ; free physical = 138159 ; free virtual = 209382
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.229; parent = 2957.146; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.996; parent = 3698.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.918 ; gain = 901.613 ; free physical = 138113 ; free virtual = 209337
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.394; parent = 2957.310; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.996; parent = 3698.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.918 ; gain = 901.613 ; free physical = 138081 ; free virtual = 209305
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.456; parent = 2957.372; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.996; parent = 3698.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.918 ; gain = 901.613 ; free physical = 138067 ; free virtual = 209291
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.456; parent = 2957.372; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.996; parent = 3698.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.918 ; gain = 901.613 ; free physical = 138029 ; free virtual = 209254
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.487; parent = 2957.403; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.996; parent = 3698.922; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer7_reg        | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer53_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   148|
|3     |LUT1   |    99|
|4     |LUT2   |   798|
|5     |SRL16E |    10|
|6     |FDRE   |   904|
|7     |IBUF   |   703|
|8     |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.918 ; gain = 901.613 ; free physical = 138030 ; free virtual = 209254
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.495; parent = 2957.419; children = 254.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4671.996; parent = 3698.922; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3698.918 ; gain = 739.895 ; free physical = 138034 ; free virtual = 209258
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3698.926 ; gain = 901.613 ; free physical = 138035 ; free virtual = 209259
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3706.855 ; gain = 0.000 ; free physical = 138147 ; free virtual = 209371
INFO: [Netlist 29-17] Analyzing 852 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W7/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W7/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.355 ; gain = 0.000 ; free physical = 138146 ; free virtual = 209371
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 704 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 703 instances

Synth Design complete, checksum: 5b517239
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3762.355 ; gain = 2057.840 ; free physical = 138283 ; free virtual = 209508
# report_utilization -file runs/M100_W7/util.rpt
# report_timing_summary -file runs/M100_W7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4697.055 ; gain = 934.699 ; free physical = 137172 ; free virtual = 208457
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:28:13 2025...
