Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Public\Github\3.niosv_soc_epcs_sdram\qsys\NIOSV_SOC.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Public\Github\3.niosv_soc_epcs_sdram\qsys\NIOSV_SOC\simulation --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading qsys/NIOSV_SOC.qsys
Progress: Reading input file
Progress: Adding ALTPLL_CLKS [altpll 23.1]
Progress: Parameterizing module ALTPLL_CLKS
Progress: Adding EPCS_FLASH_CONTROLLER [altera_epcq_controller 23.1]
Progress: Parameterizing module EPCS_FLASH_CONTROLLER
Progress: Adding EXT_SDRAM_PROGMEM [altera_avalon_new_sdram_controller 20.1]
Warning: EXT_SDRAM_PROGMEM: Component type altera_avalon_new_sdram_controller is not in the library
Progress: Parameterizing module EXT_SDRAM_PROGMEM
Progress: Adding GPI0_BUTN [altera_avalon_pio 23.1]
Progress: Parameterizing module GPI0_BUTN
Progress: Adding GPI1_DIPSW [altera_avalon_pio 23.1]
Progress: Parameterizing module GPI1_DIPSW
Progress: Adding GPO2_LEDG [altera_avalon_pio 23.1]
Progress: Parameterizing module GPO2_LEDG
Progress: Adding IN_CLOCK_BRIDGE [altera_clock_bridge 23.1]
Progress: Parameterizing module IN_CLOCK_BRIDGE
Progress: Adding IN_RESET_BRIDGE [altera_reset_bridge 23.1]
Progress: Parameterizing module IN_RESET_BRIDGE
Progress: Adding JTAG_UART_DBG [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module JTAG_UART_DBG
Progress: Adding NIOSV_M_CPU [intel_niosv_m 2.0.0]
Progress: Parameterizing module NIOSV_M_CPU
Progress: Adding SOC_SYSID [altera_avalon_sysid_qsys 23.1]
Progress: Parameterizing module SOC_SYSID
Progress: Adding UART_SERIAL_COM [altera_avalon_uart 23.1]
Progress: Parameterizing module UART_SERIAL_COM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: NIOSV_SOC.EXT_SDRAM_PROGMEM: Component altera_avalon_new_sdram_controller 20.1 not found or could not be instantiated
Info: NIOSV_SOC.GPI0_BUTN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSV_SOC.GPI1_DIPSW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOSV_SOC.JTAG_UART_DBG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: NIOSV_SOC.NIOSV_M_CPU: Properties (associatedClock) have been set on interface reset - in composed mode these are ignored
Warning: NIOSV_SOC.NIOSV_M_CPU: Properties (associatedClock,associatedReset) have been set on interface instruction_manager - in composed mode these are ignored
Warning: NIOSV_SOC.NIOSV_M_CPU: Properties (associatedClock,associatedReset) have been set on interface data_manager - in composed mode these are ignored
Info: NIOSV_SOC.SOC_SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOSV_SOC.SOC_SYSID: Time stamp will be automatically updated when this component is generated.
Warning: NIOSV_SOC.NIOSV_M_CPU: NIOSV_M_CPU.cpu_ecc_status must be exported, or connected to a matching conduit.
Error: NIOSV_SOC.EXT_SDRAM_PROGMEM.s1: Data width must be of power of two and between 8 and 4096  
Info: NIOSV_SOC: Generating NIOSV_SOC "NIOSV_SOC" for SIM_VERILOG
Error: null
