---
layout: page
toc: true
title: Tutorials
icon: fas fa-chalkboard-teacher
---

This page contains an index to the tutorials in each of the labs.
You will likely need to refer to these tutorials more than once as you complete the labs in the class.

# Lab Getting Started
* [Creating a CAEDM Account]({% link tutorials/lab_01/00_creating_a_caedm_account.md %})
* [Instructions for Completing ECEN 220 Laboratory Assignments]({% link tutorials/lab_01/01_laboratory_instructions.md %})
* [Using CAEDM Storage (J Drive)]({% link tutorials/lab_01/02_using_the_j_drive.md %})
* [Printing to a CAEDM Printer]({% link tutorials/lab_01/08_printing_to_a_caedm_printer.md %})
* [Using the CAEDM Scanner]({% link tutorials/lab_01/09_using_the_caedm_scanner.md %})

# Lab Board Intro
* [Basys 3 FPGA Board Overview (video)]({% link tutorials/lab_01/03_basys3.md %})
* [Setting Jumpers on the Basys 3 Board]({% link tutorials/lab_01/04_setting_up_the_basys3_jumpers.md %})
* [Downloading a bit file to the Basys 3 Board]({% link tutorials/lab_01/05_downloading_bitfile.md %})
* [Downloading a bit file to the Basys 3 Board Using Adept]({% link tutorials/lab_01/06_downloading_to_the_basys3_using_adept.md %})
* [Selecting the Display Video Input]({% link tutorials/lab_01/07_changing_video_display.md %})

<!--
# Lab Gates
* [7400 Series Logic Devices]({% link tutorials/lab_02/00_7400_series_logic.md %})
* [Building Logic Circuits on a Breadboard]({% link tutorials/lab_02/01_using_the_breadboard.md %})
-->

# Lab Structural SV
* [Creating a New Vivado Project]({% link tutorials/lab_03/00_vivado_project_setup.md %})
* [Adding a SystemVerilog Design Module to a Project]({% link tutorials/lab_03/01_creating_a_new_module.md %})
* [Viewing SystemVerilog as a Schematic]({% link tutorials/lab_03/02_viewing_design_elaboration.md %})
* [Starting the Vivado HDL Simulation Tool]({% link tutorials/lab_03/03_starting_vivado_simulation_tool.md %})
* [Tcl Tutorial 1]({% link tutorials/lab_03/04_tcl_tutorial.md %})
* [Using Constraint Files (XDC)]({% link tutorials/lab_03/05_making_an_xdc_file.md %})
* [Adding a Constraints File to your Project]({% link tutorials/lab_03/06_adding_an_xdc_file.md %})
* [Running the HDL Synthesis Tool]({% link tutorials/lab_03/07_synthesis.md %})
* [Running the Implementation Design Step]({% link tutorials/lab_03/08_implementation.md %})
* [Running the Bitgen Design Step]({% link tutorials/lab_03/09_bitgen.md %})

# Lab Arithmetic
* [Tcl Tutorial 2]({% link tutorials/lab_04/00_tcl_tutorial_2.md %})
* [Testbench Tutorial]({% link tutorials/lab_04/01_testbench_tutorial.md %})
* [Hierarchy in Vivado]({% link tutorials/lab_04/02_hierarchy_vivado_tutorial.md %})

# Other
* [Installing Putty on a Personal Machine]({% link tutorials/other/00_putty_personal_machine.md %})
* [Putty Setup]({% link tutorials/other/01_putty_setup.md %})
* [Installing and Using CoolTerm on a Mac]({% link tutorials/other/02_coolterm_setup.md %})

<!--
* [The NEW METHOD for Submitting Your Project Code]({% link tutorials/other/03_submitting_project_design_files.md %})
-->
