#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11143e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10e4320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x10eb6f0 .functor NOT 1, L_0x113f930, C4<0>, C4<0>, C4<0>;
L_0x113f710 .functor XOR 2, L_0x113f4b0, L_0x113f670, C4<00>, C4<00>;
L_0x113f820 .functor XOR 2, L_0x113f710, L_0x113f780, C4<00>, C4<00>;
v0x113c1e0_0 .net *"_ivl_10", 1 0, L_0x113f780;  1 drivers
v0x113c2e0_0 .net *"_ivl_12", 1 0, L_0x113f820;  1 drivers
v0x113c3c0_0 .net *"_ivl_2", 1 0, L_0x113f410;  1 drivers
v0x113c480_0 .net *"_ivl_4", 1 0, L_0x113f4b0;  1 drivers
v0x113c560_0 .net *"_ivl_6", 1 0, L_0x113f670;  1 drivers
v0x113c690_0 .net *"_ivl_8", 1 0, L_0x113f710;  1 drivers
v0x113c770_0 .net "a", 0 0, v0x113a830_0;  1 drivers
v0x113c860_0 .net "b", 0 0, v0x113a8d0_0;  1 drivers
v0x113c950_0 .net "c", 0 0, v0x113a970_0;  1 drivers
v0x113ca80_0 .var "clk", 0 0;
v0x113cb20_0 .net "d", 0 0, v0x113aab0_0;  1 drivers
v0x113cc10_0 .net "out_pos_dut", 0 0, L_0x113ef40;  1 drivers
v0x113ccb0_0 .net "out_pos_ref", 0 0, L_0x113e340;  1 drivers
v0x113cd50_0 .net "out_sop_dut", 0 0, L_0x113ee00;  1 drivers
v0x113cdf0_0 .net "out_sop_ref", 0 0, L_0x1115a00;  1 drivers
v0x113ce90_0 .var/2u "stats1", 223 0;
v0x113cf30_0 .var/2u "strobe", 0 0;
v0x113d0e0_0 .net "tb_match", 0 0, L_0x113f930;  1 drivers
v0x113d1b0_0 .net "tb_mismatch", 0 0, L_0x10eb6f0;  1 drivers
v0x113d250_0 .net "wavedrom_enable", 0 0, v0x113ad80_0;  1 drivers
v0x113d320_0 .net "wavedrom_title", 511 0, v0x113ae20_0;  1 drivers
L_0x113f410 .concat [ 1 1 0 0], L_0x113e340, L_0x1115a00;
L_0x113f4b0 .concat [ 1 1 0 0], L_0x113e340, L_0x1115a00;
L_0x113f670 .concat [ 1 1 0 0], L_0x113ef40, L_0x113ee00;
L_0x113f780 .concat [ 1 1 0 0], L_0x113e340, L_0x1115a00;
L_0x113f930 .cmp/eeq 2, L_0x113f410, L_0x113f820;
S_0x10e8420 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x10e4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10ebad0 .functor AND 1, v0x113a970_0, v0x113aab0_0, C4<1>, C4<1>;
L_0x10ebeb0 .functor NOT 1, v0x113a830_0, C4<0>, C4<0>, C4<0>;
L_0x10ec290 .functor NOT 1, v0x113a8d0_0, C4<0>, C4<0>, C4<0>;
L_0x10ec510 .functor AND 1, L_0x10ebeb0, L_0x10ec290, C4<1>, C4<1>;
L_0x1102ee0 .functor AND 1, L_0x10ec510, v0x113a970_0, C4<1>, C4<1>;
L_0x1115a00 .functor OR 1, L_0x10ebad0, L_0x1102ee0, C4<0>, C4<0>;
L_0x113d700 .functor NOT 1, v0x113a8d0_0, C4<0>, C4<0>, C4<0>;
L_0x113d800 .functor OR 1, L_0x113d700, v0x113aab0_0, C4<0>, C4<0>;
L_0x113d950 .functor AND 1, v0x113a970_0, L_0x113d800, C4<1>, C4<1>;
L_0x113d9c0 .functor NOT 1, v0x113a830_0, C4<0>, C4<0>, C4<0>;
L_0x113db20 .functor OR 1, L_0x113d9c0, v0x113a8d0_0, C4<0>, C4<0>;
L_0x113db90 .functor AND 1, L_0x113d950, L_0x113db20, C4<1>, C4<1>;
L_0x113dcc0 .functor NOT 1, v0x113a8d0_0, C4<0>, C4<0>, C4<0>;
L_0x113dd30 .functor OR 1, L_0x113dcc0, v0x113aab0_0, C4<0>, C4<0>;
L_0x113dc50 .functor AND 1, v0x113a970_0, L_0x113dd30, C4<1>, C4<1>;
L_0x113dec0 .functor NOT 1, v0x113a830_0, C4<0>, C4<0>, C4<0>;
L_0x113dfc0 .functor OR 1, L_0x113dec0, v0x113aab0_0, C4<0>, C4<0>;
L_0x113e080 .functor AND 1, L_0x113dc50, L_0x113dfc0, C4<1>, C4<1>;
L_0x113e230 .functor XNOR 1, L_0x113db90, L_0x113e080, C4<0>, C4<0>;
v0x10eb020_0 .net *"_ivl_0", 0 0, L_0x10ebad0;  1 drivers
v0x10eb420_0 .net *"_ivl_12", 0 0, L_0x113d700;  1 drivers
v0x10eb800_0 .net *"_ivl_14", 0 0, L_0x113d800;  1 drivers
v0x10ebbe0_0 .net *"_ivl_16", 0 0, L_0x113d950;  1 drivers
v0x10ebfc0_0 .net *"_ivl_18", 0 0, L_0x113d9c0;  1 drivers
v0x10ec3a0_0 .net *"_ivl_2", 0 0, L_0x10ebeb0;  1 drivers
v0x10ec620_0 .net *"_ivl_20", 0 0, L_0x113db20;  1 drivers
v0x1138da0_0 .net *"_ivl_24", 0 0, L_0x113dcc0;  1 drivers
v0x1138e80_0 .net *"_ivl_26", 0 0, L_0x113dd30;  1 drivers
v0x1138f60_0 .net *"_ivl_28", 0 0, L_0x113dc50;  1 drivers
v0x1139040_0 .net *"_ivl_30", 0 0, L_0x113dec0;  1 drivers
v0x1139120_0 .net *"_ivl_32", 0 0, L_0x113dfc0;  1 drivers
v0x1139200_0 .net *"_ivl_36", 0 0, L_0x113e230;  1 drivers
L_0x7f88e0995018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11392c0_0 .net *"_ivl_38", 0 0, L_0x7f88e0995018;  1 drivers
v0x11393a0_0 .net *"_ivl_4", 0 0, L_0x10ec290;  1 drivers
v0x1139480_0 .net *"_ivl_6", 0 0, L_0x10ec510;  1 drivers
v0x1139560_0 .net *"_ivl_8", 0 0, L_0x1102ee0;  1 drivers
v0x1139640_0 .net "a", 0 0, v0x113a830_0;  alias, 1 drivers
v0x1139700_0 .net "b", 0 0, v0x113a8d0_0;  alias, 1 drivers
v0x11397c0_0 .net "c", 0 0, v0x113a970_0;  alias, 1 drivers
v0x1139880_0 .net "d", 0 0, v0x113aab0_0;  alias, 1 drivers
v0x1139940_0 .net "out_pos", 0 0, L_0x113e340;  alias, 1 drivers
v0x1139a00_0 .net "out_sop", 0 0, L_0x1115a00;  alias, 1 drivers
v0x1139ac0_0 .net "pos0", 0 0, L_0x113db90;  1 drivers
v0x1139b80_0 .net "pos1", 0 0, L_0x113e080;  1 drivers
L_0x113e340 .functor MUXZ 1, L_0x7f88e0995018, L_0x113db90, L_0x113e230, C4<>;
S_0x1139d00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x10e4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x113a830_0 .var "a", 0 0;
v0x113a8d0_0 .var "b", 0 0;
v0x113a970_0 .var "c", 0 0;
v0x113aa10_0 .net "clk", 0 0, v0x113ca80_0;  1 drivers
v0x113aab0_0 .var "d", 0 0;
v0x113aba0_0 .var/2u "fail", 0 0;
v0x113ac40_0 .var/2u "fail1", 0 0;
v0x113ace0_0 .net "tb_match", 0 0, L_0x113f930;  alias, 1 drivers
v0x113ad80_0 .var "wavedrom_enable", 0 0;
v0x113ae20_0 .var "wavedrom_title", 511 0;
E_0x10f6980/0 .event negedge, v0x113aa10_0;
E_0x10f6980/1 .event posedge, v0x113aa10_0;
E_0x10f6980 .event/or E_0x10f6980/0, E_0x10f6980/1;
S_0x113a030 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1139d00;
 .timescale -12 -12;
v0x113a270_0 .var/2s "i", 31 0;
E_0x10f6820 .event posedge, v0x113aa10_0;
S_0x113a370 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1139d00;
 .timescale -12 -12;
v0x113a570_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x113a650 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1139d00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x113b000 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x10e4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
o0x7f88e09deb28 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x113e7f0 .functor BUFZ 4, o0x7f88e09deb28, C4<0000>, C4<0000>, C4<0000>;
L_0x113eab0 .functor OR 1, L_0x113e860, L_0x113e950, C4<0>, C4<0>;
L_0x113ecf0 .functor OR 1, L_0x113eab0, L_0x113ebc0, C4<0>, C4<0>;
L_0x113ee00 .functor BUFZ 1, L_0x113ecf0, C4<0>, C4<0>, C4<0>;
L_0x113f080 .functor BUFT 1, v0x113a830_0, C4<0>, C4<0>, C4<0>;
L_0x113f140 .functor BUFT 1, v0x113a8d0_0, C4<0>, C4<0>, C4<0>;
L_0x113f240 .functor BUFT 1, v0x113a970_0, C4<0>, C4<0>, C4<0>;
L_0x113f300 .functor BUFT 1, v0x113aab0_0, C4<0>, C4<0>, C4<0>;
L_0x7f88e09950a8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x113b1c0_0 .net/2u *"_ivl_11", 3 0, L_0x7f88e09950a8;  1 drivers
v0x113b2a0_0 .net *"_ivl_13", 0 0, L_0x113e950;  1 drivers
v0x113b360_0 .net *"_ivl_16", 0 0, L_0x113eab0;  1 drivers
L_0x7f88e09950f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x113b430_0 .net/2u *"_ivl_17", 3 0, L_0x7f88e09950f0;  1 drivers
v0x113b510_0 .net *"_ivl_19", 0 0, L_0x113ebc0;  1 drivers
v0x113b620_0 .net *"_ivl_6", 3 0, L_0x113e7f0;  1 drivers
L_0x7f88e0995060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x113b700_0 .net/2u *"_ivl_7", 3 0, L_0x7f88e0995060;  1 drivers
v0x113b7e0_0 .net *"_ivl_9", 0 0, L_0x113e860;  1 drivers
RS_0x7f88e09dea68 .resolv tri, L_0x113e4f0, L_0x113f080;
v0x113b8a0_0 .net8 "a", 0 0, RS_0x7f88e09dea68;  2 drivers
RS_0x7f88e09dea98 .resolv tri, L_0x113e590, L_0x113f140;
v0x113b9f0_0 .net8 "b", 0 0, RS_0x7f88e09dea98;  2 drivers
RS_0x7f88e09deac8 .resolv tri, L_0x113e680, L_0x113f240;
v0x113bab0_0 .net8 "c", 0 0, RS_0x7f88e09deac8;  2 drivers
RS_0x7f88e09deaf8 .resolv tri, L_0x113e720, L_0x113f300;
v0x113bb70_0 .net8 "d", 0 0, RS_0x7f88e09deaf8;  2 drivers
v0x113bc30_0 .net "inputs", 3 0, o0x7f88e09deb28;  0 drivers
v0x113bd10_0 .net "out_pos", 0 0, L_0x113ef40;  alias, 1 drivers
v0x113bdd0_0 .net "out_sop", 0 0, L_0x113ee00;  alias, 1 drivers
v0x113be90_0 .net "out_sop_temp", 0 0, L_0x113ecf0;  1 drivers
L_0x113e4f0 .part L_0x113e7f0, 3, 1;
L_0x113e590 .part L_0x113e7f0, 2, 1;
L_0x113e680 .part L_0x113e7f0, 1, 1;
L_0x113e720 .part L_0x113e7f0, 0, 1;
L_0x113e860 .cmp/eq 4, o0x7f88e09deb28, L_0x7f88e0995060;
L_0x113e950 .cmp/eq 4, o0x7f88e09deb28, L_0x7f88e09950a8;
L_0x113ebc0 .cmp/eq 4, o0x7f88e09deb28, L_0x7f88e09950f0;
L_0x113ef40 .reduce/nor L_0x113ecf0;
S_0x113c010 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x10e4320;
 .timescale -12 -12;
E_0x10e09f0 .event anyedge, v0x113cf30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x113cf30_0;
    %nor/r;
    %assign/vec4 v0x113cf30_0, 0;
    %wait E_0x10e09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1139d00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x113aba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x113ac40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1139d00;
T_4 ;
    %wait E_0x10f6980;
    %load/vec4 v0x113ace0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x113aba0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1139d00;
T_5 ;
    %wait E_0x10f6820;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %wait E_0x10f6820;
    %load/vec4 v0x113aba0_0;
    %store/vec4 v0x113ac40_0, 0, 1;
    %fork t_1, S_0x113a030;
    %jmp t_0;
    .scope S_0x113a030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x113a270_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x113a270_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x10f6820;
    %load/vec4 v0x113a270_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x113a270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x113a270_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1139d00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10f6980;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x113aab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113a8d0_0, 0;
    %assign/vec4 v0x113a830_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x113aba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x113ac40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x10e4320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x113ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x113cf30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x10e4320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x113ca80_0;
    %inv;
    %store/vec4 v0x113ca80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x10e4320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x113aa10_0, v0x113d1b0_0, v0x113c770_0, v0x113c860_0, v0x113c950_0, v0x113cb20_0, v0x113cdf0_0, v0x113cd50_0, v0x113ccb0_0, v0x113cc10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x10e4320;
T_9 ;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x10e4320;
T_10 ;
    %wait E_0x10f6980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x113ce90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x113ce90_0, 4, 32;
    %load/vec4 v0x113d0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x113ce90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x113ce90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x113ce90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x113cdf0_0;
    %load/vec4 v0x113cdf0_0;
    %load/vec4 v0x113cd50_0;
    %xor;
    %load/vec4 v0x113cdf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x113ce90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x113ce90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x113ccb0_0;
    %load/vec4 v0x113ccb0_0;
    %load/vec4 v0x113cc10_0;
    %xor;
    %load/vec4 v0x113ccb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x113ce90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x113ce90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x113ce90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response33/top_module.sv";
