dist_mem_gen_0instr_mem.v,verilog,xil_defaultlib,../../../../lab8.srcs/sources_1/ip/dist_mem_gen_0instr_mem/sim/dist_mem_gen_0instr_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
