INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jimar/Desktop/digital_lab/lab2/Lab2/Lab 2.sim/sim_3/synth/func/xsim/testbench_D_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_controller
INFO: [VRFC 10-311] analyzing module Baud_controller_0
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-311] analyzing module UART2
INFO: [VRFC 10-311] analyzing module uart_reciever
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jimar/Desktop/digital_lab/lab2/tesbench_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_D
