<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.</li><li class="info_message">Info (119006): Selected device EP2C5T144C8 for design &quot;RESDMAC&quot;</li><li class="info_message">Info (21077): Low junction temperature is 0 degrees C</li><li class="info_message">Info (21077): High junction temperature is 85 degrees C</li><li class="info_message">Info (15535): Implemented PLL &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|pll&quot; as Cyclone II PLL type<ul><li class="info_message">Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 23 degrees (2500 ps) for PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 port</li><li class="info_message">Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (10000 ps) for PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 port</li><li class="info_message">Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (15000 ps) for PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 port</li></ul></li><li class="info_message">Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance</li><li class="warning_message">Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.</li><li class="info_message">Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices<ul><li class="info_message">Info (176445): Device EP2C5T144I8 is compatible</li><li class="info_message">Info (176445): Device EP2C8T144C8 is compatible</li><li class="info_message">Info (176445): Device EP2C8T144I8 is compatible</li></ul></li><li class="info_message">Info (169124): Fitter converted 3 user pins into dedicated programming pins<ul><li class="info_message">Info (169125): Pin ~ASDO~ is reserved at location 1</li><li class="info_message">Info (169125): Pin ~nCSO~ is reserved at location 2</li><li class="info_message">Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 76</li></ul></li><li class="critical_warning_message">Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 81 total pins<ul><li class="info_message">Info (169086): Pin INT not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin _SIZ1 not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin BR not assigned to an exact location on the device</li><li class="info_message">Info (169086): Pin OWN not assigned to an exact location on the device</li></ul></li><li class="warning_message">Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.</li><li class="info_message">Info (332104): Reading SDC File: &apos;RESDMAC.sdc&apos;</li><li class="info_message">Info (332110): Deriving PLL clocks<ul><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 22.50 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[0]} {u_PLL|APLL_inst|altpll_component|pll|clk[0]}</li><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[1]} {u_PLL|APLL_inst|altpll_component|pll|clk[1]}</li><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 135.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[2]} {u_PLL|APLL_inst|altpll_component|pll|clk[2]}</li></ul></li><li class="warning_message">Warning (332125): Found combinational loop of 4 nodes<ul><li class="warning_message">Warning (332126): Node &quot;int_fifo|u_full_empty_ctr|FIFOEMPTY~2|combout&quot;</li><li class="warning_message">Warning (332126): Node &quot;int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|datab&quot;</li><li class="warning_message">Warning (332126): Node &quot;int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|combout&quot;</li><li class="warning_message">Warning (332126): Node &quot;int_fifo|u_full_empty_ctr|FIFOEMPTY~2|datad&quot;</li></ul></li><li class="warning_message">Warning (332060): Node: ADDR[2] was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19 was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: CPU_SM:u_CPU_SM|INCFIFO was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: CPU_SM:u_CPU_SM|DECFIFO was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|RDFIFO_d was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: CPU_SM:u_CPU_SM|PAS was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: CPU_SM:u_CPU_SM|INCNO was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|RIFIFO_d was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|INCBO_o was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: LLW was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: CPU_SM:u_CPU_SM|INCNI was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: DS_O_ was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: LHW was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|nLS2CPU was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|S2CPU_o was determined to be a clock but was found without an associated clock assignment.</li><li class="info_message">Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements</li><li class="info_message">Info (332111): Found 4 clocks<ul><li class="info_message">Info (332111):   Period   Clock Name</li><li class="info_message">Info (332111): ======== ============</li><li class="info_message">Info (332111):   40.000         sclk</li><li class="info_message">Info (332111):   40.000 u_PLL|APLL_inst|altpll_component|pll|clk[0]</li><li class="info_message">Info (332111):   40.000 u_PLL|APLL_inst|altpll_component|pll|clk[1]</li><li class="info_message">Info (332111):   40.000 u_PLL|APLL_inst|altpll_component|pll|clk[2]</li></ul></li><li class="info_message">Info (176353): Automatically promoted node PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_1)<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3</li></ul></li><li class="info_message">Info (176353): Automatically promoted node PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_1)<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2</li></ul></li><li class="info_message">Info (176353): Automatically promoted node PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 (placed in counter C2 of PLL_1)<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1</li></ul></li><li class="info_message">Info (176353): Automatically promoted node fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS <ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS <ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS <ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS <ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node CPU_SM:u_CPU_SM|PAS <ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li><li class="info_message">Info (176356): Following destination nodes may be non-global or may not use global or regional clocks<ul><li class="info_message">Info (176357): Destination node AS_O_~0</li></ul></li></ul></li><li class="info_message">Info (176233): Starting register packing</li><li class="info_message">Info (176235): Finished register packing<ul><li class="extra_info_message">Extra Info (176219): No registers were packed into other blocks</li></ul></li><li class="info_message">Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement<ul><li class="info_message">Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)<ul><li class="info_message">Info (176212): I/O standards used: 3.3-V LVTTL.</li></ul></li></ul></li><li class="info_message">Info (176215): I/O bank details before I/O pin placement<ul><li class="info_message">Info (176214): Statistics of I/O banks<ul><li class="info_message">Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  3 pins available</li><li class="info_message">Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  0 pins available</li><li class="info_message">Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  3 pins available</li><li class="info_message">Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  3 pins available</li></ul></li></ul></li><li class="info_message">Info (128000): Starting physical synthesis optimizations for speed</li><li class="info_message">Info (128002): Starting physical synthesis algorithm register retiming</li><li class="info_message">Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division</li><li class="info_message">Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00</li><li class="warning_message">Warning (15705): Ignored locations or region assignments to the following nodes<ul><li class="warning_message">Warning (15706): Node &quot;OWN_&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SIZ1&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;_BR&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;_INT&quot; is assigned to location or region, but does not exist in design</li></ul></li><li class="info_message">Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01</li><li class="info_message">Info (170189): Fitter placement preparation operations beginning</li><li class="info_message">Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00</li><li class="info_message">Info (170191): Fitter placement operations beginning</li><li class="info_message">Info (170137): Fitter placement was successful</li><li class="info_message">Info (170192): Fitter placement operations ending: elapsed time is 00:00:01</li><li class="info_message">Info (128000): Starting physical synthesis optimizations for speed</li><li class="info_message">Info (128002): Starting physical synthesis algorithm register retiming</li><li class="info_message">Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division</li><li class="info_message">Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128002): Starting physical synthesis algorithm logic and register replication</li><li class="info_message">Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128002): Starting physical synthesis algorithm fanout splitting</li><li class="info_message">Info (128003): Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps</li><li class="info_message">Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00</li><li class="info_message">Info (170193): Fitter routing operations beginning</li><li class="info_message">Info (170195): Router estimated average interconnect usage is 5% of the available device resources<ul><li class="info_message">Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14</li></ul></li><li class="info_message">Info (170194): Fitter routing operations ending: elapsed time is 00:00:02</li><li class="info_message">Info (11888): Total time spent on timing analysis during the Fitter is 0.56 seconds.</li><li class="info_message">Info (306004): Started post-fitting delay annotation</li><li class="warning_message">Warning (306006): Found 68 output pins without output pin load capacitance assignment<ul><li class="info_message">Info (306007): Pin &quot;PD_PORT[8]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[9]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[10]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[11]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[12]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[13]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[14]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[15]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;R_W_IO&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_AS_IO&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_DS_IO&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_DSACK_IO[0]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_DSACK_IO[1]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[0]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[1]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[2]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[3]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[4]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[5]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[6]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[7]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[8]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[9]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[10]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[11]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[12]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[13]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[14]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[15]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[16]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[17]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[18]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[19]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[20]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[21]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[22]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[23]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[24]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[25]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[26]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[27]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[28]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[29]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[30]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_IO[31]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_BGACK_IO&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[0]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[1]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[2]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[3]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[4]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[5]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[6]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PD_PORT[7]&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;INT&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_SIZ1&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;BR&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_DMAEN&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_DACK&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_CSS&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_IOR&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_IOW&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_LED_RD&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_LED_WR&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;_LED_DMA&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;OWN&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;DATA_OE_&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li><li class="info_message">Info (306007): Pin &quot;PDATA_OE_&quot; has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis</li></ul></li><li class="info_message">Info (306005): Delay annotation completed successfully</li><li class="info_message">Info (306004): Started post-fitting delay annotation</li><li class="info_message">Info (306005): Delay annotation completed successfully</li><li class="info_message">Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00</li><li class="warning_message">Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.</li><li class="warning_message">Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results<ul><li class="info_message">Info (169065): Pin PD_PORT[8] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin PD_PORT[9] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin PD_PORT[10] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin PD_PORT[11] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin PD_PORT[12] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin PD_PORT[13] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin PD_PORT[14] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin PD_PORT[15] has a permanently disabled output enable</li></ul></li><li class="info_message">Info (144001): Generated suppressed messages file C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg</li><li class="info_message">Info: Quartus II 64-Bit Fitter was successful. 0 errors, 31 warnings<ul><li class="info_message">Info: Peak virtual memory: 5365 megabytes</li><li class="info_message">Info: Processing ended: Sun Aug 20 18:30:59 2023</li><li class="info_message">Info: Elapsed time: 00:00:05</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:03</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
