#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 17 09:21:34 2020
# Process ID: 30210
# Current directory: /home/roba/perso/github/nanorv32/synt/fpga
# Command line: vivado -mode tcl -source vivado.tcl
# Log file: /home/roba/perso/github/nanorv32/synt/fpga/vivado.log
# Journal file: /home/roba/perso/github/nanorv32/synt/fpga/vivado.jou
#-----------------------------------------------------------
source vivado.tcl
# source vivado_utils.tcl
## proc reportCriticalPaths { fileName } {
## # Open the specified output file in write mode
## set FH [open $fileName w]
## # Write the current date and CSV format to a file header
## puts $FH "#\n# File created on [clock format [clock seconds]]\n#\n"
## puts $FH "Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs"
## # Iterate through both Min and Max delay types
## foreach delayType {max min} {
## # Collect details from the 50 worst timing paths for the current analysis
## # (max = setup/recovery, min = hold/removal)
## # The $path variable contains a Timing Path object.
## foreach path [get_timing_paths -delay_type $delayType -max_paths 50 -nworst 1] {
## # Get the LUT cells of the timing paths
## set luts [get_cells -filter {REF_NAME =~ LUT*} -of_object $path]
## # Get the startpoint of the Timing Path object
## set startpoint [get_property STARTPOINT_PIN $path]
## # Get the endpoint of the Timing Path object
## set endpoint [get_property ENDPOINT_PIN $path]
## # Get the slack on the Timing Path object
## set slack [get_property SLACK $path]
## # Get the number of logic levels between startpoint and endpoint
## set levels [get_property LOGIC_LEVELS $path]
## # Save the collected path details to the CSV file
## puts $FH "$startpoint,$endpoint,$delayType,$slack,$levels,[llength $luts]"
## }
## }
## # Close the output file
## close $FH
## puts "CSV file $fileName has been created.\n"
## return 0
## };
# set top_ds [string trim $env(CORTEXM0_DS)]
# set xilinx_part [string trim $env(XILINX_PART)]
# set top ..
# set verilog_files []
# set include_dir []
# source vivado_files.tcl
## lappend include_dir "../../adv_debug_sys/Hardware/jtag/tap/rtl/verilog/"
## lappend include_dir "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/"
## lappend include_dir "../../rtl/cores/"
## lappend include_dir "../../rtl/chips/"
## lappend include_dir "../../sim/verilog/"
## lappend include_dir "../../rtl/imported_from_ultraembedded"
## lappend verilog_files "../../rtl/cores/nanorv32_div.v"
## lappend verilog_files "../../rtl/cores/nanorv32_csr.v"
## lappend verilog_files "../../rtl/cores/nanorv32_alumuldiv.v"
## lappend verilog_files "../../rtl/cores/nanorv32_flow_ctrl.v"
## lappend verilog_files "../../rtl/cores/nanorv32_prefetch.v"
## lappend verilog_files "../../rtl/cores/nanorv32_regfile.v"
## lappend verilog_files "../../rtl/cores/nanorv32_decoder.v"
## lappend verilog_files "../../rtl/cores/nanorv32_urom.v"
## lappend verilog_files "../../rtl/cores/nanorv32.v"
## lappend verilog_files "../../rtl/cores/nanorv32_pil.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v"
## lappend verilog_files "../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v"
## lappend verilog_files "../../wisbone_2_ahb/src/ahbmas_wbslv_top.v"
## lappend verilog_files "../../rtl/ips/bytewrite_ram_32bits.v"
## lappend verilog_files "../../rtl/ips/cmsdk_ahb_ram.v"
## lappend verilog_files "../../rtl/ips/ahb_to_ssram.v"
## lappend verilog_files "../../rtl/ips/HastiBus.v"
## lappend verilog_files "../../rtl/ips/HastiSlaveMux.v"
## lappend verilog_files "../../rtl/ips/HastiXbar.v"
## lappend verilog_files "../../rtl/ips/Ahbmli.v"
## lappend verilog_files "../../rtl/ips/Apbbridge.v"
## lappend verilog_files "../../rtl/ips/gpio_apb.v"
## lappend verilog_files "../../rtl/ips/cpuctrl.v"
## lappend verilog_files "../../rtl/ips/reset_generator.v"
## lappend verilog_files "../../rtl/imported_from_ultraembedded/uart.v"
## lappend verilog_files "../../rtl/imported_from_ultraembedded/uart_periph.v"
## lappend verilog_files "../../rtl/imported_from_ultraembedded/intr_periph.v"
## lappend verilog_files "../../rtl/imported_from_ultraembedded/timer_periph.v"
## lappend verilog_files "../../rtl/ips/uart_wrapper.v"
## lappend verilog_files "../../rtl/ips/timer_wrapper.v"
## lappend verilog_files "../../rtl/ips/nanorv32_intc.v"
## lappend verilog_files "../../rtl/chips/nanorv32_irq_mapper.v"
## lappend verilog_files "../../rtl/ips/clock_manager/arty_mmcm/arty_mmcm_clk_wiz.v"
## lappend verilog_files "../../rtl/ips/clock_manager/arty_mmcm/arty_mmcm.v"
## lappend verilog_files "../../rtl/chips/nanorv32_clkgen_xilinx.v"
## lappend verilog_files "../../rtl/chips/port_mux.v"
## lappend verilog_files "../../rtl/ips/std_pad.v"
## lappend verilog_files "../../libraries/local/stdiocell/v/stdiocell.v"
## lappend verilog_files "../../rtl/chips/top_io.v"
## lappend verilog_files "../../rtl/chips/primitive_clock_start.v"
## lappend verilog_files "../../rtl/chips/chip.v"
# foreach vfile $verilog_files {
#     read_verilog $vfile
# }
# read_xdc ./xilinx_constraints.xdc
# synth_design -include_dirs $include_dir -top chip  -part $xilinx_part -flatten_hierarchy none -verilog_define CHIP_PROCESS=\"LIB_XILINX7\"
Command: synth_design -include_dirs {../../adv_debug_sys/Hardware/jtag/tap/rtl/verilog/ ../../adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/ ../../rtl/cores/ ../../rtl/chips/ ../../sim/verilog/ ../../rtl/imported_from_ultraembedded} -top chip -part xc7a35tcsg324-1 -flatten_hierarchy none -verilog_define CHIP_PROCESS=\"LIB_XILINX7\"
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1757.984 ; gain = 153.688 ; free physical = 9351 ; free virtual = 46969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'chip' [/home/roba/perso/github/nanorv32/rtl/chips/chip.v:35]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
	Parameter CHIP_PORT_A_WIDTH bound to: 16 - type: integer 
	Parameter CHIP_LIB bound to: 88'b0100110001001001010000100101111101011000010010010100110001001001010011100101100000110111 
	Parameter AW bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nanorv32_pil' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_pil.v:30]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nanorv32' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:32]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nanorv32_prefetch' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:33]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ignore_branch_reg was removed.  [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:247]
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_prefetch' (1#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_prefetch.v:33]
INFO: [Synth 8-6157] synthesizing module 'nanorv32_decoder' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_decoder.v:33]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_decoder' (2#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_decoder.v:33]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:384]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:404]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:503]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:546]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:585]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:615]
INFO: [Synth 8-6157] synthesizing module 'nanorv32_regfile' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_regfile.v:34]
	Parameter NUM_REGS bound to: 32 - type: integer 
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_regfile' (3#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_regfile.v:34]
INFO: [Synth 8-6157] synthesizing module 'nanorv32_alumuldiv' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:30]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nanorv32_divide' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_div.v:1]
	Parameter md_state_width bound to: 2 - type: integer 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_compute bound to: 1 - type: integer 
	Parameter s_setup_output bound to: 2 - type: integer 
	Parameter s_done bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_div.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_div.v:121]
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_divide' (4#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_alumuldiv' (5#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:30]
INFO: [Synth 8-6157] synthesizing module 'nanorv32_csr' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_csr.v:32]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_csr' (6#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_csr.v:32]
INFO: [Synth 8-6157] synthesizing module 'nanorv32_flow_ctrl' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_flow_ctrl.v:30]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_flow_ctrl.v:160]
INFO: [Synth 8-6157] synthesizing module 'nanorv32_urom' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_urom.v:33]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_urom' (7#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_urom.v:33]
WARNING: [Synth 8-3848] Net irq_ack in module/entity nanorv32_flow_ctrl does not have driver. [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_flow_ctrl.v:63]
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_flow_ctrl' (8#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_flow_ctrl.v:30]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:920]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:945]
INFO: [Synth 8-6155] done synthesizing module 'nanorv32' (9#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:32]
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_pil' (10#1) [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_pil.v:30]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_ram' [/home/roba/perso/github/nanorv32/rtl/ips/cmsdk_ahb_ram.v:34]
	Parameter AW bound to: 16 - type: integer 
	Parameter ROM bound to: 0 - type: integer 
	Parameter filename bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'ahb_to_ssram' [/home/roba/perso/github/nanorv32/rtl/ips/ahb_to_ssram.v:33]
	Parameter AW bound to: 16 - type: integer 
	Parameter AHB_ADDRESS_PHASE bound to: 1 - type: integer 
	Parameter AHB_DATA_PHASE bound to: 2 - type: integer 
	Parameter AHB_IDLE_PHASE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/rtl/ips/ahb_to_ssram.v:152]
INFO: [Synth 8-6155] done synthesizing module 'ahb_to_ssram' (11#1) [/home/roba/perso/github/nanorv32/rtl/ips/ahb_to_ssram.v:33]
INFO: [Synth 8-6157] synthesizing module 'bytewrite_ram_32bits' [/home/roba/perso/github/nanorv32/rtl/ips/bytewrite_ram_32bits.v:12]
	Parameter SIZE bound to: 16384 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter filename bound to: (null) - type: string 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter NB_COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bytewrite_ram_32bits' (12#1) [/home/roba/perso/github/nanorv32/rtl/ips/bytewrite_ram_32bits.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_ram' (13#1) [/home/roba/perso/github/nanorv32/rtl/ips/cmsdk_ahb_ram.v:34]
INFO: [Synth 8-6157] synthesizing module 'Ahbmli' [/home/roba/perso/github/nanorv32/rtl/ips/Ahbmli.v:2]
INFO: [Synth 8-6157] synthesizing module 'HastiXbar' [/home/roba/perso/github/nanorv32/rtl/ips/HastiXbar.v:2]
INFO: [Synth 8-6157] synthesizing module 'HastiBus' [/home/roba/perso/github/nanorv32/rtl/ips/HastiBus.v:1]
INFO: [Synth 8-6155] done synthesizing module 'HastiBus' (14#1) [/home/roba/perso/github/nanorv32/rtl/ips/HastiBus.v:1]
INFO: [Synth 8-6157] synthesizing module 'HastiSlaveMux' [/home/roba/perso/github/nanorv32/rtl/ips/HastiSlaveMux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'HastiSlaveMux' (15#1) [/home/roba/perso/github/nanorv32/rtl/ips/HastiSlaveMux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'HastiXbar' (16#1) [/home/roba/perso/github/nanorv32/rtl/ips/HastiXbar.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Ahbmli' (17#1) [/home/roba/perso/github/nanorv32/rtl/ips/Ahbmli.v:2]
INFO: [Synth 8-6157] synthesizing module 'Apbbridge' [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:326]
INFO: [Synth 8-6157] synthesizing module 'HastiToPociBridge' [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:1]
INFO: [Synth 8-6155] done synthesizing module 'HastiToPociBridge' (18#1) [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:1]
INFO: [Synth 8-6157] synthesizing module 'PociBus' [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:129]
INFO: [Synth 8-6155] done synthesizing module 'PociBus' (19#1) [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:129]
INFO: [Synth 8-6155] done synthesizing module 'Apbbridge' (20#1) [/home/roba/perso/github/nanorv32/rtl/ips/Apbbridge.v:326]
INFO: [Synth 8-6157] synthesizing module 'gpio_apb' [/home/roba/perso/github/nanorv32/rtl/ips/gpio_apb.v:31]
	Parameter GPIO_NUMBER bound to: 16 - type: integer 
	Parameter GPIO_MSB bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gpio_apb' (21#1) [/home/roba/perso/github/nanorv32/rtl/ips/gpio_apb.v:31]
INFO: [Synth 8-6157] synthesizing module 'uart_wrapper' [/home/roba/perso/github/nanorv32/rtl/ips/uart_wrapper.v:32]
INFO: [Synth 8-6157] synthesizing module 'uart_periph' [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/uart_periph.v:46]
	Parameter UART_DIVISOR bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/uart.v:43]
	Parameter UART_DIVISOR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart' (22#1) [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/uart.v:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_periph' (23#1) [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/uart_periph.v:46]
INFO: [Synth 8-6155] done synthesizing module 'uart_wrapper' (24#1) [/home/roba/perso/github/nanorv32/rtl/ips/uart_wrapper.v:32]
INFO: [Synth 8-6157] synthesizing module 'timer_wrapper' [/home/roba/perso/github/nanorv32/rtl/ips/timer_wrapper.v:31]
INFO: [Synth 8-6157] synthesizing module 'timer_periph' [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/timer_periph.v:46]
	Parameter CLK_KHZ bound to: 32'b00000000000000000011000000000000 
	Parameter SYSTICK_INTR_MS bound to: 1 - type: integer 
	Parameter ENABLE_SYSTICK_TIMER bound to: ENABLED - type: string 
	Parameter ENABLE_HIGHRES_TIMER bound to: ENABLED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'timer_periph' (25#1) [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/timer_periph.v:46]
INFO: [Synth 8-6155] done synthesizing module 'timer_wrapper' (26#1) [/home/roba/perso/github/nanorv32/rtl/ips/timer_wrapper.v:31]
INFO: [Synth 8-6157] synthesizing module 'nanorv32_irq_mapper' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_irq_mapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_irq_mapper' (27#1) [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_irq_mapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'nanorv32_intc' [/home/roba/perso/github/nanorv32/rtl/ips/nanorv32_intc.v:34]
INFO: [Synth 8-6157] synthesizing module 'intr_periph' [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/intr_periph.v:46]
	Parameter EXTERNAL_INTERRUPTS bound to: 1 - type: integer 
	Parameter INTERRUPT_COUNT bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element v_irq_status_reg was removed.  [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/intr_periph.v:127]
INFO: [Synth 8-6155] done synthesizing module 'intr_periph' (28#1) [/home/roba/perso/github/nanorv32/rtl/imported_from_ultraembedded/intr_periph.v:46]
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_intc' (29#1) [/home/roba/perso/github/nanorv32/rtl/ips/nanorv32_intc.v:34]
INFO: [Synth 8-6157] synthesizing module 'tap_top' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:73]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:221]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:328]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:473]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:500]
INFO: [Synth 8-6155] done synthesizing module 'tap_top' (30#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/jtag/tap/rtl/verilog/tap_top.v:73]
INFO: [Synth 8-6157] synthesizing module 'adbg_top' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v:45]
INFO: [Synth 8-6157] synthesizing module 'adbg_wb_module' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v:64]
INFO: [Synth 8-6157] synthesizing module 'adbg_wb_biu' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v:67]
INFO: [Synth 8-6155] done synthesizing module 'adbg_wb_biu' (31#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v:67]
INFO: [Synth 8-6157] synthesizing module 'adbg_crc32' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v:52]
INFO: [Synth 8-6155] done synthesizing module 'adbg_crc32' (32#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v:52]
WARNING: [Synth 8-6014] Unused sequential element internal_register_select_reg was removed.  [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adbg_wb_module' (33#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v:64]
INFO: [Synth 8-6157] synthesizing module 'adbg_or1k_module' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v:69]
INFO: [Synth 8-6157] synthesizing module 'adbg_or1k_status_reg' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v:68]
INFO: [Synth 8-6155] done synthesizing module 'adbg_or1k_status_reg' (34#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v:68]
INFO: [Synth 8-6157] synthesizing module 'adbg_or1k_biu' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v:60]
INFO: [Synth 8-6155] done synthesizing module 'adbg_or1k_biu' (35#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v:60]
WARNING: [Synth 8-6014] Unused sequential element internal_register_select_reg was removed.  [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v:231]
INFO: [Synth 8-6155] done synthesizing module 'adbg_or1k_module' (36#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v:69]
INFO: [Synth 8-6157] synthesizing module 'adbg_jsp_module' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v:44]
INFO: [Synth 8-6157] synthesizing module 'adbg_jsp_biu' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v:52]
INFO: [Synth 8-6157] synthesizing module 'syncflop' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v:62]
INFO: [Synth 8-6155] done synthesizing module 'syncflop' (37#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v:62]
INFO: [Synth 8-6157] synthesizing module 'syncreg' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v:68]
INFO: [Synth 8-6155] done synthesizing module 'syncreg' (38#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v:68]
INFO: [Synth 8-6157] synthesizing module 'bytefifo' [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v:73]
INFO: [Synth 8-6155] done synthesizing module 'bytefifo' (39#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v:73]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v:409]
INFO: [Synth 8-6155] done synthesizing module 'adbg_jsp_biu' (40#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v:52]
INFO: [Synth 8-6155] done synthesizing module 'adbg_jsp_module' (41#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v:44]
INFO: [Synth 8-226] default block is never used [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v:439]
INFO: [Synth 8-6155] done synthesizing module 'adbg_top' (42#1) [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v:45]
INFO: [Synth 8-6157] synthesizing module 'ahbmas_wbslv_top' [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:22]
	Parameter AWIDTH bound to: 32 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-567] referenced signal 'rst_i' should be on the sensitivity list [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:147]
WARNING: [Synth 8-567] referenced signal 'rst_i' should be on the sensitivity list [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:158]
INFO: [Synth 8-6155] done synthesizing module 'ahbmas_wbslv_top' (43#1) [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'port_mux' [/home/roba/perso/github/nanorv32/rtl/chips/port_mux.v:32]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
	Parameter CHIP_PORT_A_WIDTH bound to: 16 - type: integer 
	Parameter CHIP_LIB bound to: 88'b0100110001001001010000100101111101011000010010010100110001001001010011100101100000110111 
WARNING: [Synth 8-3848] Net pmux_pad_ie in module/entity port_mux does not have driver. [/home/roba/perso/github/nanorv32/rtl/chips/port_mux.v:44]
WARNING: [Synth 8-3848] Net pmux_pad_oe in module/entity port_mux does not have driver. [/home/roba/perso/github/nanorv32/rtl/chips/port_mux.v:45]
WARNING: [Synth 8-3848] Net pad_uart_rx in module/entity port_mux does not have driver. [/home/roba/perso/github/nanorv32/rtl/chips/port_mux.v:53]
INFO: [Synth 8-6155] done synthesizing module 'port_mux' (44#1) [/home/roba/perso/github/nanorv32/rtl/chips/port_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'top_io' [/home/roba/perso/github/nanorv32/rtl/chips/top_io.v:31]
	Parameter NANORV32_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_DATA_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_DATA_MSB bound to: 31 - type: integer 
	Parameter NANORV32_INSTRUCTION_SIZE bound to: 32 - type: integer 
	Parameter NANORV32_INSTRUCTION_MSB bound to: 31 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_SIZE bound to: 16 - type: integer 
	Parameter NANORV32_PERIPH_ADDR_MSB bound to: 15 - type: integer 
	Parameter NANORV32_RF_PORTA_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTA_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTB_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTB_MSB bound to: 4 - type: integer 
	Parameter NANORV32_RF_PORTRD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_RF_PORTRD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODE1_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC7_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12HI_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM12LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_OFFSET bound to: 25 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_SIZE bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB2_MSB bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMMSB1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_SIZE bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_IMM20UJ_MSB bound to: 19 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SHAMT_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_OFFSET bound to: 15 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS2_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_SYS1_RD_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_OFFSET bound to: 20 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_SIZE bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_FUNC12_MSB bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_OFFSET bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_OPCODERVC_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_OFFSET bound to: 33 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_TWO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_OFFSET bound to: 32 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RD_RS1_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC4_MSB bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_OFFSET bound to: 34 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_HINT_RVC_RS2_IS_ZERO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_RS1_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_OFFSET bound to: 13 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC3_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMLO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CI_IMMHI_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_CSS_IMM_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_SIZE bound to: 8 - type: integer 
	Parameter NANORV32_INST_FORMAT_CIW_IMM_MSB bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RD_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_OFFSET bound to: 7 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS1_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CL_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMLO_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_RS2_P_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS_IMMHI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_LO_MSB bound to: 4 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB_OFFSET_HI_MSB bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_OFFSET bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_SIZE bound to: 11 - type: integer 
	Parameter NANORV32_INST_FORMAT_CJ_IMM_MSB bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_OFFSET bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CS2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_SIZE bound to: 6 - type: integer 
	Parameter NANORV32_INST_FORMAT_C_FUNC6_MSB bound to: 5 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_OFFSET bound to: 12 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_IMMLO_MSB bound to: 0 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_OFFSET bound to: 10 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_INST_FORMAT_CB2_FUNC2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_DECODE_AND bound to: 35'bzzz0000000zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_C_SWSP bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_LWSP bound to: 35'bzz0zzzzzzzzzzzzzzzz010zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_LBU bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0000011 
	Parameter NANORV32_DECODE_FENCE bound to: 35'bzzz000000000000zzzzz000000000001111 
	Parameter NANORV32_DECODE_SLTI bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADDI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_ADD4SPN bound to: 35'bzzzzzzzzzzzzzzzzzzz000zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_C_SLLI bound to: 35'bzz0zzzzzzzzzzzzzzzz000zzzzzzzzzzz10 
	Parameter NANORV32_DECODE_BLTU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz1100011 
	Parameter NANORV32_DECODE_OR bound to: 35'bzzz0000000zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_XORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz0010011 
	Parameter NANORV32_DECODE_XOR bound to: 35'bzzz0000000zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_SLLI bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0010011 
	Parameter NANORV32_DECODE_C_OR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz10zzz01 
	Parameter NANORV32_DECODE_C_MV bound to: 35'b0z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_LWU bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0000011 
	Parameter NANORV32_DECODE_C_JALR bound to: 35'b1z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_SLL bound to: 35'bzzz0000000zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_MULHU bound to: 35'bzzz0000001zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_RDTIME bound to: 35'bzzz11000000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz0010011 
	Parameter NANORV32_DECODE_JALR bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100111 
	Parameter NANORV32_DECODE_BLT bound to: 35'bzzzzzzzzzzzzzzzzzzzz100zzzzz1100011 
	Parameter NANORV32_DECODE_SCALL bound to: 35'bzzz000000000000zzzzz000000001110011 
	Parameter NANORV32_DECODE_FENCE_I bound to: 35'bzzz000000000000zzzzz001000000001111 
	Parameter NANORV32_DECODE_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz1101111 
	Parameter NANORV32_DECODE_LH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0000011 
	Parameter NANORV32_DECODE_C_BEQZ bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_BNEZ bound to: 35'bzzzzzzzzzzzzzzzzzzz111zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_LW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0000011 
	Parameter NANORV32_DECODE_ADD bound to: 35'bzzz0000000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_AUIPC bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0010111 
	Parameter NANORV32_DECODE_REM bound to: 35'bzzz0000001zzzzzzzzzz110zzzzz0110011 
	Parameter NANORV32_DECODE_LUI bound to: 35'bzzzzzzzzzzzzzzzzzzzzzzzzzzzz0110111 
	Parameter NANORV32_DECODE_BNE bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz1100011 
	Parameter NANORV32_DECODE_RDCYCLE bound to: 35'bzzz11000000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_RDTIMEH bound to: 35'bzzz11001000000100000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_SW bound to: 35'bzzzzzzzzzzzzzzzzzzz110zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_MULH bound to: 35'bzzz0000001zzzzzzzzzz001zzzzz0110011 
	Parameter NANORV32_DECODE_BGEU bound to: 35'bzzzzzzzzzzzzzzzzzzzz111zzzzz1100011 
	Parameter NANORV32_DECODE_C_LI bound to: 35'bz00zzzzzzzzzzzzzzzz010zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRETH bound to: 35'bzzz11001000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SLTIU bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0010011 
	Parameter NANORV32_DECODE_C_ADD bound to: 35'b0z0zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_JR bound to: 35'b1z0zzzzzzzzzzzzzzzz1000zzzzzzzzzz10 
	Parameter NANORV32_DECODE_C_SRAI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z01zzzzzzzz01 
	Parameter NANORV32_DECODE_SRAI bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_XOR bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz01zzz01 
	Parameter NANORV32_DECODE_MULHSU bound to: 35'bzzz0000001zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_LD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0000011 
	Parameter NANORV32_DECODE_SD bound to: 35'bzzzzzzzzzzzzzzzzzzzz011zzzzz0100011 
	Parameter NANORV32_DECODE_ORI bound to: 35'bzzzzzzzzzzzzzzzzzzzz110zzzzz0010011 
	Parameter NANORV32_DECODE_C_LW bound to: 35'bzzzzzzzzzzzzzzzzzzz010zzzzzzzzzzz00 
	Parameter NANORV32_DECODE_LB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0000011 
	Parameter NANORV32_DECODE_DIVU bound to: 35'bzzz0000001zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_ANDI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z10zzzzzzzz01 
	Parameter NANORV32_DECODE_SUB bound to: 35'bzzz0100000zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_RDCYCLEH bound to: 35'bzzz11001000000000000010zzzzz1110011 
	Parameter NANORV32_DECODE_SRA bound to: 35'bzzz0100000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_EBREAK bound to: 35'b1z1zzzzzzzzzzzzzzzz1001zzzzzzzzzz10 
	Parameter NANORV32_DECODE_BGE bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz1100011 
	Parameter NANORV32_DECODE_SLT bound to: 35'bzzz0000000zzzzzzzzzz010zzzzz0110011 
	Parameter NANORV32_DECODE_SRLI bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0010011 
	Parameter NANORV32_DECODE_C_SRLI bound to: 35'bzzzzzzzzzzzzzzzzzzz100z00zzzzzzzz01 
	Parameter NANORV32_DECODE_SW bound to: 35'bzzzzzzzzzzzzzzzzzzzz010zzzzz0100011 
	Parameter NANORV32_DECODE_REMU bound to: 35'bzzz0000001zzzzzzzzzz111zzzzz0110011 
	Parameter NANORV32_DECODE_SRL bound to: 35'bzzz0000000zzzzzzzzzz101zzzzz0110011 
	Parameter NANORV32_DECODE_C_NOP bound to: 35'b1z1zzzzzzzzzzzzzzzz000zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_SLTU bound to: 35'bzzz0000000zzzzzzzzzz011zzzzz0110011 
	Parameter NANORV32_DECODE_LHU bound to: 35'bzzzzzzzzzzzzzzzzzzzz101zzzzz0000011 
	Parameter NANORV32_DECODE_C_SUB bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz00zzz01 
	Parameter NANORV32_DECODE_SH bound to: 35'bzzzzzzzzzzzzzzzzzzzz001zzzzz0100011 
	Parameter NANORV32_DECODE_MUL bound to: 35'bzzz0000001zzzzzzzzzz000zzzzz0110011 
	Parameter NANORV32_DECODE_ADDI bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0010011 
	Parameter NANORV32_DECODE_C_LUI bound to: 35'bz00zzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_AND bound to: 35'bzzzzzzzzzzzzzzzzzzz100011zzz11zzz01 
	Parameter NANORV32_DECODE_SBREAK bound to: 35'bzzz000000000001zzzzz000000001110011 
	Parameter NANORV32_DECODE_SB bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz0100011 
	Parameter NANORV32_DECODE_DIV bound to: 35'bzzz0000001zzzzzzzzzz100zzzzz0110011 
	Parameter NANORV32_DECODE_BEQ bound to: 35'bzzzzzzzzzzzzzzzzzzzz000zzzzz1100011 
	Parameter NANORV32_DECODE_C_J bound to: 35'bzzzzzzzzzzzzzzzzzzz101zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_C_JAL bound to: 35'bzzzzzzzzzzzzzzzzzzz001zzzzzzzzzzz01 
	Parameter NANORV32_DECODE_RDINSTRET bound to: 35'bzzz11000000001000000010zzzzz1110011 
	Parameter NANORV32_DECODE_C_ADDI16SP bound to: 35'bz1zzzzzzzzzzzzzzzzz011zzzzzzzzzzz01 
	Parameter NANORV32_MUX_SEL_PC_NEXT_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS4 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_ALU_RES bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_COND_PC_PLUS_IMMSB_C bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_NEXT_PLUS2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_PC_BRANCH_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SIZE bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MSB bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_AND bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LSHIFT bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_EQ bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHU bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_XOR bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_SUB bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_SIGNED bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_LT_UNSIGNED bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ADD bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOOP bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REM bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MUL bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NEQ bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULH bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_RSHIFT bound to: 14 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_SIGNED bound to: 15 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_ARSHIFT bound to: 16 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_MULHSU bound to: 17 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_GE_UNSIGNED bound to: 18 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIVU bound to: 19 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_NOP bound to: 20 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_REMU bound to: 21 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_DIV bound to: 22 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_OP_OR bound to: 23 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SIZE bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_MSB bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_SHAMT bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_SWSP bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LUI bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM12HILO bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5 bound to: 5 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_CL bound to: 6 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM8_CIW bound to: 7 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20U bound to: 8 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM10CJ bound to: 9 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_16SP bound to: 10 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_IMM20UJ bound to: 11 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_RS2 bound to: 12 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTB_CIMM5_LWSP bound to: 13 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_PC_EXE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_ALU_PORTA_RS1 bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD_UNSIGNED bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_READ_BYTE_UNSIGNED bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_WORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_WRITE_NO bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_BYTE bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_HALFWORD bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_SIZE_WRITE_WORD bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_DATAMEM_READ_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C_P bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RD_C bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_C_X1 bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORTW_RS1_C_P bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_SIZE bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_MSB bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_4 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_CSR_RDATA bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_ALU bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_DATAMEM bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_SOURCE_PC_EXE_PLUS_2 bound to: 4 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_SIZE bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_MSB bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_YES bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_WRITE_NO bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_C_X2 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT1_RS1_C_P bound to: 3 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_SIZE bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_MSB bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_X0 bound to: 0 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C bound to: 1 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2 bound to: 2 - type: integer 
	Parameter NANORV32_MUX_SEL_REGFILE_PORT2_RS2_C_P bound to: 3 - type: integer 
	Parameter NANORV32_RESET_SEQ_START_ADDR bound to: 0 - type: integer 
	Parameter NANORV32_RESET_SEQ_STOP_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_START_ADDR bound to: 8 - type: integer 
	Parameter NANORV32_INT_ENTRY_CODE_STOP_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_START_ADDR bound to: 76 - type: integer 
	Parameter NANORV32_INT_EXIT_CODE_STOP_ADDR bound to: 128 - type: integer 
	Parameter NANORV32_SHAMT_FILL bound to: 27 - type: integer 
	Parameter NANORV32_PSTATE_BITS bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_MSB bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_RESET bound to: 0 - type: integer 
	Parameter NANORV32_PSTATE_CONT bound to: 1 - type: integer 
	Parameter NANORV32_PSTATE_BRANCH bound to: 2 - type: integer 
	Parameter NANORV32_PSTATE_WAITLD bound to: 3 - type: integer 
	Parameter NANORV32_J0_INSTRUCTION bound to: 111 - type: integer 
	Parameter NANORV32_CODE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter NANORV32_RAM_BASE_ADDRESS bound to: 536870912 - type: integer 
	Parameter NANORV32_PERIPH_BASE_ADDRESS bound to: -268435456 - type: integer 
	Parameter NANORV32_UROM_ADDR_BITS bound to: 6 - type: integer 
	Parameter NANORV32_UROM_ADDR_MSB bound to: 5 - type: integer 
	Parameter NANORV32_RET_INSTRUCTION bound to: 32871 - type: integer 
	Parameter NANORV32_X1_RA_RETI_MAGIC_VALUE bound to: -1 - type: integer 
	Parameter NANORV32_CSR_ADDR_CYCLEH bound to: 12'b110010000000 
	Parameter NANORV32_CSR_ADDR_INSTRETH bound to: 12'b110010000010 
	Parameter NANORV32_CSR_ADDR_TIMEH bound to: 12'b110010000001 
	Parameter NANORV32_CSR_ADDR_TIME bound to: 12'b110000000001 
	Parameter NANORV32_CSR_ADDR_INSTRET bound to: 12'b110000000010 
	Parameter NANORV32_CSR_ADDR_CYCLE bound to: 12'b110000000000 
	Parameter NANORV32_CSR_ADDR_BITS bound to: 12 - type: integer 
	Parameter NANORV32_CSR_ADDR_MSB bound to: 11 - type: integer 
	Parameter CHIP_PORT_A_WIDTH bound to: 16 - type: integer 
	Parameter CHIP_LIB bound to: 88'b0100110001001001010000100101111101011000010010010100110001001001010011100101100000110111 
INFO: [Synth 8-6157] synthesizing module 'std_pad' [/home/roba/perso/github/nanorv32/rtl/ips/std_pad.v:1]
INFO: [Synth 8-6157] synthesizing module 'stdiocell' [/home/roba/perso/github/nanorv32/libraries/local/stdiocell/v/stdiocell.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stdiocell' (45#1) [/home/roba/perso/github/nanorv32/libraries/local/stdiocell/v/stdiocell.v:1]
INFO: [Synth 8-6155] done synthesizing module 'std_pad' (46#1) [/home/roba/perso/github/nanorv32/rtl/ips/std_pad.v:1]
INFO: [Synth 8-6157] synthesizing module 'primitive_clock_start' [/home/roba/perso/github/nanorv32/rtl/chips/primitive_clock_start.v:1]
	Parameter LIB bound to: 88'b0100110001001001010000100101111101011000010010010100110001001001010011100101100000110111 
	Parameter NOT_IMPLEMENTED_IN_FPGA bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (47#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'primitive_clock_start' (48#1) [/home/roba/perso/github/nanorv32/rtl/chips/primitive_clock_start.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_io' (49#1) [/home/roba/perso/github/nanorv32/rtl/chips/top_io.v:31]
INFO: [Synth 8-6157] synthesizing module 'cpuctrl' [/home/roba/perso/github/nanorv32/rtl/ips/cpuctrl.v:1]
	Parameter CPUCTRL_NUMBER bound to: 16 - type: integer 
	Parameter CPUCTRL_MSB bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cpuctrl' (50#1) [/home/roba/perso/github/nanorv32/rtl/ips/cpuctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'nanorv32_clkgen' [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_clkgen_xilinx.v:33]
INFO: [Synth 8-6157] synthesizing module 'arty_mmcm' [/home/roba/perso/github/nanorv32/rtl/ips/clock_manager/arty_mmcm/arty_mmcm.v:69]
INFO: [Synth 8-6157] synthesizing module 'arty_mmcm_clk_wiz' [/home/roba/perso/github/nanorv32/rtl/ips/clock_manager/arty_mmcm/arty_mmcm_clk_wiz.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (51#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (52#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6155] done synthesizing module 'arty_mmcm_clk_wiz' (53#1) [/home/roba/perso/github/nanorv32/rtl/ips/clock_manager/arty_mmcm/arty_mmcm_clk_wiz.v:67]
INFO: [Synth 8-6155] done synthesizing module 'arty_mmcm' (54#1) [/home/roba/perso/github/nanorv32/rtl/ips/clock_manager/arty_mmcm/arty_mmcm.v:69]
INFO: [Synth 8-6155] done synthesizing module 'nanorv32_clkgen' (55#1) [/home/roba/perso/github/nanorv32/rtl/chips/nanorv32_clkgen_xilinx.v:33]
INFO: [Synth 8-6157] synthesizing module 'reset_generator' [/home/roba/perso/github/nanorv32/rtl/ips/reset_generator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'reset_generator' (56#1) [/home/roba/perso/github/nanorv32/rtl/ips/reset_generator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'chip' (57#1) [/home/roba/perso/github/nanorv32/rtl/chips/chip.v:35]
WARNING: [Synth 8-3917] design chip has port DBG0 driven by constant 0
WARNING: [Synth 8-3917] design chip has port DBG1 driven by constant 0
WARNING: [Synth 8-3917] design chip has port DBG2 driven by constant 0
WARNING: [Synth 8-3917] design chip has port DBG3 driven by constant 0
WARNING: [Synth 8-3917] design chip has port DBG4 driven by constant 0
WARNING: [Synth 8-3917] design chip has port DBG5 driven by constant 0
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_paddr[11]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_paddr[10]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_paddr[9]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_paddr[8]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_paddr[7]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_paddr[6]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_paddr[5]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_paddr[4]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_paddr[1]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_paddr[0]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[31]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[30]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[29]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[28]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[27]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[26]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[25]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[24]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[23]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[22]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[21]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[20]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[19]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[18]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[17]
WARNING: [Synth 8-3331] design cpuctrl has unconnected port apb_cpuctrl_pwdata[16]
WARNING: [Synth 8-3331] design stdiocell has unconnected port puen
WARNING: [Synth 8-3331] design stdiocell has unconnected port rst
WARNING: [Synth 8-3331] design top_io has unconnected port tap_pad_tdo_oe
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[15]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[14]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[13]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[12]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[11]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[10]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[9]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[8]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[7]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[6]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[5]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[4]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[3]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[2]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[1]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_ie[0]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[15]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[14]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[13]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[12]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[11]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[10]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[9]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[8]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[7]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[6]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[5]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[4]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[3]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[2]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[1]
WARNING: [Synth 8-3331] design port_mux has unconnected port pmux_pad_oe[0]
WARNING: [Synth 8-3331] design port_mux has unconnected port pad_uart_rx
WARNING: [Synth 8-3331] design port_mux has unconnected port uart_pad_tx
WARNING: [Synth 8-3331] design ahbmas_wbslv_top has unconnected port hclk
WARNING: [Synth 8-3331] design ahbmas_wbslv_top has unconnected port hresetn
WARNING: [Synth 8-3331] design ahbmas_wbslv_top has unconnected port hresp[1]
WARNING: [Synth 8-3331] design ahbmas_wbslv_top has unconnected port hresp[0]
WARNING: [Synth 8-3331] design ahbmas_wbslv_top has unconnected port sel_i[3]
WARNING: [Synth 8-3331] design ahbmas_wbslv_top has unconnected port sel_i[2]
WARNING: [Synth 8-3331] design ahbmas_wbslv_top has unconnected port sel_i[1]
WARNING: [Synth 8-3331] design ahbmas_wbslv_top has unconnected port sel_i[0]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[6]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[5]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[4]
WARNING: [Synth 8-3331] design adbg_jsp_biu has unconnected port wb_adr_i[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1838.703 ; gain = 234.406 ; free physical = 9339 ; free virtual = 46959
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.547 ; gain = 250.250 ; free physical = 9347 ; free virtual = 46967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.547 ; gain = 250.250 ; free physical = 9347 ; free virtual = 46967
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/roba/perso/github/nanorv32/synt/fpga/xilinx_constraints.xdc]
Finished Parsing XDC File [/home/roba/perso/github/nanorv32/synt/fpga/xilinx_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/roba/perso/github/nanorv32/synt/fpga/xilinx_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chip_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chip_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2047.141 ; gain = 0.000 ; free physical = 9222 ; free virtual = 46842
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2047.141 ; gain = 0.000 ; free physical = 9222 ; free virtual = 46842
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2047.141 ; gain = 442.844 ; free physical = 9328 ; free virtual = 46948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2047.141 ; gain = 442.844 ; free physical = 9328 ; free virtual = 46948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2047.141 ; gain = 442.844 ; free physical = 9328 ; free virtual = 46948
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'nanorv32_divide'
INFO: [Synth 8-802] inferred FSM for state register 'pstate_r_reg' in module 'nanorv32_flow_ctrl'
INFO: [Synth 8-4471] merging register 'pc_fetch_r_reg[31:0]' into 'pc_exe_r_reg[31:0]' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32.v:690]
INFO: [Synth 8-802] inferred FSM for state register 'TAP_state_reg' in module 'tap_top'
INFO: [Synth 8-5544] ROM "update_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pause_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_dr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_test_idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_logic_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'module_state_reg' in module 'adbg_wb_module'
INFO: [Synth 8-5544] ROM "addr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top_inhibit_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'module_state_reg' in module 'adbg_or1k_module'
INFO: [Synth 8-5544] ROM "addr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "top_inhibit_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crc_shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/roba/perso/github/nanorv32/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v:201]
INFO: [Synth 8-802] inferred FSM for state register 'rd_fsm_state_reg' in module 'adbg_jsp_biu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                               00 |                               00
               s_compute |                               01 |                               01
          s_setup_output |                               10 |                               10
                  s_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'nanorv32_divide'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
   NANORV32_PSTATE_RESET |                              001 |                               00
    NANORV32_PSTATE_CONT |                              010 |                               01
  NANORV32_PSTATE_BRANCH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pstate_r_reg' using encoding 'one-hot' in module 'nanorv32_flow_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'force_stall_pstate2_reg' [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_flow_ctrl.v:164]
WARNING: [Synth 8-6841] Block RAM (RAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE12 |                 0000000000000001 |                             1111
                 iSTATE3 |                 0000000000000010 |                             1100
                 iSTATE9 |                 0000000000000100 |                             0111
                 iSTATE0 |                 0000000000001000 |                             0100
                iSTATE13 |                 0000000000010000 |                             1110
                 iSTATE5 |                 0000000000100000 |                             1010
                 iSTATE8 |                 0000000001000000 |                             1001
                 iSTATE4 |                 0000000010000000 |                             1011
                iSTATE10 |                 0000000100000000 |                             1000
                 iSTATE2 |                 0000001000000000 |                             1101
                iSTATE11 |                 0000010000000000 |                             0110
                 iSTATE1 |                 0000100000000000 |                             0010
                 iSTATE6 |                 0001000000000000 |                             0001
                  iSTATE |                 0010000000000000 |                             0011
                 iSTATE7 |                 0100000000000000 |                             0000
                iSTATE14 |                 1000000000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TAP_state_reg' using encoding 'one-hot' in module 'tap_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE4 |                      00000000010 |                             0001
                 iSTATE1 |                      00000000100 |                             0010
                  iSTATE |                      00000001000 |                             0011
                 iSTATE0 |                      00000010000 |                             0100
                 iSTATE7 |                      00000100000 |                             1001
                iSTATE10 |                      00001000000 |                             0101
                 iSTATE9 |                      00010000000 |                             0110
                 iSTATE6 |                      00100000000 |                             0111
                 iSTATE3 |                      01000000000 |                             1010
                 iSTATE2 |                      10000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'module_state_reg' using encoding 'one-hot' in module 'adbg_wb_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE4 |                      00000000010 |                             0001
                 iSTATE1 |                      00000000100 |                             0010
                  iSTATE |                      00000001000 |                             0011
                 iSTATE0 |                      00000010000 |                             0100
                 iSTATE7 |                      00000100000 |                             1001
                iSTATE10 |                      00001000000 |                             0101
                 iSTATE9 |                      00010000000 |                             0110
                 iSTATE6 |                      00100000000 |                             0111
                 iSTATE3 |                      01000000000 |                             1010
                 iSTATE2 |                      10000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'module_state_reg' using encoding 'one-hot' in module 'adbg_or1k_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                 iSTATE2 |                             0010 |                               10
                  iSTATE |                             0100 |                               11
                 iSTATE0 |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_fsm_state_reg' using encoding 'one-hot' in module 'adbg_jsp_biu'
WARNING: [Synth 8-327] inferring latch for variable 'haddr_reg' [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [/home/roba/perso/github/nanorv32/wisbone_2_ahb/src/ahbmas_wbslv_top.v:141]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2047.141 ; gain = 442.844 ; free physical = 9309 ; free virtual = 46931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 13    
	   3 Input     32 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 80    
+---Registers : 
	               64 Bit    Registers := 3     
	               53 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 74    
	               16 Bit    Registers := 13    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 24    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 35    
	                3 Bit    Registers := 30    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 171   
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             512K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 138   
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 21    
	  16 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 57    
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	  83 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	  83 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 80    
	   3 Input      4 Bit        Muxes := 27    
	   4 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 58    
	  83 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 59    
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	  83 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 50    
	   5 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 8     
	  83 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 206   
	   4 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 16    
	  24 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 44    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nanorv32_prefetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module nanorv32_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  83 Input      5 Bit        Muxes := 1     
	  83 Input      4 Bit        Muxes := 1     
	  83 Input      3 Bit        Muxes := 4     
	  83 Input      2 Bit        Muxes := 4     
	  83 Input      1 Bit        Muxes := 5     
Module nanorv32_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 32    
Module nanorv32_divide 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module nanorv32_alumuldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  24 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module nanorv32_csr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module nanorv32_urom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module nanorv32_flow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 11    
Module nanorv32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module ahb_to_ssram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module bytewrite_ram_32bits 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module HastiBus 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module HastiSlaveMux 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
Module HastiToPociBridge 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PociBus 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input      5 Bit        Muxes := 1     
Module gpio_apb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module uart_periph 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module timer_periph 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module intr_periph 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module tap_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 6     
Module adbg_wb_biu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module adbg_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module adbg_wb_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 8     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 19    
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
Module adbg_or1k_status_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module adbg_or1k_biu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module adbg_or1k_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 19    
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 5     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module syncflop 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module syncreg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module bytefifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module adbg_jsp_biu 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module adbg_jsp_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 14    
Module adbg_top 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module ahbmas_wbslv_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cpuctrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module reset_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/roba/perso/github/nanorv32/rtl/cores/nanorv32_alumuldiv.v:61]
DSP Report: Generating DSP mul_res_tmp, operation Mode is: A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
WARNING: [Synth 8-3917] design chip has port DBG0 driven by constant 0
WARNING: [Synth 8-3917] design chip has port DBG1 driven by constant 0
WARNING: [Synth 8-3917] design chip has port DBG2 driven by constant 0
WARNING: [Synth 8-3917] design chip has port DBG3 driven by constant 0
WARNING: [Synth 8-3917] design chip has port DBG4 driven by constant 0
WARNING: [Synth 8-3917] design chip has port DBG5 driven by constant 0
WARNING: [Synth 8-6841] Block RAM (RAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/wr_module_state_reg[2]' (FDC) to 'U_ADBG_TOP/i_dbg_jsp/rd_module_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/reg_dlab_bit_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/\wr_fsm_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/\FSM_onehot_rd_fsm_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_wb/wb_biu_i/err_reg_reg)
INFO: [Synth 8-3886] merging instance 'U_WB2AHB/hburst_reg[0]' (FDRE) to 'U_WB2AHB/hburst_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_WB2AHB/hburst_reg[1]' (FDRE) to 'U_WB2AHB/hburst_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_WB2AHB/hburst_reg[2]' (FDRE) to 'U_WB2AHB/hsize_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_WB2AHB/hsize_reg[0]' (FDRE) to 'U_WB2AHB/hsize_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_WB2AHB/\hsize_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_WB2AHB/\hsize_reg[2] )
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/rd_module_state_reg[3]' (FDC) to 'U_ADBG_TOP/i_dbg_jsp/rd_module_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/\rd_module_state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (force_stall_pstate2_reg) is unused and will be removed from module nanorv32_flow_ctrl.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rd_fsm_state_reg[3]) is unused and will be removed from module adbg_jsp_biu.
WARNING: [Synth 8-3332] Sequential element (haddr_reg[23]) is unused and will be removed from module ahbmas_wbslv_top.
WARNING: [Synth 8-3332] Sequential element (haddr_reg[22]) is unused and will be removed from module ahbmas_wbslv_top.
WARNING: [Synth 8-3332] Sequential element (haddr_reg[21]) is unused and will be removed from module ahbmas_wbslv_top.
WARNING: [Synth 8-3332] Sequential element (haddr_reg[20]) is unused and will be removed from module ahbmas_wbslv_top.
WARNING: [Synth 8-3332] Sequential element (haddr_reg[19]) is unused and will be removed from module ahbmas_wbslv_top.
WARNING: [Synth 8-3332] Sequential element (haddr_reg[18]) is unused and will be removed from module ahbmas_wbslv_top.
WARNING: [Synth 8-3332] Sequential element (haddr_reg[17]) is unused and will be removed from module ahbmas_wbslv_top.
WARNING: [Synth 8-3332] Sequential element (haddr_reg[16]) is unused and will be removed from module ahbmas_wbslv_top.
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[31]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[31]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[30]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[30]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[29]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[29]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[28]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[28]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[27]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[27]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[26]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[26]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[25]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[25]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[24]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[24]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[23]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[23]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[22]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[22]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[21]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[21]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[20]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[20]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[19]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[19]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[18]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[18]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[17]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[17]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[16]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[16]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[15]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[15]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[14]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[14]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[13]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[13]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[12]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[12]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[11]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[11]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[10]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[10]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[9]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[9]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[8]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[8]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg5_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg1_reg[7] )
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg0_reg[7]' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg6_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[7]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[7]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg1_reg[6] )
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg0_reg[6]' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg6_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[6]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[6]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg1_reg[5] )
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg0_reg[5]' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg6_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[5]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[5]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg1_reg[4] )
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg0_reg[4]' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg6_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[4]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[4]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg1_reg[3] )
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg0_reg[3]' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg6_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[3]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[3]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg1_reg[2] )
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg0_reg[2]' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg6_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[2]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg)
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[2]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/rdy_sync_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg1_reg[1] )
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg0_reg[1]' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg6_reg[7]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[1]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[1]' (FDCE) to 'U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/data_out_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg1_reg[0] )
INFO: [Synth 8-3886] merging instance 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg0_reg[0]' (FDCE) to 'U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/reg6_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiBus/\skb_hsize_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiBus_2/\skb_hsize_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_ahbmatrix/xbar/HastiBus/skb_hsize_reg[2]' (FDE) to 'u_ahbmatrix/xbar/HastiBus/skb_hsize_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ahbmatrix/xbar/HastiBus_2/skb_hsize_reg[2]' (FDE) to 'u_ahbmatrix/xbar/HastiBus_2/skb_hsize_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ahbmatrix/xbar/HastiBus_1/skb_hsize_reg[2]' (FDE) to 'u_ahbmatrix/xbar/HastiBus_1/skb_htrans_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiBus/\skb_hsize_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_ahbmatrix/xbar/HastiBus_2/skb_hsize_reg[0]' (FDE) to 'u_ahbmatrix/xbar/HastiBus_2/skb_hwrite_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/\data_out_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/\data_out_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[9]' (FDC) to 'U_GPIO/gpio_in_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[8]' (FDC) to 'U_GPIO/gpio_in_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[7]' (FDC) to 'U_GPIO/gpio_in_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[10]' (FDC) to 'U_GPIO/gpio_in_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[11]' (FDC) to 'U_GPIO/gpio_in_m_reg[15]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[15]' (FDC) to 'U_GPIO/gpio_in_m_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[3]' (FDC) to 'U_GPIO/gpio_in_m_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[4]' (FDC) to 'U_GPIO/gpio_in_m_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[13]' (FDC) to 'U_GPIO/gpio_in_m_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[2]' (FDC) to 'U_GPIO/gpio_in_m_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[12]' (FDC) to 'U_GPIO/gpio_in_m_reg[14]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[14]' (FDC) to 'U_GPIO/gpio_in_m_reg[6]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[6]' (FDC) to 'U_GPIO/gpio_in_m_reg[5]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[5]' (FDC) to 'U_GPIO/gpio_in_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_m_reg[0]' (FDC) to 'U_GPIO/gpio_in_m_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_GPIO/\gpio_in_m_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_ahbmatrix/xbar/HastiBus_2/skb_htrans_reg[0]' (FDE) to 'u_ahbmatrix/xbar/HastiBus_2/skb_hwrite_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiBus_2/skb_hwrite_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiBus_1/\skb_htrans_reg[0] )
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_r_reg[9]' (FDC) to 'U_GPIO/gpio_in_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_r_reg[8]' (FDC) to 'U_GPIO/gpio_in_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_r_reg[7]' (FDC) to 'U_GPIO/gpio_in_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'U_GPIO/gpio_in_r_reg[10]' (FDC) to 'U_GPIO/gpio_in_m_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rd_fifo/\reg6_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R120_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R111_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R120_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R120_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R111_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R120_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_ADBG_TOP/i_dbg_cpu_2/or1k_biu_i/rdy_sync_tff2q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux/R125_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R74_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/R125_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R74_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/R125_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_GPIO/\gpio_in_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_1/\R148_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ahbmatrix/xbar/HastiSlaveMux_2/\R148_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:20 . Memory (MB): peak = 2047.141 ; gain = 442.844 ; free physical = 9251 ; free virtual = 46884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bytewrite_ram_32bits: | RAM_reg    | 16 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
|bytewrite_ram_32bits: | RAM_reg    | 16 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|nanorv32_alumuldiv | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nanorv32_alumuldiv | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nanorv32_alumuldiv | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nanorv32_alumuldiv | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/i_0/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/i_0/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 2047.141 ; gain = 442.844 ; free physical = 9115 ; free virtual = 46748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 2098.188 ; gain = 493.891 ; free physical = 9052 ; free virtual = 46685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bytewrite_ram_32bits: | RAM_reg    | 16 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
|bytewrite_ram_32bits: | RAM_reg    | 16 K x 32(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 16     | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm0/U_RAM/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_tcm1/U_RAM/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:58 ; elapsed = 00:03:03 . Memory (MB): peak = 2098.188 ; gain = 493.891 ; free physical = 9053 ; free virtual = 46686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:59 ; elapsed = 00:03:04 . Memory (MB): peak = 2104.125 ; gain = 499.828 ; free physical = 9054 ; free virtual = 46687
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:59 ; elapsed = 00:03:04 . Memory (MB): peak = 2104.125 ; gain = 499.828 ; free physical = 9054 ; free virtual = 46687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:03:06 . Memory (MB): peak = 2104.125 ; gain = 499.828 ; free physical = 9053 ; free virtual = 46686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |   276|
|3     |DSP48E1    |     4|
|4     |LUT1       |   109|
|5     |LUT2       |   927|
|6     |LUT3       |   630|
|7     |LUT4       |   906|
|8     |LUT5       |   895|
|9     |LUT6       |  3407|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   326|
|12    |MUXF8      |    64|
|13    |RAMB36E1   |    32|
|14    |FDCE       |  2255|
|15    |FDPE       |   150|
|16    |FDRE       |   398|
|17    |FDSE       |    41|
|18    |LD         |    56|
|19    |IBUF       |    22|
|20    |OBUF       |     8|
|21    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------+------------------------+------+
|      |Instance                   |Module                  |Cells |
+------+---------------------------+------------------------+------+
|1     |top                        |                        | 10512|
|2     |  U_NANORV32_PIL           |nanorv32_pil            |  6745|
|3     |    U_CPU                  |nanorv32                |  6745|
|4     |      U_PREFETCH_BUFFER    |nanorv32_prefetch       |   337|
|5     |      U_DECODER            |nanorv32_decoder        |   292|
|6     |      U_REG_FILE           |nanorv32_regfile        |  3068|
|7     |      U_ALU                |nanorv32_alumuldiv      |  1972|
|8     |        u_div              |nanorv32_divide         |  1014|
|9     |      U_CSR                |nanorv32_csr            |   263|
|10    |      U_FLOW_CTRL          |nanorv32_flow_ctrl      |    55|
|11    |        U_MICRO_ROM        |nanorv32_urom           |    21|
|12    |  u_tcm0                   |cmsdk_ahb_ram__1        |    62|
|13    |    U_AHB_TO_SSRAM         |ahb_to_ssram__1         |    46|
|14    |    U_RAM                  |bytewrite_ram_32bits__1 |    16|
|15    |  u_tcm1                   |cmsdk_ahb_ram           |    62|
|16    |    U_AHB_TO_SSRAM         |ahb_to_ssram            |    46|
|17    |    U_RAM                  |bytewrite_ram_32bits    |    16|
|18    |  u_ahbmatrix              |Ahbmli                  |  1146|
|19    |    xbar                   |HastiXbar               |  1146|
|20    |      HastiBus             |HastiBus__1             |   134|
|21    |      HastiBus_1           |HastiBus__2             |   137|
|22    |      HastiBus_2           |HastiBus                |    99|
|23    |      HastiSlaveMux        |HastiSlaveMux__1        |   256|
|24    |      HastiSlaveMux_1      |HastiSlaveMux__2        |   260|
|25    |      HastiSlaveMux_2      |HastiSlaveMux           |   260|
|26    |  U_APB_BRIDGE             |Apbbridge               |    94|
|27    |    bridge                 |HastiToPociBridge       |    25|
|28    |    apbbus                 |PociBus                 |    69|
|29    |  U_GPIO                   |gpio_apb                |    66|
|30    |  U_USART                  |uart_wrapper            |   418|
|31    |    U_UART                 |uart_periph             |   415|
|32    |      u1_uart              |uart                    |   337|
|33    |  U_TIMER                  |timer_wrapper           |   259|
|34    |    U_TIMER                |timer_periph            |   256|
|35    |  U_INTC                   |nanorv32_intc           |    45|
|36    |    U_INTR_PERIPH          |intr_periph             |    42|
|37    |  U_TAP_TOP                |tap_top                 |   124|
|38    |  U_ADBG_TOP               |adbg_top                |  1316|
|39    |    i_dbg_wb               |adbg_wb_module          |   609|
|40    |      wb_biu_i             |adbg_wb_biu             |   187|
|41    |      wb_crc_i             |adbg_crc32__1           |    65|
|42    |    i_dbg_cpu_or1k         |adbg_or1k_module__1     |   230|
|43    |      or1k_statusreg_i     |adbg_or1k_status_reg__1 |     4|
|44    |      or1k_biu_i           |adbg_or1k_biu__1        |     2|
|45    |      or1k_crc_i           |adbg_crc32__2           |    65|
|46    |    i_dbg_cpu_2            |adbg_or1k_module        |   230|
|47    |      or1k_statusreg_i     |adbg_or1k_status_reg    |     4|
|48    |      or1k_biu_i           |adbg_or1k_biu           |     2|
|49    |      or1k_crc_i           |adbg_crc32              |    65|
|50    |    i_dbg_jsp              |adbg_jsp_module         |   183|
|51    |      jsp_biu_i            |adbg_jsp_biu            |    93|
|52    |        wen_sff            |syncflop__1             |     6|
|53    |        ren_sff            |syncflop__2             |     6|
|54    |        freespace_syncreg  |syncreg__1              |    24|
|55    |          strobe_sff       |syncflop__5             |     4|
|56    |          ack_sff          |syncflop__4             |     6|
|57    |        bytesavail_syncreg |syncreg                 |    24|
|58    |          strobe_sff       |syncflop__3             |     4|
|59    |          ack_sff          |syncflop                |     6|
|60    |        wr_fifo            |bytefifo__1             |    12|
|61    |        rd_fifo            |bytefifo                |     9|
|62    |  U_WB2AHB                 |ahbmas_wbslv_top        |    96|
|63    |  U_TOP_IO                 |top_io                  |     4|
|64    |    U_PA0                  |std_pad__1              |     0|
|65    |      U_PAD                |stdiocell__1            |     0|
|66    |    U_PA1                  |std_pad__2              |     0|
|67    |      U_PAD                |stdiocell__2            |     0|
|68    |    U_PA2                  |std_pad__3              |     0|
|69    |      U_PAD                |stdiocell__3            |     0|
|70    |    U_PA3                  |std_pad__4              |     0|
|71    |      U_PAD                |stdiocell__4            |     0|
|72    |    U_PA4                  |std_pad__5              |     0|
|73    |      U_PAD                |stdiocell__5            |     0|
|74    |    U_PA5                  |std_pad__6              |     0|
|75    |      U_PAD                |stdiocell__6            |     0|
|76    |    U_PA6                  |std_pad__7              |     0|
|77    |      U_PAD                |stdiocell__7            |     0|
|78    |    U_PA7                  |std_pad__8              |     0|
|79    |      U_PAD                |stdiocell__8            |     0|
|80    |    U_PA8                  |std_pad__9              |     0|
|81    |      U_PAD                |stdiocell__9            |     0|
|82    |    U_PA9                  |std_pad__10             |     0|
|83    |      U_PAD                |stdiocell__10           |     0|
|84    |    U_PA10                 |std_pad__11             |     0|
|85    |      U_PAD                |stdiocell__11           |     0|
|86    |    U_PA11                 |std_pad__12             |     0|
|87    |      U_PAD                |stdiocell__12           |     0|
|88    |    U_PA12                 |std_pad__13             |     0|
|89    |      U_PAD                |stdiocell__13           |     0|
|90    |    U_PA13                 |std_pad__14             |     0|
|91    |      U_PAD                |stdiocell__14           |     0|
|92    |    U_PA14                 |std_pad__15             |     0|
|93    |      U_PAD                |stdiocell__15           |     0|
|94    |    U_PA15                 |std_pad__16             |     0|
|95    |      U_PAD                |stdiocell__16           |     0|
|96    |    U_TDI                  |std_pad__17             |     0|
|97    |      U_PAD                |stdiocell__17           |     0|
|98    |    U_TDO                  |std_pad__18             |     2|
|99    |      U_PAD                |stdiocell__18           |     1|
|100   |    U_TMS                  |std_pad__19             |     0|
|101   |      U_PAD                |stdiocell__19           |     0|
|102   |    U_TCK                  |std_pad                 |     0|
|103   |      U_PAD                |stdiocell               |     0|
|104   |    U_PCS_TCK              |primitive_clock_start   |     1|
|105   |  U_CPUCTRL                |cpuctrl                 |    34|
|106   |  U_CLK_GEN                |nanorv32_clkgen         |     5|
|107   |    U_MCM                  |arty_mmcm               |     5|
|108   |      inst                 |arty_mmcm_clk_wiz       |     5|
|109   |  U_RESET_GEN              |reset_generator         |     3|
+------+---------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:03:06 . Memory (MB): peak = 2104.125 ; gain = 499.828 ; free physical = 9053 ; free virtual = 46686
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 287 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:58 ; elapsed = 00:03:03 . Memory (MB): peak = 2104.125 ; gain = 307.234 ; free physical = 9112 ; free virtual = 46745
Synthesis Optimization Complete : Time (s): cpu = 00:03:01 ; elapsed = 00:03:06 . Memory (MB): peak = 2104.133 ; gain = 499.828 ; free physical = 9112 ; free virtual = 46745
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 759 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/roba/perso/github/nanorv32/synt/fpga/xilinx_constraints.xdc]
Finished Parsing XDC File [/home/roba/perso/github/nanorv32/synt/fpga/xilinx_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2136.141 ; gain = 0.000 ; free physical = 9061 ; free virtual = 46694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LD => LDCE: 56 instances

INFO: [Common 17-83] Releasing license: Synthesis
445 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 2136.141 ; gain = 747.852 ; free physical = 9198 ; free virtual = 46831
# set outputDir ./rpt
# file mkdir $outputDir
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt
# check_timing -override_defaults loops -verbose > post_synt_loops.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul 17 09:24:52 2020
| Host         : icserver02 running 64-bit Ubuntu 18.04.4 LTS
| Command      : check_timing -override_defaults loops -verbose
| Design       : chip
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------


check_timing report

Table of Contents
-----------------
1. checking loops

1. checking loops
-----------------
 There are 0 combinational loops in the design.


# set_clock_groups -asynchronous -group {clk_in clk_50m_arty_mmcm} -group {TCK}
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA0 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA1 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA10 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA11 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA12 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA13 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA14 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA15 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA2 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA3 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA4 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA5 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA6 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA7 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA8 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PA9 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port TCK expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port TDI expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port TDO expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port TMS expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 20 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2489.652 ; gain = 102.656 ; free physical = 8917 ; free virtual = 46550

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 166f345bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.652 ; gain = 0.000 ; free physical = 8917 ; free virtual = 46550

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 54 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d0f1c7c

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2509.637 ; gain = 0.000 ; free physical = 8839 ; free virtual = 46472
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 45 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fd02801e

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2509.637 ; gain = 0.000 ; free physical = 8839 ; free virtual = 46472
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1456ebade

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2509.637 ; gain = 0.000 ; free physical = 8839 ; free virtual = 46472
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 16 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1456ebade

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2509.637 ; gain = 0.000 ; free physical = 8839 ; free virtual = 46472
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1456ebade

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2509.637 ; gain = 0.000 ; free physical = 8839 ; free virtual = 46472
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1456ebade

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2509.637 ; gain = 0.000 ; free physical = 8839 ; free virtual = 46472
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              45  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              16  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2509.637 ; gain = 0.000 ; free physical = 8839 ; free virtual = 46472
Ending Logic Optimization Task | Checksum: 188d0fcc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2509.637 ; gain = 0.000 ; free physical = 8839 ; free virtual = 46472

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.696 | TNS=-1930.470 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 188d0fcc5

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2670.234 ; gain = 0.000 ; free physical = 8815 ; free virtual = 46448
Ending Power Optimization Task | Checksum: 188d0fcc5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2670.234 ; gain = 160.598 ; free physical = 8826 ; free virtual = 46459

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 188d0fcc5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.234 ; gain = 0.000 ; free physical = 8826 ; free virtual = 46459

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.234 ; gain = 0.000 ; free physical = 8826 ; free virtual = 46459
Ending Netlist Obfuscation Task | Checksum: 188d0fcc5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.234 ; gain = 0.000 ; free physical = 8826 ; free virtual = 46459
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2670.234 ; gain = 283.238 ; free physical = 8826 ; free virtual = 46459
# reportCriticalPaths $outputDir/post_opt_critpath_report.csv
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[32]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[60]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[61]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[34]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[38]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[39]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[42]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[43]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[46]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[47]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[50]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[51]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[54]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[55]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[58]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[59]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[62]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[63]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[34]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[37]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[38]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[41]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[42]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[45]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[46]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[49]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[50]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[53]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[54]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[57]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[58]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[61]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[62]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[36]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[39]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[40]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[43]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[44]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[47]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[48]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[51]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[52]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[55]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[56]/D}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[59]/C --> U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[60]/D}}'.
CSV file ./rpt/post_opt_critpath_report.csv has been created.

# check_timing -override_defaults loops -verbose > post_opt_loops.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul 17 09:25:01 2020
| Host         : icserver02 running 64-bit Ubuntu 18.04.4 LTS
| Command      : check_timing -override_defaults loops -verbose
| Design       : chip
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------


check_timing report

Table of Contents
-----------------
1. checking loops

1. checking loops
-----------------
 There are 0 combinational loops in the design.


# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[11].regfile_reg[11][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[19].regfile_reg[19][30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile_reg[28][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile_reg[28][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[30].regfile_reg[30][31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile_reg[7][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile_reg[7][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port TCK expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port TDI expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port TDO expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port TMS expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 26 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8807 ; free virtual = 46440
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15e3ab167

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8807 ; free virtual = 46440
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8807 ; free virtual = 46440

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 101180e00

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8809 ; free virtual = 46442

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 196b737c3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8804 ; free virtual = 46437

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 196b737c3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8804 ; free virtual = 46437
Phase 1 Placer Initialization | Checksum: 196b737c3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8804 ; free virtual = 46437

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ef099e9e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8799 ; free virtual = 46432

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[4] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[4]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[6] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[6]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[8] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[8]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[10] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[10]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[3] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[3]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[9] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[9]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[3] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[3]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[7] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[7]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[5] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[5]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[15] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[15]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[7] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[7]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[11] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[11]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[2] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[2]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[13] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[13]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[12] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[12]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[9] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[9]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[14] could not be optimized because driver u_tcm0/U_AHB_TO_SSRAM/ahb_sram_addr[14]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[15] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[15]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[2] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[2]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[13] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[13]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[8] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[8]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[4] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[4]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[6] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[6]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[14] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[14]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[11] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[11]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[5] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[5]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[10] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[10]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[12] could not be optimized because driver u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[12]_INST_0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8786 ; free virtual = 46419

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1fcd62ed8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8785 ; free virtual = 46418
Phase 2.2 Global Placement Core | Checksum: 1f377b220

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8785 ; free virtual = 46418
Phase 2 Global Placement | Checksum: 1f377b220

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8787 ; free virtual = 46420

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 221078d36

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8786 ; free virtual = 46419

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26075ed1d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8784 ; free virtual = 46418

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25cbb1e3c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8784 ; free virtual = 46418

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27d32e8a4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8784 ; free virtual = 46418

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2121698e9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8785 ; free virtual = 46418

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 110be3441

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8772 ; free virtual = 46406

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 129fca793

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8773 ; free virtual = 46406

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14984d16b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8773 ; free virtual = 46406

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14628c29e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8772 ; free virtual = 46405
Phase 3 Detail Placement | Checksum: 14628c29e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8772 ; free virtual = 46405

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19be4f3bb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[31].regfile[31][31]_i_3_n_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19be4f3bb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8768 ; free virtual = 46401
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.396. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 143e911b3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8742 ; free virtual = 46375
Phase 4.1 Post Commit Optimization | Checksum: 143e911b3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8771 ; free virtual = 46404

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 143e911b3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8773 ; free virtual = 46406

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 143e911b3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8773 ; free virtual = 46406

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8773 ; free virtual = 46406
Phase 4.4 Final Placement Cleanup | Checksum: 113445f1b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8773 ; free virtual = 46406
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 113445f1b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8772 ; free virtual = 46405
Ending Placer Task | Checksum: a93e02fd

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8772 ; free virtual = 46405
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2696.246 ; gain = 26.012 ; free physical = 8784 ; free virtual = 46417
# report_clock_utilization -file $outputDir/clock_util.rpt
# check_timing -override_defaults loops -verbose > post_place_loops.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul 17 09:25:41 2020
| Host         : icserver02 running 64-bit Ubuntu 18.04.4 LTS
| Command      : check_timing -override_defaults loops -verbose
| Design       : chip
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------


check_timing report

Table of Contents
-----------------
1. checking loops

1. checking loops
-----------------
 There are 0 combinational loops in the design.


# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8754 ; free virtual = 46387

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.396 | TNS=-4020.905 |
Phase 1 Physical Synthesis Initialization | Checksum: fddd502e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8761 ; free virtual = 46394
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.396 | TNS=-4020.905 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 61 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/dec_rs1[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/regfile_port2[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_ALU/p_0_in1_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/regfile_port2[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r[1]. Replicated 3 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/rd_tmp[20]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/regfile_port1[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_ALU/p_0_in3_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r[0]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_ALU/p_0_in1_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/rd_tmp[19]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r[1]_repN_1. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/regfile_port2[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/dec_rs1[0]_repN. Replicated 2 times.
INFO: [Physopt 32-76] Pass 3. Identified 34 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/regfile_port1[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/p_6_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_ALU/p_0_in3_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_porta[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_DECODER_i_18_n_1. Replicated 2 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/regfile_port2[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_DECODER_i_31_n_1. Replicated 2 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/stall_exe was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_ALU/p_0_in1_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 11 nets. Created 19 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 11 nets or cells. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.276 | TNS=-3840.573 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8752 ; free virtual = 46385
Phase 2 Fanout Optimization | Checksum: 1b2264fbe

Time (s): cpu = 00:01:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8752 ; free virtual = 46385

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/regfile_port1[1].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_4
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/p_6_in.  Re-placed instance U_NANORV32_PIL/U_CPU/U_DECODER_i_26
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/rd_tmp[23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_24
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/p_0_in3_out.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_47
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/alu_porta[31].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[1].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[1]_INST_0
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/pc_next_sel[1]_INST_0_i_3_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER/pc_next_sel[1]_INST_0_i_3
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port2_sel[1]_INST_0_i_5_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port2_sel[1]_INST_0_i_5
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][6].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][6]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_17_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_17
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_39_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_39
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_5_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_5
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/mul_a0[0].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1_i_17
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[1]_INST_0_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[1]_INST_0_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[6]_INST_0_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[6]_INST_0_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[17].regfile[17][23]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[17].regfile[17][23]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_9_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_9
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_161_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_161
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_96_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_96
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[17].regfile_reg[17][23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[17].regfile_reg[17][23]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[15]_INST_0_i_17_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[15]_INST_0_i_17
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[11]_INST_0_i_17_n_1.  Re-placed instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[11]_INST_0_i_17
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[7]_INST_0_i_16_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[7]_INST_0_i_16
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_8_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_8
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_7_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_7
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile[28][23]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile[28][23]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile_reg[28][23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile_reg[28][23]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_13_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_13
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_14_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_14
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[3].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[3]_INST_0
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/p_0_in1_out.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_48
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU_i_67_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU_i_67
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/alu_portb[31].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU_i_33
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/dec_immsb2[4].  Re-placed instance U_NANORV32_PIL/U_CPU/U_DECODER_i_3
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_5_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_5
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_2_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_2
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][13].  Re-placed instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][13]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/mul_b0[0].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_42
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[3]_INST_0_i_3_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[3]_INST_0_i_3
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[29]_INST_0_i_2_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[29]_INST_0_i_2
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/rd_tmp[29].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_18
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_17_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_17
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[29].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[29]_INST_0
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[29]_INST_0_i_2_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[29]_INST_0_i_2
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[29]_INST_0_i_7_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[29]_INST_0_i_7
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile[28][29]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile[28][29]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_157_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_157
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_88_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_88
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile_reg[28][29].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile_reg[28][29]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile[7][23]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile[7][23]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile_reg[7][23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile_reg[7][23]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_17_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_17
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[29]_INST_0_i_5_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[29]_INST_0_i_5
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile[7][29]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile[7][29]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile_reg[7][29].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile_reg[7][29]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][6].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][6]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[6]_INST_0_i_2_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[6]_INST_0_i_2
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[25].regfile[25][23]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[25].regfile[25][23]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[25].regfile_reg[25][23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[25].regfile_reg[25][23]
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[2]_INST_0_i_14_n_1.  Re-placed instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[2]_INST_0_i_14
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[3].regfile[3][23]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[3].regfile[3][23]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[3].regfile_reg[3][23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[3].regfile_reg[3][23]
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[31]_INST_0_i_22_n_1.  Re-placed instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[31]_INST_0_i_22
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile[6][23]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile[6][23]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][23]
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_23_n_1.  Re-placed instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_23
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[14].regfile[14][23]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[14].regfile[14][23]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[14].regfile_reg[14][23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[14].regfile_reg[14][23]
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_22_n_1.  Re-placed instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_22
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/p_1_in[23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[31].regfile[31][23]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[31].regfile_reg[31][23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[31].regfile_reg[31][23]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/rd_tmp[0].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_47
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[0]_INST_0_i_15_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[0]_INST_0_i_15
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[0]_INST_0_i_2_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[0]_INST_0_i_2
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[19].regfile[19][0]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[19].regfile[19][0]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_140_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_140
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[19].regfile_reg[19][0].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[19].regfile_reg[19][0]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/regfile_port1[2].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_3
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/rvc_to_rv32_reg0_return[2].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER_i_28
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31]_INST_0_i_1
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/dec_rd[3].  Re-placed instance U_NANORV32_PIL/U_CPU/U_DECODER_i_22
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[0].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[0]_INST_0
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0_i_4_n_1.  Re-placed instance U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0_i_4
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][4].  Re-placed instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][4]
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][10].  Re-placed instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][10]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][6].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][6]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[0]_INST_0_i_4_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[0]_INST_0_i_4
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[10]_INST_0_i_2_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[10]_INST_0_i_2
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[4]_INST_0_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[4]_INST_0_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[30].regfile[30][23]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[30].regfile[30][23]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[30].regfile_reg[30][23].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[30].regfile_reg[30][23]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/p_1_in[0].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[31].regfile[31][0]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[31].regfile_reg[31][0].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[31].regfile_reg[31][0]
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[2].regfile[2][0]_i_1_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[2].regfile[2][0]_i_1
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[2].regfile_reg[2][0].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[2].regfile_reg[2][0]
INFO: [Physopt 32-663] Processed net U_NANORV32_PIL/U_CPU/rd_tmp[6].  Re-placed instance U_NANORV32_PIL/U_CPU/U_REG_FILE_i_41
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[6].  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[6]_INST_0
INFO: [Physopt 32-662] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[6]_INST_0_i_5_n_1.  Did not re-place instance U_NANORV32_PIL/U_CPU/U_ALU/alu_res[6]_INST_0_i_5
INFO: [Physopt 32-661] Optimized 13 nets.  Re-placed 13 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 13 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.185 | TNS=-3735.460 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8751 ; free virtual = 46385
Phase 3 Placement Based Optimization | Checksum: 187298ad8

Time (s): cpu = 00:01:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8751 ; free virtual = 46384

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 37 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_96_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/rvc_to_rv32_reg0_return[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/pc_next_sel[1]_INST_0_i_3_n_1. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_DECODER/instruction_r[3] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/branch_taken. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_87_n_1. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_170_n_1 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/force_stall_pstate. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/force_stall_pstate_INST_0_i_1_n_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/stall_exe. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_40_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_88_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net u_ahbmatrix/xbar/HastiBus_2/io_slaves_0_hsel. Rewired (signal push) u_ahbmatrix/xbar/HastiBus_2/io_slaves_2_haddr[29] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_101_n_1. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_REG_FILE_i_162_n_1 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_102_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_94_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_89_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_5_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_95_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_47_n_1. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_143_n_1 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_106_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[1]_INST_0_i_3_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_51_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_119_n_1. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_194_n_1 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_103_n_1. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_183_n_1 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[6]. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/addr[4] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_109_n_1. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_186_n_1 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_ALU/alu_res[31]_INST_0_i_31_n_1. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__3[63] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[10]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_41_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/htransi. Rewired (signal push) U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/haddri_r0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/p_1_in. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_DECODER_i_18_n_1_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_ahbmatrix/xbar/HastiBus_2/io_slaves_1_hsel_INST_0_i_1_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_105_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 7 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/pc_next_sel[1]_INST_0_i_3_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/stall_exe. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_40_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_136_n_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_ahbmatrix/xbar/HastiBus_2/io_slaves_0_hsel. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net U_NANORV32_PIL/U_CPU/rvc_to_rv32_reg0_return[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 12 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 12 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8752 ; free virtual = 46385
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.185 | TNS=-3599.282 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8752 ; free virtual = 46385
Phase 4 Rewire | Checksum: 1876fa36f

Time (s): cpu = 00:02:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 8752 ; free virtual = 46385

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_portb[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port2_sel[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port2_sel[1]_INST_0_i_1_n_1. Replicated 1 times.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][0]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][0] was replaced.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_portb[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/rd_tmp[19]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_102_n_1. Net driver U_NANORV32_PIL/U_CPU/U_REG_FILE_i_102 was replaced.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/alu_portb[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port2_sel[1]_INST_0_i_5_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/pc_next_sel[1]_INST_0_i_3_n_1. Replicated 1 times.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][4]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][4] was replaced.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][5]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][5] was replaced.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port2_sel[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[0]_INST_0_i_1_n_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/rd_tmp[20]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE_i_162_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_portb[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/alu_portb[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_ALU_i_67_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/dec_immsb2[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_5_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_2_n_1. Net driver U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_2 was replaced.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][12]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][12] was replaced.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_portb[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][12]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][12] was replaced.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][0]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][0] was replaced.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][5]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][5] was replaced.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[19]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_ahbmatrix/xbar/HastiSlaveMux_2/io_out_haddr[15]_INST_0_i_1_n_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_40_n_1. Replicated 3 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/branch_taken was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_ahbmatrix/xbar/HastiBus_2/io_slaves_2_hsel. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_ahbmatrix/xbar/HastiBus_2/io_slaves_2_haddr[29]. Replicated 3 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/haddri[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_38_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_ahbmatrix/xbar/HastiSlaveMux_2/io_out_haddr[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/force_stall_pstate_INST_0_i_1_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_DECODER/pc_next_sel[1]_INST_0_i_4_n_1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/dec_rd[4]. Replicated 5 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[1]_INST_0_i_3_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][11]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][11] was replaced.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][11]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][11] was replaced.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_portb[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_porta[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r[5]. Replicated 5 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r[1]_repN_3. Replicated 1 times.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][12]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][12] was replaced.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_DECODER/regfile_port1_sel[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_porta[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][11]. Net driver U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][11] was replaced.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/dec_rd[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r[0]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_portb[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_portb[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_DECODER/illegal_instruction_INST_0_i_2_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_porta[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/rd_tmp[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/alu_portb[27]. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_portb[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/output_new_pc. Replicated 1 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER_i_143_n_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net u_ahbmatrix/xbar/HastiBus_2/io_slaves_2_haddr[2]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_ahbmatrix/xbar/HastiSlaveMux_2/io_out_haddr[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/haddri[2]. Replicated 2 times.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_porta[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/porta[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/alu_portb[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_NANORV32_PIL/U_CPU/U_REG_FILE/portb[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_tcm1/U_AHB_TO_SSRAM/ahb_sram_addr[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 39 nets. Created 54 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 39 nets or cells. Created 54 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.995 | TNS=-3187.617 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7686 ; free virtual = 45319
Phase 5 Critical Cell Optimization | Checksum: 219990aa7

Time (s): cpu = 00:17:10 ; elapsed = 00:03:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7686 ; free virtual = 45319

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 219990aa7

Time (s): cpu = 00:17:10 ; elapsed = 00:03:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7686 ; free virtual = 45319

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_2_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_2_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_2_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_2_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_3_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_3_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_3_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm0/U_RAM/RAM_reg_3_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_2_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_2_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_2_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_2_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_3_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_3_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_3_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_tcm1/U_RAM/RAM_reg_3_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 219990aa7

Time (s): cpu = 00:17:10 ; elapsed = 00:03:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7686 ; free virtual = 45319

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 219990aa7

Time (s): cpu = 00:17:10 ; elapsed = 00:03:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7686 ; free virtual = 45320

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 219990aa7

Time (s): cpu = 00:17:10 ; elapsed = 00:03:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7686 ; free virtual = 45320

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 33 nets.  Swapped 667 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 667 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.535 | TNS=-2486.217 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7685 ; free virtual = 45318
Phase 10 Critical Pin Optimization | Checksum: 219990aa7

Time (s): cpu = 00:17:15 ; elapsed = 00:03:01 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7684 ; free virtual = 45318

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 219990aa7

Time (s): cpu = 00:17:15 ; elapsed = 00:03:01 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7683 ; free virtual = 45317

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 219990aa7

Time (s): cpu = 00:17:15 ; elapsed = 00:03:01 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7679 ; free virtual = 45313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7679 ; free virtual = 45313
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.535 | TNS=-2486.217 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.120  |        180.332  |           19  |              0  |                    11  |           0  |           1  |  00:00:15  |
|  Placement Based    |          0.091  |        105.113  |            0  |              0  |                    13  |           0  |           1  |  00:00:06  |
|  Rewire             |          0.000  |        136.178  |            3  |              0  |                    12  |           0  |           1  |  00:00:06  |
|  Critical Cell      |          0.190  |        411.665  |           54  |              0  |                    39  |           0  |           1  |  00:02:32  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.460  |        701.401  |            0  |              0  |                    33  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.861  |       1534.689  |           76  |              0  |                   108  |           0  |          11  |  00:02:60  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7679 ; free virtual = 45313
Ending Physical Synthesis Task | Checksum: 185c79915

Time (s): cpu = 00:17:15 ; elapsed = 00:03:01 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7679 ; free virtual = 45312
INFO: [Common 17-83] Releasing license: Implementation
351 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:17:15 ; elapsed = 00:03:02 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7684 ; free virtual = 45317
# write_checkpoint -force $outputDir/post_place.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7684 ; free virtual = 45317
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2696.246 ; gain = 0.000 ; free physical = 7657 ; free virtual = 45303
INFO: [Common 17-1381] The checkpoint '/home/roba/perso/github/nanorv32/synt/fpga/rpt/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 64709da ConstDB: 0 ShapeSum: b40a45d3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1105e5132

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2697.250 ; gain = 0.000 ; free physical = 7475 ; free virtual = 45108
Post Restoration Checksum: NetGraph: 20e79348 NumContArr: ef76bdea Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1105e5132

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2697.250 ; gain = 0.000 ; free physical = 7475 ; free virtual = 45109

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1105e5132

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2697.250 ; gain = 0.000 ; free physical = 7444 ; free virtual = 45077

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1105e5132

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2697.250 ; gain = 0.000 ; free physical = 7444 ; free virtual = 45077
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19a4ecce3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2697.250 ; gain = 0.000 ; free physical = 7421 ; free virtual = 45054
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.957 | TNS=-1572.174| WHS=-0.102 | THS=-19.570|

Phase 2 Router Initialization | Checksum: 27848e7ed

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2697.250 ; gain = 0.000 ; free physical = 7413 ; free virtual = 45046

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00398629 %
  Global Horizontal Routing Utilization  = 0.00533576 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7924
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7909
  Number of Partially Routed Nets     = 15
  Number of Node Overlaps             = 11


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13db66774

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7113 ; free virtual = 44747

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3758
 Number of Nodes with overlaps = 1232
 Number of Nodes with overlaps = 664
 Number of Nodes with overlaps = 418
 Number of Nodes with overlaps = 185
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.886 | TNS=-5934.831| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25e245957

Time (s): cpu = 00:01:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7062 ; free virtual = 44696

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1236
 Number of Nodes with overlaps = 792
 Number of Nodes with overlaps = 489
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.403 | TNS=-5312.638| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15f4a534e

Time (s): cpu = 00:02:17 ; elapsed = 00:00:58 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7535 ; free virtual = 45169

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1497
 Number of Nodes with overlaps = 653
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.055 | TNS=-4582.713| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 10615c59b

Time (s): cpu = 00:03:00 ; elapsed = 00:01:20 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7393 ; free virtual = 45026

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1175
Phase 4.4 Global Iteration 3 | Checksum: 1e96f1ec1

Time (s): cpu = 00:03:04 ; elapsed = 00:01:23 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7336 ; free virtual = 44976
Phase 4 Rip-up And Reroute | Checksum: 1e96f1ec1

Time (s): cpu = 00:03:04 ; elapsed = 00:01:23 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7333 ; free virtual = 44973

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27395d28c

Time (s): cpu = 00:03:05 ; elapsed = 00:01:23 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7331 ; free virtual = 44971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.048 | TNS=-4546.072| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 276de55f7

Time (s): cpu = 00:03:05 ; elapsed = 00:01:23 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7320 ; free virtual = 44960

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 276de55f7

Time (s): cpu = 00:03:05 ; elapsed = 00:01:23 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7319 ; free virtual = 44959
Phase 5 Delay and Skew Optimization | Checksum: 276de55f7

Time (s): cpu = 00:03:05 ; elapsed = 00:01:23 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7318 ; free virtual = 44958

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21ff32836

Time (s): cpu = 00:03:06 ; elapsed = 00:01:23 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7313 ; free virtual = 44953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.024 | TNS=-4513.097| WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 233d1c87e

Time (s): cpu = 00:03:06 ; elapsed = 00:01:24 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7311 ; free virtual = 44951
Phase 6 Post Hold Fix | Checksum: 233d1c87e

Time (s): cpu = 00:03:06 ; elapsed = 00:01:24 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7311 ; free virtual = 44950

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.59978 %
  Global Horizontal Routing Utilization  = 7.05036 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y32 -> INT_L_X24Y32
   INT_R_X27Y21 -> INT_R_X27Y21
   INT_R_X27Y19 -> INT_R_X27Y19
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y21 -> INT_L_X24Y21
   INT_R_X29Y19 -> INT_R_X29Y19
   INT_R_X25Y15 -> INT_R_X25Y15
   INT_L_X24Y14 -> INT_L_X24Y14
   INT_R_X27Y9 -> INT_R_X27Y9
East Dir 2x2 Area, Max Cong = 85.6618%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y14 -> INT_R_X27Y15
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y34 -> INT_L_X30Y34
   INT_R_X29Y15 -> INT_R_X29Y15

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 2411f0297

Time (s): cpu = 00:03:06 ; elapsed = 00:01:24 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7308 ; free virtual = 44948

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2411f0297

Time (s): cpu = 00:03:06 ; elapsed = 00:01:24 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7308 ; free virtual = 44947

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18a7f455b

Time (s): cpu = 00:03:07 ; elapsed = 00:01:24 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7044 ; free virtual = 44684

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.024 | TNS=-4513.097| WHS=0.040  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18a7f455b

Time (s): cpu = 00:03:07 ; elapsed = 00:01:24 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7042 ; free virtual = 44682
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:07 ; elapsed = 00:01:24 . Memory (MB): peak = 2818.234 ; gain = 120.984 ; free physical = 7081 ; free virtual = 44721

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:10 ; elapsed = 00:01:26 . Memory (MB): peak = 2818.234 ; gain = 121.988 ; free physical = 7081 ; free virtual = 44721
# write_checkpoint -force $outputDir/post_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.234 ; gain = 0.000 ; free physical = 7080 ; free virtual = 44720
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2818.234 ; gain = 0.000 ; free physical = 7053 ; free virtual = 44709
INFO: [Common 17-1381] The checkpoint '/home/roba/perso/github/nanorv32/synt/fpga/rpt/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file ./rpt/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file ./rpt/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/roba/perso/github/nanorv32/synt/fpga/rpt/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/cpu.bit
Command: write_bitstream -force ./rpt/cpu.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0 input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0 input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1 input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1 input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2 input U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp output U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0 output U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1 output U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2 output U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp multiplier stage U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0 multiplier stage U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1 multiplier stage U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2 multiplier stage U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net U_WB2AHB/haddr_reg[31]_i_1_n_1 is a gated clock net sourced by a combinational pin U_WB2AHB/haddr_reg[31]_i_1/O, cell U_WB2AHB/haddr_reg[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[11].regfile_reg[11][15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[19].regfile_reg[19][30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile_reg[28][13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[28].regfile_reg[28][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[29].regfile_reg[29][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[30].regfile_reg[30][31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[6].regfile_reg[6][31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile_reg[7][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_tcm0/U_RAM/RAM_reg_0_0 has an input control pin u_tcm0/U_RAM/RAM_reg_0_0/ADDRARDADDR[14] (net: u_tcm0/U_RAM/addr[13]) which is driven by a register (U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[7].regfile_reg[7][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 39 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rpt/cpu.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/roba/perso/github/nanorv32/synt/fpga/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jul 17 09:30:34 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3055.844 ; gain = 205.594 ; free physical = 7854 ; free virtual = 45488
# write_verilog -force -mode timesim -sdf_anno true chip_layout.v
# write_sdf -force chip_layout.sdf
# source report_bram.tcl > bram.yaml
## set all_rom_blocks [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.bram.*  &&  NAME =~  "*u_tcm0*" }]
## puts "# Block ram description"
# Block ram description
## puts "---"
---
## puts "bram:"
bram:
## foreach block $all_rom_blocks {
##     puts "- NAME:  [get_property NAME $block]"
##     puts "  SITE: [get_property SITE $block]"
##     puts "  READ_WIDTH_A: [get_property READ_WIDTH_A $block]"
## }
- NAME:  u_tcm0/U_RAM/RAM_reg_0_0
  SITE: RAMB36_X1Y10
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_0_1
  SITE: RAMB36_X1Y6
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_0_2
  SITE: RAMB36_X2Y6
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_0_3
  SITE: RAMB36_X2Y9
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_1_0
  SITE: RAMB36_X2Y8
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_1_1
  SITE: RAMB36_X2Y10
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_1_2
  SITE: RAMB36_X2Y11
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_1_3
  SITE: RAMB36_X2Y7
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_2_0
  SITE: RAMB36_X1Y12
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_2_1
  SITE: RAMB36_X2Y5
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_2_2
  SITE: RAMB36_X1Y11
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_2_3
  SITE: RAMB36_X2Y12
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_3_0
  SITE: RAMB36_X1Y4
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_3_1
  SITE: RAMB36_X1Y13
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_3_2
  SITE: RAMB36_X2Y4
  READ_WIDTH_A: 2
- NAME:  u_tcm0/U_RAM/RAM_reg_3_3
  SITE: RAMB36_X1Y9
  READ_WIDTH_A: 2
# echo [all_latches] > all_latches.rpt
WARNING: [Common 17-259] Unknown Tcl command 'echo U_WB2AHB/data_o_reg[0] U_WB2AHB/data_o_reg[10] U_WB2AHB/data_o_reg[11] U_WB2AHB/data_o_reg[12] U_WB2AHB/data_o_reg[13] U_WB2AHB/data_o_reg[14] U_WB2AHB/data_o_reg[15] U_WB2AHB/data_o_reg[16] U_WB2AHB/data_o_reg[17] U_WB2AHB/data_o_reg[18] U_WB2AHB/data_o_reg[19] U_WB2AHB/data_o_reg[1] U_WB2AHB/data_o_reg[20] U_WB2AHB/data_o_reg[21] U_WB2AHB/data_o_reg[22] U_WB2AHB/data_o_reg[23] U_WB2AHB/data_o_reg[24] U_WB2AHB/data_o_reg[25] U_WB2AHB/data_o_reg[26] U_WB2AHB/data_o_reg[27] U_WB2AHB/data_o_reg[28] U_WB2AHB/data_o_reg[29] U_WB2AHB/data_o_reg[2] U_WB2AHB/data_o_reg[30] U_WB2AHB/data_o_reg[31] U_WB2AHB/data_o_reg[3] U_WB2AHB/data_o_reg[4] U_WB2AHB/data_o_reg[5] U_WB2AHB/data_o_reg[6] U_WB2AHB/data_o_reg[7] U_WB2AHB/data_o_reg[8] U_WB2AHB/data_o_reg[9] U_WB2AHB/haddr_reg[0] U_WB2AHB/haddr_reg[10] U_WB2AHB/haddr_reg[11] U_WB2AHB/haddr_reg[12] U_WB2AHB/haddr_reg[13] U_WB2AHB/haddr_reg[14] U_WB2AHB/haddr_reg[15] U_WB2AHB/haddr_reg[1] U_WB2AHB/haddr_reg[24] U_WB2AHB/haddr_reg[25] U_WB2AHB/haddr_reg[26] U_WB2AHB/haddr_reg[27] U_WB2AHB/haddr_reg[28] U_WB2AHB/haddr_reg[29] U_WB2AHB/haddr_reg[2] U_WB2AHB/haddr_reg[30] U_WB2AHB/haddr_reg[31] U_WB2AHB/haddr_reg[3] U_WB2AHB/haddr_reg[4] U_WB2AHB/haddr_reg[5] U_WB2AHB/haddr_reg[6] U_WB2AHB/haddr_reg[7] U_WB2AHB/haddr_reg[8] U_WB2AHB/haddr_reg[9] > all_latches.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
invalid command name "echo"
    while executing
"echo [all_latches] > all_latches.rpt"
    (file "vivado.tcl" line 115)
source prog.tcl 
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-199] No matching targets found on connected servers: localhost
Resolution: If needed connect the desired target to a server and use command refresh_hw_server. Then rerun the get_hw_targets command.
ERROR: [Common 17-39] 'get_hw_targets' failed due to earlier errors.

    while executing
"get_hw_targets */xilinx_tcf/Digilent/*"
    invoked from within
"current_hw_target [get_hw_targets */xilinx_tcf/Digilent/*]"
    (file "prog.tcl" line 6)
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 17 09:31:34 2020...
