Line 17: Bad keyword posedge
Line 17: Always without case(x)
End of file /home/sivarajah/CS552/single_cycle/WISC-F24/project/demo2/verilog/dff_high_rst.v. Hash = -832812087
