library ieee;
use ieee.std_logic_1164.all;

entity SomadorCompleto_fpga is
	generic (k: integer := 3);
	port (
		vem_um: in std_logic;
		X, Y: in std_logic_vector(k-1 downto 0);
		HEX0: out std_logic_vector(6 downto 0));
end SomadorCompleto_fpga;

