vhdl blk_mem_gen_v8_2 "c:/Users/cdaffron/git/ece551/lab1/lab1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd"
vhdl xil_defaultlib "c:/Users/cdaffron/git/ece551/lab1/lab1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.vhd"
vhdl xil_defaultlib "c:/Users/cdaffron/git/ece551/lab1/lab1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.vhd"
vhdl xil_defaultlib "c:/Users/cdaffron/git/ece551/lab1/lab1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.vhd"
vhdl xil_defaultlib "C:/Users/cdaffron/git/ece551/lab1/lab1.srcs/sources_1/imports/new/Hex2SSegDecoder.vhd"
vhdl xil_defaultlib "C:/Users/cdaffron/git/ece551/lab1/lab1.srcs/sources_1/imports/new/HexDigs2SSeg.vhd"
vhdl xil_defaultlib "C:/Users/cdaffron/git/ece551/lab1/lab1.srcs/sources_1/imports/new/debounce.vhd"
vhdl xil_defaultlib "C:/Users/cdaffron/git/ece551/lab1/lab1.srcs/sources_1/imports/new/CDiv.vhd"
vhdl xil_defaultlib "C:/Users/cdaffron/git/ece551/lab1/lab1.srcs/sources_1/new/top.vhd"
vhdl xil_defaultlib "C:/Users/cdaffron/git/ece551/lab1/lab1.srcs/sim_1/new/bram_sim.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
