// Seed: 2351236180
program module_0;
  assign id_1[1] = "";
  logic [7:0] id_2, id_3;
  wire id_4;
  id_5(
      id_2, id_2
  );
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  id_6(
      id_3, id_1
  );
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  id_7(
      id_4, id_1, id_3 ? id_2 : -1
  );
  wire id_8;
endmodule
