git clone --depth 1 --no-tags https://github.com/mattvenn/axi-lite-formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187408755
git clone --depth 1 --no-tags https://github.com/driveraweb/DE10-ADC-Configuration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185642462
git clone --depth 1 --no-tags https://github.com/im-tomu/fomu-factory-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188682258
git clone --depth 1 --no-tags https://github.com/lamdangpham/ASIC--An_ASIC-Based_Design_of_Memory_Built_In_Self_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188553005
git clone --depth 1 --no-tags https://github.com/Manoj-97/16bit-RISC-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186491764
git clone --depth 1 --no-tags https://github.com/israelalan/Functional-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190699859
git clone --depth 1 --no-tags https://github.com/SoroushMehraban/LogicLabFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191025571
git clone --depth 1 --no-tags https://github.com/briansune/elec5140-comp-arch-rv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186039694
git clone --depth 1 --no-tags https://github.com/zyad19975/PPI-Intel-8255A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186705924
git clone --depth 1 --no-tags https://github.com/johnMamish/yavne.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186154445
git clone --depth 1 --no-tags https://github.com/bonjourdrs/FPGA-HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188339774
git clone --depth 1 --no-tags https://github.com/tmhieu99/Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186218734
git clone --depth 1 --no-tags https://github.com/leo201313/ALU_MCU_DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187432830
git clone --depth 1 --no-tags https://github.com/Vulgarities/54Ins-one-cycle-MipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188995599
git clone --depth 1 --no-tags https://github.com/eecheng87/pipeline-riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189185164
git clone --depth 1 --no-tags https://github.com/jlipponen/zynq-dma-cyclic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189834092
git clone --depth 1 --no-tags https://github.com/AidenFlynn/machine_engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189992891
git clone --depth 1 --no-tags https://github.com/VigneshIyer24/HammingCode_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190286332
git clone --depth 1 --no-tags https://github.com/RichmondJohnson/Content-Integrity-Checker-on-LED-screens-using-MD-5-Hash-Hardware-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190420002
git clone --depth 1 --no-tags https://github.com/abdelrahmanhosny/FlowRunnerAESExample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188314493
git clone --depth 1 --no-tags https://github.com/JeckSmit/pic16f628.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187615571
git clone --depth 1 --no-tags https://github.com/yuhei1horibe/AXI_Bus_Sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188645879
git clone --depth 1 --no-tags https://github.com/b-o-r-m-a-l-e-y/DDS-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189261714
git clone --depth 1 --no-tags https://github.com/wentian2018/IC_backend_of_risc8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185727214
git clone --depth 1 --no-tags https://github.com/raindroid/GoldMiner-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186443491
git clone --depth 1 --no-tags https://github.com/club113/FT245R.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185301938
git clone --depth 1 --no-tags https://github.com/xLinWei/vlog_eday.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186241180
git clone --depth 1 --no-tags https://github.com/hossamfadeel/SineWaveVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186762360
git clone --depth 1 --no-tags https://github.com/karataymarufemre/verySimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189825544
git clone --depth 1 --no-tags https://github.com/sultansidhu/InputLogger-Linux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185300551
git clone --depth 1 --no-tags https://github.com/nicklesimba/FPGA-Mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187251972
git clone --depth 1 --no-tags https://github.com/bornhorst/Nexys-4-DDR-using-OV7670-Camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190626301
git clone --depth 1 --no-tags https://github.com/RomeoMe5/A-Cute-CAR_Bluetooth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186415481
git clone --depth 1 --no-tags https://github.com/rfahimur26/Comp_lock_adpll.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186179846
git clone --depth 1 --no-tags https://github.com/chtrc/lcddriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189056317
git clone --depth 1 --no-tags https://github.com/whutddk/PRM-RA-ACC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187989550
git clone --depth 1 --no-tags https://github.com/bernardocarvalho/kc705-pcie-dma-gen2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187845978
git clone --depth 1 --no-tags https://github.com/ashleyjr/ice51.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189862472
git clone --depth 1 --no-tags https://github.com/EdNutting/PMOD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189468210
git clone --depth 1 --no-tags https://github.com/Xiangyangjun/riscv_xiang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187998190
git clone --depth 1 --no-tags https://github.com/shuai132/FPGA_DEMO_FOR_STEP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189283394
git clone --depth 1 --no-tags https://github.com/apurvanandan1997/spartan6_mst_fifo32_1.1_20170919.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190205573
git clone --depth 1 --no-tags https://github.com/cahity/CENG232-HW4-Part2-Tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186445923
git clone --depth 1 --no-tags https://github.com/dpimley/quadrature_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186948102
git clone --depth 1 --no-tags https://github.com/JackZhijing/DCT_8Point_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189415563
git clone --depth 1 --no-tags https://github.com/ahmetdenizyilmaz/FlappyBird-Machine-learning-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189755179
git clone --depth 1 --no-tags https://github.com/harris-mohamed/FPGA-Camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187279663
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/vga_text_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191241380
git clone --depth 1 --no-tags https://github.com/Rapidnack/CsrpServer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186505763
git clone --depth 1 --no-tags https://github.com/jocelynzym/Junior.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185513869
git clone --depth 1 --no-tags https://github.com/PeterBDavenport/NarwhalCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187705377
git clone --depth 1 --no-tags https://github.com/Indigo6/Computer-Architecture_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189515945
git clone --depth 1 --no-tags https://github.com/Greathoney/Verilog_TermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187955472
git clone --depth 1 --no-tags https://github.com/RAYHAN01/EECS470_Proj3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191106538
git clone --depth 1 --no-tags https://github.com/timvideos/HDMI2USB-firmware-prebuilt-broken.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187738360
git clone --depth 1 --no-tags https://github.com/beenfhb/risc-v-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189574350
git clone --depth 1 --no-tags https://github.com/cw1997/electronic-keyboard-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187671543
git clone --depth 1 --no-tags https://github.com/github-fds/confmc.examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186875470
git clone --depth 1 --no-tags https://github.com/matteorisso/Workshop_Innovative_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186584630
git clone --depth 1 --no-tags https://github.com/tb-44/verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187378490
git clone --depth 1 --no-tags https://github.com/tushparte/8bit-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188655304
git clone --depth 1 --no-tags https://github.com/yg9120/Nexys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190512414
git clone --depth 1 --no-tags https://github.com/wangk2017/krv_c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185372549
git clone --depth 1 --no-tags https://github.com/vastlyvague/TR-MIPS32-SIMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187402383
git clone --depth 1 --no-tags https://github.com/github-fds/examples.fmc.gbe.rj45.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187330640
git clone --depth 1 --no-tags https://github.com/Elrori/sdi-gtp-wrapper-test0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187949863
git clone --depth 1 --no-tags https://github.com/AbhinavRsharma/Eclub-FPGA-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188227047
git clone --depth 1 --no-tags https://github.com/BenTsai7/MIPS-single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188159136
git clone --depth 1 --no-tags https://github.com/Jordi-Jaspers/ALTERA_SOCO_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186615556
git clone --depth 1 --no-tags https://github.com/MParygin/v.xapp495_out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188055565
git clone --depth 1 --no-tags https://github.com/Vulgarities/PinBall-VGAbased.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189039973
git clone --depth 1 --no-tags https://github.com/eyny/lookup-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185658197
git clone --depth 1 --no-tags https://github.com/sunboyy/pong-snmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187157917
git clone --depth 1 --no-tags https://github.com/Schemeer/EI332.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190426879
git clone --depth 1 --no-tags https://github.com/B05901022/5-Stage-pipline_RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188376099
git clone --depth 1 --no-tags https://github.com/bespoke-silicon-group/raw_benchmark_suite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189688401
git clone --depth 1 --no-tags https://github.com/shieshi/DES_ENCRYPTION_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185976406
git clone --depth 1 --no-tags https://github.com/ylwang68/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187742297
git clone --depth 1 --no-tags https://github.com/yuhei1horibe/clock-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186213867
git clone --depth 1 --no-tags https://github.com/manasir66/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186560199
git clone --depth 1 --no-tags https://github.com/zsylov/vr_debounce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185399880
git clone --depth 1 --no-tags https://github.com/Siddhartha123/Hack-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186748134
git clone --depth 1 --no-tags https://github.com/nikolay966/ae18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188822654
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/lab4_starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187767990
git clone --depth 1 --no-tags https://github.com/KID0/verilog_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190978250
git clone --depth 1 --no-tags https://github.com/Verdvana/FAMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190539844
git clone --depth 1 --no-tags https://github.com/pedestrianlove/CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190184312
git clone --depth 1 --no-tags https://github.com/xy-shen/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189413767
git clone --depth 1 --no-tags https://github.com/donggua127/control_board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188806661
git clone --depth 1 --no-tags https://github.com/ZSci/AES-on-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185294113
git clone --depth 1 --no-tags https://github.com/blueGorae/Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185931293
git clone --depth 1 --no-tags https://github.com/jospicant/FPGA_PulseIn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187288198
git clone --depth 1 --no-tags https://github.com/RAYHAN01/EECS470_Proj4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191109097
git clone --depth 1 --no-tags https://github.com/Hades2001/i8080toRGB-AnlogIC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186375603
git clone --depth 1 --no-tags https://github.com/MoinakG2/KRSSG_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186338189
git clone --depth 1 --no-tags https://github.com/Munay-K/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187712539
