\hypertarget{group___t_i_m___output___fast___state}{}\doxysection{TIM\+\_\+\+Output\+\_\+\+Fast\+\_\+\+State}
\label{group___t_i_m___output___fast___state}\index{TIM\_Output\_Fast\_State@{TIM\_Output\_Fast\_State}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___t_i_m___output___fast___state_ga71429b63f2a6604171ccfd3a91ccf43a}\label{group___t_i_m___output___fast___state_ga71429b63f2a6604171ccfd3a91ccf43a}} 
\#define {\bfseries TIM\+\_\+\+OCFAST\+\_\+\+DISABLE}~((uint32\+\_\+t)0x0000)
\item 
\mbox{\Hypertarget{group___t_i_m___output___fast___state_ga445a2c0633ac649e816cf7a16b716d61}\label{group___t_i_m___output___fast___state_ga445a2c0633ac649e816cf7a16b716d61}} 
\#define {\bfseries TIM\+\_\+\+OCFAST\+\_\+\+ENABLE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___fast___state_gacd6cdf8b1091c292de6127eaa936afa6}{IS\+\_\+\+TIM\+\_\+\+FAST\+\_\+\+STATE}}(STATE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___output___fast___state_gacd6cdf8b1091c292de6127eaa936afa6}\label{group___t_i_m___output___fast___state_gacd6cdf8b1091c292de6127eaa936afa6}} 
\index{TIM\_Output\_Fast\_State@{TIM\_Output\_Fast\_State}!IS\_TIM\_FAST\_STATE@{IS\_TIM\_FAST\_STATE}}
\index{IS\_TIM\_FAST\_STATE@{IS\_TIM\_FAST\_STATE}!TIM\_Output\_Fast\_State@{TIM\_Output\_Fast\_State}}
\doxysubsubsection{\texorpdfstring{IS\_TIM\_FAST\_STATE}{IS\_TIM\_FAST\_STATE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+TIM\+\_\+\+FAST\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{STATE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                  (((STATE) == TIM\_OCFAST\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                  ((STATE) == TIM\_OCFAST\_ENABLE))}

\end{DoxyCode}
