// Seed: 4271594743
module module_0;
  wire id_1, id_2, id_3, id_4;
  wire id_5;
  id_6(
      .id_0(id_4), .id_1(1), .id_2(), .id_3(1), .id_4(id_4), .id_5(id_3)
  );
endmodule
module module_1 (
    output tri   id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  tri1  id_6
);
  assign id_0 = 1;
  module_0();
endmodule
