digraph "CFG for '_Z10uniformAddPiS_iii' function" {
	label="CFG for '_Z10uniformAddPiS_iii' function";

	Node0x622a9e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = icmp eq i32 %6, 0\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  br i1 %7, label %9, label %14\l|{<s0>T|<s1>F}}"];
	Node0x622a9e0:s0 -> Node0x622a110;
	Node0x622a9e0:s1 -> Node0x622c090;
	Node0x622a110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%9:\l9:                                                \l  %10 = add i32 %8, %3\l  %11 = zext i32 %10 to i64\l  %12 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %11\l  %13 = load i32, i32 addrspace(1)* %12, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  store i32 %13, i32 addrspace(3)* @_ZZ10uniformAddPiS_iiiE3uni, align 4,\l... !tbaa !5\l  br label %14\l}"];
	Node0x622a110 -> Node0x622c090;
	Node0x622c090 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%14:\l14:                                               \l  %15 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %16 = getelementptr i8, i8 addrspace(4)* %15, i64 4\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 4, !range !10, !invariant.load\l... !9\l  %19 = zext i16 %18 to i32\l  %20 = shl i32 %8, 8\l  %21 = ashr exact i32 %20, 7\l  %22 = mul i32 %21, %19\l  %23 = add i32 %6, %4\l  %24 = add i32 %23, %22\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %25 = load i32, i32 addrspace(3)* @_ZZ10uniformAddPiS_iiiE3uni, align 4,\l... !tbaa !5\l  %26 = zext i32 %24 to i64\l  %27 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %26\l  %28 = load i32, i32 addrspace(1)* %27, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %29 = add nsw i32 %28, %25\l  store i32 %29, i32 addrspace(1)* %27, align 4, !tbaa !5\l  %30 = add nuw nsw i32 %6, %19\l  %31 = icmp ult i32 %30, %2\l  %32 = select i1 %31, i32 %25, i32 0\l  %33 = add i32 %24, %19\l  %34 = zext i32 %33 to i64\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %34\l  %36 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !5\l  %37 = add nsw i32 %36, %32\l  store i32 %37, i32 addrspace(1)* %35, align 4, !tbaa !5\l  ret void\l}"];
}
