{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 12:59:31 2025 " "Info: Processing started: Thu Sep 25 12:59:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica3 -c practica3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off practica3 -c practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carta_asm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file carta_asm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carta_asm_2-Behavioral " "Info: Found design unit 1: carta_asm_2-Behavioral" {  } { { "carta_asm.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/carta_asm.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 carta_asm_2 " "Info: Found entity 1: carta_asm_2" {  } { { "carta_asm.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/carta_asm.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maquina2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Info: Found design unit 1: sensa_boton-Behavioral" {  } { { "maquina2.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/maquina2.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Info: Found entity 1: sensa_boton" {  } { { "maquina2.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/maquina2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Info: Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Info: Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg6bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register6-Behavioral " "Info: Found design unit 1: register6-Behavioral" {  } { { "reg6bit.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/reg6bit.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register6 " "Info: Found entity 1: register6" {  } { { "reg6bit.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/reg6bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conector4x6a6bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file conector4x6a6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conector4x2a6-Behavioral " "Info: Found design unit 1: conector4x2a6-Behavioral" {  } { { "conector4x6a6bit.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/conector4x6a6bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 conector4x2a6 " "Info: Found entity 1: conector4x2a6" {  } { { "conector4x6a6bit.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/conector4x6a6bit.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conector8a4x4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file conector8a4x4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conector8a4x4-Behavioral " "Info: Found design unit 1: conector8a4x4-Behavioral" {  } { { "conector8a4x4bit.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/conector8a4x4bit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 conector8a4x4 " "Info: Found entity 1: conector8a4x4" {  } { { "conector8a4x4bit.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/conector8a4x4bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg3bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4-Behavioral " "Info: Found design unit 1: register4-Behavioral" {  } { { "reg3bit.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/reg3bit.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Info: Found entity 1: register4" {  } { { "reg3bit.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/reg3bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file practica3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica3 " "Info: Found entity 1: practica3" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica3 " "Info: Elaborating entity \"practica3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name7 " "Warning: Pin \"pin_name7\" is missing source" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 136 808 984 152 "pin_name7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name8 " "Warning: Pin \"pin_name8\" is missing source" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 176 808 984 192 "pin_name8" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name9 " "Warning: Pin \"pin_name9\" is missing source" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 200 816 992 216 "pin_name9" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name " "Warning: Pin \"pin_name\" is missing source" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { -232 280 296 -56 "pin_name" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name12 " "Warning: Pin \"pin_name12\" is missing source" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { -224 400 416 -48 "pin_name12" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name13 " "Warning: Pin \"pin_name13\" is missing source" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { -224 552 568 -48 "pin_name13" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name14 " "Warning: Pin \"pin_name14\" is missing source" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { -216 776 792 -40 "pin_name14" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name15 " "Warning: Pin \"pin_name15\" is missing source" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { -176 1008 1024 0 "pin_name15" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk register6 inst5 " "Warning: Port \"clk\" of type register6 and instance \"inst5\" is missing source signal" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 0 424 544 96 "inst5" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk register4 inst6 " "Warning: Port \"clk\" of type register4 and instance \"inst6\" is missing source signal" {  } { { "practica3.bdf" "" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 232 648 768 328 "inst6" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst1 " "Info: Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst1\"" {  } { { "practica3.bdf" "inst1" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 176 272 400 272 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk maquina2.vhd(21) " "Warning (10492): VHDL Process Statement warning at maquina2.vhd(21): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquina2.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/maquina2.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divider.vhd 2 1 " "Warning: Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Info: Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/divider.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/divider.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst " "Info: Elaborating entity \"divider\" for hierarchy \"divider:inst\"" {  } { { "practica3.bdf" "inst" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 272 272 368 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conector4x2a6 conector4x2a6:inst2 " "Info: Elaborating entity \"conector4x2a6\" for hierarchy \"conector4x2a6:inst2\"" {  } { { "practica3.bdf" "inst2" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 0 240 392 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conector8a4x4 conector8a4x4:inst3 " "Info: Elaborating entity \"conector8a4x4\" for hierarchy \"conector8a4x4:inst3\"" {  } { { "practica3.bdf" "inst3" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 0 800 968 96 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst4 " "Info: Elaborating entity \"memoria\" for hierarchy \"memoria:inst4\"" {  } { { "practica3.bdf" "inst4" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 0 584 760 96 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output memoria.vhd(13) " "Warning (10631): VHDL Process Statement warning at memoria.vhd(13): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] memoria.vhd(13) " "Info (10041): Inferred latch for \"output\[0\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] memoria.vhd(13) " "Info (10041): Inferred latch for \"output\[1\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] memoria.vhd(13) " "Info (10041): Inferred latch for \"output\[2\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] memoria.vhd(13) " "Info (10041): Inferred latch for \"output\[3\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] memoria.vhd(13) " "Info (10041): Inferred latch for \"output\[4\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] memoria.vhd(13) " "Info (10041): Inferred latch for \"output\[5\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] memoria.vhd(13) " "Info (10041): Inferred latch for \"output\[6\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] memoria.vhd(13) " "Info (10041): Inferred latch for \"output\[7\]\" at memoria.vhd(13)" {  } { { "memoria.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/memoria.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register6 register6:inst5 " "Info: Elaborating entity \"register6\" for hierarchy \"register6:inst5\"" {  } { { "practica3.bdf" "inst5" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 0 424 544 96 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 register4:inst6 " "Info: Elaborating entity \"register4\" for hierarchy \"register4:inst6\"" {  } { { "practica3.bdf" "inst6" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 232 648 768 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"000000\" 6 4 reg3bit.vhd(15) " "Error (10324): VHDL Expression error at reg3bit.vhd(15): expression \"\"000000\"\" has 6 elements ; expected 4 elements." {  } { { "reg3bit.vhd" "" { Text "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/reg3bit.vhd" 15 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "register4:inst6 " "Error: Can't elaborate user hierarchy \"register4:inst6\"" {  } { { "practica3.bdf" "inst6" { Schematic "C:/Users/User/Downloads/Tatul/Maestría/Arquitectura de Computadoras/3/practica3.bdf" { { 232 648 768 328 "inst6" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Error: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 25 12:59:33 2025 " "Error: Processing ended: Thu Sep 25 12:59:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
