[GENERAL]
model_file: ../oh_fifo_generic-single.v[oh_memory_ram],rd_clk_beh.ets,wr_clk_beh.ets

[DEFAULT]
bmc_length: 80
trace_prefix: trace_memory
trace_vars_change: True
trace_all_vars: True

[Write_value]
description: "Write value at position"
formula: ( posedge(wr_clk)) -> (memacc(next(ram), wr_addr) = wr_din)
assumptions: (wr_wem = maxbvval(wr_wem)) & (wr_en = 1_1)
verification: safety
prove: True

[Read_value]
description: "Read value at position"
formula: posedge(rd_clk) -> (memacc(ram, rd_addr) = next(rd_dout))
assumptions: (rd_en = 1_1)
verification: safety
prove: True
