$comment
	File created using the following command:
		vcd file DCD.msim.vcd -direction
$end
$date
	Sat Mar 05 11:21:05 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module DCD_vlg_vec_tst $end
$var reg 1 ! Enable $end
$var reg 1 " In0 $end
$var reg 1 # In1 $end
$var reg 1 $ In2 $end
$var wire 1 % Out0 $end
$var wire 1 & Out1 $end
$var wire 1 ' Out2 $end
$var wire 1 ( Out3 $end
$var wire 1 ) Out4 $end
$var wire 1 * Out5 $end
$var wire 1 + Out6 $end
$var wire 1 , Out7 $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 Out0~output_o $end
$var wire 1 4 Out1~output_o $end
$var wire 1 5 Out2~output_o $end
$var wire 1 6 Out3~output_o $end
$var wire 1 7 Out4~output_o $end
$var wire 1 8 Out5~output_o $end
$var wire 1 9 Out6~output_o $end
$var wire 1 : Out7~output_o $end
$var wire 1 ; Enable~input_o $end
$var wire 1 < In0~input_o $end
$var wire 1 = In1~input_o $end
$var wire 1 > In2~input_o $end
$var wire 1 ? inst~combout $end
$var wire 1 @ inst1~combout $end
$var wire 1 A inst2~combout $end
$var wire 1 B inst3~combout $end
$var wire 1 C inst4~combout $end
$var wire 1 D inst5~combout $end
$var wire 1 E inst6~combout $end
$var wire 1 F inst7~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
$end
#20000
1"
1#
1<
1=
#100000
0"
0#
0<
0=
#150000
1!
1;
1?
13
1%
#200000
1"
1<
1@
0?
03
14
1&
0%
#230000
0"
0<
0@
1?
13
04
0&
1%
#250000
1#
1=
1A
0?
03
15
1'
0%
#290000
0#
0=
0A
1?
13
05
0'
1%
#310000
1$
1"
1#
1>
1<
1=
1F
0?
03
1:
1,
0%
#360000
0$
0"
0#
0>
0<
0=
0F
1?
13
0:
0,
1%
#400000
1$
1#
1>
1=
1E
0?
03
19
1+
0%
#440000
0$
0#
0>
0=
0E
1?
13
09
0+
1%
#470000
1"
1#
1<
1=
1B
0?
03
16
1(
0%
#520000
0"
0#
0<
0=
0B
1?
13
06
0(
1%
#530000
0!
0;
0?
03
0%
#1000000
