# DeepRTL
The official implementation of the paper: DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)
