$date
	Sat Jul 23 17:04:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Counter_mod_6_tb $end
$var reg 1 ! EN_tb $end
$var reg 1 " clearn_tb $end
$var reg 1 # clk_tb $end
$var reg 4 $ data_tb [3:0] $end
$var reg 1 % loadn_tb $end
$scope module UUT $end
$var wire 1 ! EN $end
$var wire 1 & carry_out $end
$var wire 1 " clearn $end
$var wire 1 # clk $end
$var wire 4 ' data [3:0] $end
$var wire 1 % loadn $end
$var wire 4 ( tens [3:0] $end
$var wire 1 ) zero $end
$var wire 1 * tc $end
$var reg 1 + carry_out_reg $end
$var reg 4 , current_state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
x*
x)
bx (
b0 '
x&
0%
b0 $
0#
1"
1!
$end
#10000
b101 $
b101 '
1#
#20000
1%
0#
#30000
b0 $
b0 '
1#
#40000
0#
#50000
1#
#60000
0#
#70000
1#
#80000
0#
#90000
1#
#100000
0#
#110000
1#
#120000
0#
#130000
1#
#140000
0#
#150000
1#
#160000
0#
#170000
1#
#180000
0#
#190000
1#
#200000
0#
#210000
1*
1)
b0 (
b0 ,
0"
1#
#220000
1"
0#
#230000
0*
0)
b101 (
b101 ,
1#
#240000
0#
#250000
b100 (
b100 ,
1#
#260000
0#
#270000
b11 (
b11 ,
1#
#280000
0#
#290000
b10 (
b10 ,
1#
#300000
0#
#310000
b1 (
b1 ,
1#
#320000
0#
#330000
