--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Q2.twx Q2.ncd -o Q2.twr Q2.pcf -ucf Q2.ucf

Design file:              Q2.ncd
Physical constraint file: Q2.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.275ns.
--------------------------------------------------------------------------------

Paths for end point out1_3 (SLICE_X50Y50.F2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out1_2 (FF)
  Destination:          out1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.275ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out1_2 to out1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.XQ      Tcko                  0.591   out1<2>
                                                       out1_2
    SLICE_X50Y51.G3      net (fanout=3)        0.433   out1<2>
    SLICE_X50Y51.Y       Tilo                  0.759   N4
                                                       _old_out1_1<2>1
    SLICE_X50Y50.F2      net (fanout=1)        0.600   Madd__add0000_lut<2>
    SLICE_X50Y50.CLK     Tfck                  0.892   out1<3>
                                                       Madd__add0000_xor<3>11
                                                       out1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (2.242ns logic, 1.033ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Paths for end point out1_0 (SLICE_X50Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out1_0 (FF)
  Destination:          out1_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out1_0 to out1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.YQ      Tcko                  0.652   out1<0>
                                                       out1_0
    SLICE_X50Y48.G1      net (fanout=5)        0.625   out1<0>
    SLICE_X50Y48.Y       Tilo                  0.759   N5
                                                       _old_out1_1<0>1
    SLICE_X50Y49.SR      net (fanout=1)        0.284   Madd__add0000_cy<0>
    SLICE_X50Y49.CLK     Tsrck                 0.910   out1<0>
                                                       out1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (2.321ns logic, 0.909ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point out1_3 (SLICE_X50Y50.F4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out1_0 (FF)
  Destination:          out1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out1_0 to out1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.YQ      Tcko                  0.652   out1<0>
                                                       out1_0
    SLICE_X50Y50.G4      net (fanout=5)        0.529   out1<0>
    SLICE_X50Y50.Y       Tilo                  0.759   out1<3>
                                                       Madd__add0000_cy<1>11
    SLICE_X50Y50.F4      net (fanout=1)        0.023   Madd__add0000_cy<1>11/O
    SLICE_X50Y50.CLK     Tfck                  0.892   out1<3>
                                                       Madd__add0000_xor<3>11
                                                       out1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (2.303ns logic, 0.552ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               out1_1 (FF)
  Destination:          out1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: out1_1 to out1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y48.XQ      Tcko                  0.591   out1<1>
                                                       out1_1
    SLICE_X50Y50.G3      net (fanout=4)        0.414   out1<1>
    SLICE_X50Y50.Y       Tilo                  0.759   out1<3>
                                                       Madd__add0000_cy<1>11
    SLICE_X50Y50.F4      net (fanout=1)        0.023   Madd__add0000_cy<1>11/O
    SLICE_X50Y50.CLK     Tfck                  0.892   out1<3>
                                                       Madd__add0000_xor<3>11
                                                       out1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (2.242ns logic, 0.437ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out1_2 (SLICE_X51Y51.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out1_1 (FF)
  Destination:          out1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.620ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: out1_1 to out1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y48.XQ      Tcko                  0.473   out1<1>
                                                       out1_1
    SLICE_X51Y51.G2      net (fanout=4)        0.374   out1<1>
    SLICE_X51Y51.CLK     Tckg        (-Th)    -0.773   out1<2>
                                                       Madd__add0000_xor<2>11_F
                                                       Madd__add0000_xor<2>11
                                                       out1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.620ns (1.246ns logic, 0.374ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point out1_2 (SLICE_X51Y51.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out1_0 (FF)
  Destination:          out1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: out1_0 to out1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.YQ      Tcko                  0.522   out1<0>
                                                       out1_0
    SLICE_X51Y51.G3      net (fanout=5)        0.400   out1<0>
    SLICE_X51Y51.CLK     Tckg        (-Th)    -0.773   out1<2>
                                                       Madd__add0000_xor<2>11_F
                                                       Madd__add0000_xor<2>11
                                                       out1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.695ns (1.295ns logic, 0.400ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point out1_1 (SLICE_X51Y48.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.716ns (requirement - (clock path skew + uncertainty - data path))
  Source:               out1_0 (FF)
  Destination:          out1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.716ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: out1_0 to out1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.YQ      Tcko                  0.522   out1<0>
                                                       out1_0
    SLICE_X51Y48.G4      net (fanout=5)        0.421   out1<0>
    SLICE_X51Y48.CLK     Tckg        (-Th)    -0.773   out1<1>
                                                       Madd__add0000_xor<1>11_F
                                                       Madd__add0000_xor<1>11
                                                       out1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (1.295ns logic, 0.421ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: out1<3>/CLK
  Logical resource: out1_3/CK
  Location pin: SLICE_X50Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: out1<3>/CLK
  Logical resource: out1_3/CK
  Location pin: SLICE_X50Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: out1<3>/CLK
  Logical resource: out1_3/CK
  Location pin: SLICE_X50Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.275|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 19 connections

Design statistics:
   Minimum period:   3.275ns{1}   (Maximum frequency: 305.344MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 31 17:41:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



