INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Wed Jun 02 21:58:11 HKT 2021
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command     ap_part_info done; 1.4 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.61 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.59 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.74 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.59 seconds; current allocated memory: 239.137 MB.
Command ap_source done; error code: 1; 2.22 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Wed Jun 02 21:58:35 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.55 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.74 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.87 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.14 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.64 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.49 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.64 seconds; current allocated memory: 223.933 MB.
Command ap_source done; error code: 1; 2.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Wed Jun 02 21:59:28 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.54 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.75 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.88 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.15 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.57 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.1 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.96 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.1 seconds; current allocated memory: 239.929 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 240.112 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.22 seconds; current allocated memory: 241.629 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.85 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.86 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.92 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.92 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.21 seconds; current allocated memory: 243.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 243.106 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 244.656 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.788 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.0' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.1' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.2' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window_a.0' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.1' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.2' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.2' (sobel.cpp:40) in dimension 1 completely.
Command         transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 264.552 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:58:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:61:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:62:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 257.701 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.33 sec.
Command     elaborate done; 4.76 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 258.454 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 259.293 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 260.518 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.16 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=0
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 270.605 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 226.30 MHz
Command     autosyn done; 2.31 sec.
Command   csynth_design done; 7.08 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.64 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.08 seconds; current allocated memory: 270.803 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.42 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 4.3 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.64 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 34.32 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.98 seconds. CPU system time: 1.79 seconds. Elapsed time: 34.32 seconds; current allocated memory: 273.729 MB.
Command ap_source done; 44.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Wed Jun 02 22:00:34 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.66 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.89 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.91 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.89 seconds; current allocated memory: 224.027 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.200 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:29:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.18 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.27 seconds; current allocated memory: 225.732 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.56 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.57 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.15 sec.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:28:9)
INFO: [HLS 214-248] block partitioned array 'sr' on dimension 1 with 16 (sobel.cpp:26:38)
INFO: [HLS 214-248] block partitioned array 'dst' on dimension 1 with 16 (sobel.cpp:27:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.21 seconds; current allocated memory: 227.923 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.924 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 230.034 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 228.906 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_52_2' (sobel.cpp:49) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_3' (sobel.cpp:49) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_4' (sobel.cpp:49) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:49) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.0' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.1' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.2' (sobel.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.0' (sobel.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.1' (sobel.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.2' (sobel.cpp:42) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window_a.0' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.1' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.2' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.0' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.1' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.2' (sobel.cpp:42) in dimension 1 completely.
Command         transform done; 0.35 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 250.402 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_1' (sobel.cpp:49:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:61:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:63:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:64:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2' in function 'sobel'.
Command         transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 245.939 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.91 sec.
Command     elaborate done; 5.4 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles 'load' operation ('src_14_load', sobel.cpp:55) on array 'src_14' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 27, loop 'VITIS_LOOP_51_1_VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 248.968 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 251.240 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.45 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_17ns_20_24_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 254.365 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.16 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.53 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.15 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_20ns_22ns_41_1_1.
INFO-FLOW: Append model sobel_mul_20ns_22ns_41_1_1
INFO-FLOW: Found component sobel_urem_20ns_17ns_20_24_1.
INFO-FLOW: Append model sobel_urem_20ns_17ns_20_24_1
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_20ns_22ns_41_1_1 sobel_urem_20ns_17ns_20_24_1 sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 sobel
INFO-FLOW: To file: write model sobel_mul_20ns_22ns_41_1_1
INFO-FLOW: To file: write model sobel_urem_20ns_17ns_20_24_1
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'sobel_mul_20ns_22ns_41_1_1_Multiplier_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'sobel_urem_20ns_17ns_20_24_1_div'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.44 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=66
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=34
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=66
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.52 seconds; current allocated memory: 276.025 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.06 MHz
Command     autosyn done; 5.89 sec.
Command   csynth_design done; 11.29 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.78 seconds. CPU system time: 0.49 seconds. Elapsed time: 11.29 seconds; current allocated memory: 277.847 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.44 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.89 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 96.97 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 109.39 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 123.22 seconds. CPU system time: 2.5 seconds. Elapsed time: 109.39 seconds; current allocated memory: 279.516 MB.
Command ap_source done; 123.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Wed Jun 02 22:03:55 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.37 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.56 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.68 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.53 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.83 seconds; current allocated memory: 240.020 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 240.193 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:29:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.24 seconds; current allocated memory: 241.741 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.52 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.52 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.89 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.89 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_eval done; error code: 1; 23.92 sec.
Command     elaborate done; error code: 1; 27.71 sec.
Command   csynth_design done; error code: 1; 27.71 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.38 seconds. CPU system time: 0.4 seconds. Elapsed time: 27.71 seconds; current allocated memory: 242.023 MB.
Command ap_source done; error code: 1; 30.4 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 17:26:56 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.4 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.6 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.72 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.14 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.82 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.75 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.75 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.98 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.98 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.85 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.18 seconds; current allocated memory: 227.299 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.299 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.850 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.982 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.0' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.1' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.2' (sobel.cpp:31) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.0' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.1' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.2' (sobel.cpp:40) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window_a.0' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.1' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.2' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.0' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.1' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.2' (sobel.cpp:40) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 248.747 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:58:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:61:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:62:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.926 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.27 sec.
Command     elaborate done; 4.7 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 242.695 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 243.505 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 244.717 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 254.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 226.30 MHz
Command     autosyn done; 2.16 sec.
Command   csynth_design done; 6.86 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.34 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.86 seconds; current allocated memory: 255.107 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.73 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 24.88 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 31.9 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 31.58 seconds. CPU system time: 1.73 seconds. Elapsed time: 31.9 seconds; current allocated memory: 258.105 MB.
Command ap_source done; 41.5 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 17:28:21 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.39 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.58 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.71 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.81 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.82 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.81 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:28:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.5 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.5 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.9 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.9 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.84 seconds; current allocated memory: 227.283 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.284 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.835 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.967 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (sobel.cpp:48) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_3' (sobel.cpp:48) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (sobel.cpp:48) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_5' (sobel.cpp:48) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.0' (sobel.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.1' (sobel.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_a.2' (sobel.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.0' (sobel.cpp:41) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.1' (sobel.cpp:41) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'window_b.2' (sobel.cpp:41) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'window_a.0' (sobel.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.1' (sobel.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_a.2' (sobel.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.0' (sobel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.1' (sobel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b.2' (sobel.cpp:41) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 248.733 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (sobel.cpp:48:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:62:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:63:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.912 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.28 sec.
Command     elaborate done; 4.36 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 242.665 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 243.474 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 244.718 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 254.940 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 226.30 MHz
Command     autosyn done; 2.16 sec.
Command   csynth_design done; 6.52 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.1 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.52 seconds; current allocated memory: 255.109 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.75 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.06 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 32.04 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 31.75 seconds. CPU system time: 1.67 seconds. Elapsed time: 32.04 seconds; current allocated memory: 258.091 MB.
Command ap_source done; 41.27 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 17:53:03 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.82 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.730 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.59 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.6 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.93 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.93 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.95 seconds; current allocated memory: 227.298 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.299 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.985 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'window_a.0' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.1' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.2' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.0' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.1' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.2' (sobel.cpp:40) automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 248.935 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][2]' (sobel.cpp:40).
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:61:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:63:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:64:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 242.283 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.32 sec.
Command     elaborate done; 4.51 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 243.073 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 243.926 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 245.198 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 255.582 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 226.30 MHz
Command     autosyn done; 2.19 sec.
Command   csynth_design done; 6.7 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.24 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.7 seconds; current allocated memory: 255.780 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.72 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.89 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 32.85 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.53 seconds. CPU system time: 1.74 seconds. Elapsed time: 32.85 seconds; current allocated memory: 258.717 MB.
Command ap_source done; 42.21 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 17:53:58 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.37 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.57 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.68 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.54 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.54 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.93 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.93 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.11 sec.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.92 seconds; current allocated memory: 227.283 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.283 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 227.969 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'window_a.0' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.1' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.2' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.0' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.1' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.2' (sobel.cpp:40) automatically.
Command         transform done; 0.22 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 248.915 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[1]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[2]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[2]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[1]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:58:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:61:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:62:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 242.278 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.48 sec.
Command     elaborate done; 4.64 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 243.069 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 243.923 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 245.242 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.55 seconds; current allocated memory: 255.630 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 226.30 MHz
Command     autosyn done; 2.2 sec.
Command   csynth_design done; 6.84 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.38 seconds. CPU system time: 0.46 seconds. Elapsed time: 6.84 seconds; current allocated memory: 255.828 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.78 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.97 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 32.98 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.67 seconds. CPU system time: 1.68 seconds. Elapsed time: 32.98 seconds; current allocated memory: 258.906 MB.
Command ap_source done; 42.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 18:57:59 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.81 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.81 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.81 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: sobel.cpp:49:24
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sobel.cpp:51:2
Execute       send_msg_by_id WARNING @200-471@%s%s 2 sobel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file sobel.cpp
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.750 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.48 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.48 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:59:44)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:59:42)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:60:44)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:60:42)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:62:41)
WARNING: [HLS 214-167] The program may have out of bound array access (sobel.cpp:63:41)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.79 seconds; current allocated memory: 227.075 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.075 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 228.668 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 227.787 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (sobel.cpp:53) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_68_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'window_a.0' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.1' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.2' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.0' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.1' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.2' (sobel.cpp:40) automatically.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_51_2' (sobel.cpp:53)  to a process function for dataflow in function 'sobel'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_49_1 (sobel.cpp:47)  of function 'sobel'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_49_1' (sobel.cpp:47:15), detected/extracted 1 process function(s): 
	 'VITIS_LOOP_51_2_proc'.
Command         transform done; 0.3 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 248.771 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[1]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[2]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[1]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[2]' (sobel.cpp:44).
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:62:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:63:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_51_2' (sobel.cpp:53) in function 'VITIS_LOOP_51_2_proc'.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_49_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 261.344 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.66 sec.
Command     elaborate done; 4.68 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_49_1 
Execute       preproc_iomode -model VITIS_LOOP_51_2_proc 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: VITIS_LOOP_51_2_proc dataflow_in_loop_VITIS_LOOP_49_1 sobel
INFO-FLOW: Configuring Module : VITIS_LOOP_51_2_proc ...
Execute       set_default_model VITIS_LOOP_51_2_proc 
Execute       apply_spec_resource_limit VITIS_LOOP_51_2_proc 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_49_1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_49_1 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_49_1 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: VITIS_LOOP_51_2_proc dataflow_in_loop_VITIS_LOOP_49_1 sobel
INFO-FLOW: Preprocessing Module: VITIS_LOOP_51_2_proc ...
Execute       set_default_model VITIS_LOOP_51_2_proc 
Execute       cdfg_preprocess -model VITIS_LOOP_51_2_proc 
Execute       rtl_gen_preprocess VITIS_LOOP_51_2_proc 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_49_1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_49_1 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_49_1 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_49_1 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: VITIS_LOOP_51_2_proc dataflow_in_loop_VITIS_LOOP_49_1 sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_51_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model VITIS_LOOP_51_2_proc 
Execute       schedule -model VITIS_LOOP_51_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 262.194 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_51_2_proc.
Execute       set_default_model VITIS_LOOP_51_2_proc 
Execute       bind -model VITIS_LOOP_51_2_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 263.052 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_51_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_49_1 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_49_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 263.107 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_49_1.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_49_1 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_49_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.171 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_49_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 263.239 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 263.366 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess VITIS_LOOP_51_2_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_49_1 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: VITIS_LOOP_51_2_proc dataflow_in_loop_VITIS_LOOP_49_1 sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_51_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model VITIS_LOOP_51_2_proc -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_51_2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 264.686 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl VITIS_LOOP_51_2_proc -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_VITIS_LOOP_51_2_proc 
Execute       gen_rtl VITIS_LOOP_51_2_proc -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_VITIS_LOOP_51_2_proc 
Execute       syn_report -csynth -model VITIS_LOOP_51_2_proc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/VITIS_LOOP_51_2_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model VITIS_LOOP_51_2_proc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/VITIS_LOOP_51_2_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model VITIS_LOOP_51_2_proc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -model VITIS_LOOP_51_2_proc -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.adb 
Execute       gen_tb_info VITIS_LOOP_51_2_proc -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_49_1 -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 268.211 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_49_1 -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_dataflow_in_loop_VITIS_LOOP_49_1 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_49_1 -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_dataflow_in_loop_VITIS_LOOP_49_1 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_49_1 -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_49_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_49_1 -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_49_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_49_1 -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_49_1 -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.adb 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_49_1 -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 268.564 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.14 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: VITIS_LOOP_51_2_proc dataflow_in_loop_VITIS_LOOP_49_1 sobel
INFO-FLOW: Handling components in module [VITIS_LOOP_51_2_proc] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_VITIS_LOOP_51_2_proc_buffer_a_1.
INFO-FLOW: Append model sobel_VITIS_LOOP_51_2_proc_buffer_a_1
INFO-FLOW: Found component sobel_VITIS_LOOP_51_2_proc_buffer_a_2.
INFO-FLOW: Append model sobel_VITIS_LOOP_51_2_proc_buffer_a_2
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_49_1] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Append model VITIS_LOOP_51_2_proc
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_49_1
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_VITIS_LOOP_51_2_proc_buffer_a_1 sobel_VITIS_LOOP_51_2_proc_buffer_a_2 VITIS_LOOP_51_2_proc dataflow_in_loop_VITIS_LOOP_49_1 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_VITIS_LOOP_51_2_proc_buffer_a_1
INFO-FLOW: To file: write model sobel_VITIS_LOOP_51_2_proc_buffer_a_2
INFO-FLOW: To file: write model VITIS_LOOP_51_2_proc
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_49_1
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_VITIS_LOOP_51_2_proc_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_VITIS_LOOP_51_2_proc_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/VITIS_LOOP_51_2_proc.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_49_1.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 276.359 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 174.28 MHz
Command     autosyn done; 2.98 sec.
Command   csynth_design done; 7.67 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.22 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.67 seconds; current allocated memory: 276.767 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.37 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.71 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 28.29 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 35.39 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 35.13 seconds. CPU system time: 1.7 seconds. Elapsed time: 35.39 seconds; current allocated memory: 279.751 MB.
Command ap_source done; 45.71 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 18:58:57 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.66 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.85 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.87 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.85 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.48 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.48 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.78 seconds; current allocated memory: 227.283 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.284 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.970 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (sobel.cpp:47) in function 'sobel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'window_a' (sobel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_b' (sobel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'window_a.0' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.1' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_a.2' (sobel.cpp:31) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.0' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.1' (sobel.cpp:40) automatically.
INFO: [XFORM 203-102] Partitioning array 'window_b.2' (sobel.cpp:40) automatically.
Command         transform done; 0.22 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 248.916 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[0][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[0][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[1][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[1]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[1][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][2]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][1]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[2]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_a[2][0]' (sobel.cpp:31).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_a[1]' (sobel.cpp:35).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[1]' (sobel.cpp:44).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][2]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][0]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'window_b[2][1]' (sobel.cpp:40).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'buffer_b[2]' (sobel.cpp:44).
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:58:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:61:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:62:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 242.279 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.46 sec.
Command     elaborate done; 4.48 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 243.070 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 243.924 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 245.243 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.14 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.13 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.55 seconds; current allocated memory: 255.631 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 226.30 MHz
Command     autosyn done; 2.2 sec.
Command   csynth_design done; 6.68 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.24 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.68 seconds; current allocated memory: 255.829 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.73 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.7 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 32.65 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.36 seconds. CPU system time: 1.71 seconds. Elapsed time: 32.65 seconds; current allocated memory: 258.907 MB.
Command ap_source done; 42.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 20:12:57 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.81 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.81 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.45 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.45 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_4' (sobel.cpp:64:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:64:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (sobel.cpp:66:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (sobel.cpp:66:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:66:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_5' (sobel.cpp:66:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:66:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.7 seconds; current allocated memory: 227.134 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.135 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.610 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.720 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (sobel.cpp:47) in function 'sobel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:47) in function 'sobel' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'right_column_a' (sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_column_b' (sobel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.457 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:58:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:59:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:61:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:62:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.607 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.25 sec.
Command     elaborate done; 4.17 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 242.406 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 243.215 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 244.457 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 254.776 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.94 MHz
Command     autosyn done; 2.17 sec.
Command   csynth_design done; 6.34 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.91 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.34 seconds; current allocated memory: 254.940 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.7 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 24.78 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 31.73 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 31.47 seconds. CPU system time: 1.66 seconds. Elapsed time: 31.73 seconds; current allocated memory: 257.907 MB.
Command ap_source done; 40.73 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 20:33:09 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.46 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.65 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.77 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 1 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
Execute     ap_set_clock -name default -period 1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.81 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.81 seconds; current allocated memory: 224.026 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:27:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:25:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:25:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.747 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.55 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.55 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.89 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.89 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:26:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_3' (sobel.cpp:57:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:57:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_4' (sobel.cpp:65:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:65:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:67:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:67:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:67:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:67:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_5' (sobel.cpp:67:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:67:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.78 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.570 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:44) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.299 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (sobel.cpp:47:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:59:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:62:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:63:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 241.452 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.23 sec.
Command     elaborate done; 4.22 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: sobel
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: sobel
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('pin_a', sobel.cpp:53) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
WARNING: [HLS 200-871] Estimated clock period (1.984ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.27ns, effective delay budget: 0.73ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel' consists of the following:	'select' operation ('sumy_a', sobel.cpp:86) [157]  (0.303 ns)
	'add' operation ('add_ln87', sobel.cpp:87) [159]  (0.705 ns)
	'select' operation ('pout_a', sobel.cpp:87) [161]  (0.303 ns)
	'store' operation ('dst_addr_write_ln89', sobel.cpp:89) of variable 'zext_ln30', sobel.cpp:30 on array 'dst' [164]  (0.673 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 242.293 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 243.230 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_19ns_19ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20ns_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20s_20ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_15ns_15ns_15_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 244.839 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.15 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.32 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.15 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: sobel
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_add_19ns_19ns_19_1_1.
INFO-FLOW: Append model sobel_add_19ns_19ns_19_1_1
INFO-FLOW: Found component sobel_add_18ns_18ns_18_1_1.
INFO-FLOW: Append model sobel_add_18ns_18ns_18_1_1
INFO-FLOW: Found component sobel_add_20ns_20ns_20_1_1.
INFO-FLOW: Append model sobel_add_20ns_20ns_20_1_1
INFO-FLOW: Found component sobel_sub_15ns_15ns_15_2_1.
INFO-FLOW: Append model sobel_sub_15ns_15ns_15_2_1
INFO-FLOW: Found component sobel_add_13ns_13s_13_2_1.
INFO-FLOW: Append model sobel_add_13ns_13s_13_2_1
INFO-FLOW: Found component sobel_add_20s_20ns_20_1_1.
INFO-FLOW: Append model sobel_add_20s_20ns_20_1_1
INFO-FLOW: Found component sobel_add_20ns_20s_20_1_1.
INFO-FLOW: Append model sobel_add_20ns_20s_20_1_1
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_add_19ns_19ns_19_1_1 sobel_add_18ns_18ns_18_1_1 sobel_add_20ns_20ns_20_1_1 sobel_sub_15ns_15ns_15_2_1 sobel_add_13ns_13s_13_2_1 sobel_add_20s_20ns_20_1_1 sobel_add_20ns_20s_20_1_1 sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 sobel
INFO-FLOW: To file: write model sobel_add_19ns_19ns_19_1_1
INFO-FLOW: To file: write model sobel_add_18ns_18ns_18_1_1
INFO-FLOW: To file: write model sobel_add_20ns_20ns_20_1_1
INFO-FLOW: To file: write model sobel_sub_15ns_15ns_15_2_1
INFO-FLOW: To file: write model sobel_add_13ns_13s_13_2_1
INFO-FLOW: To file: write model sobel_add_20s_20ns_20_1_1
INFO-FLOW: To file: write model sobel_add_20ns_20s_20_1_1
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=1.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_19ns_19ns_19_1_1_AddSub_DSP_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_18ns_18ns_18_1_1_AddSub_DSP_1'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20ns_20ns_20_1_1_AddSub_DSP_2'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_sub_15ns_15ns_15_2_1_Adder_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_add_13ns_13s_13_2_1_Adder_1'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20s_20ns_20_1_1_AddSub_DSP_3'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20ns_20s_20_1_1_AddSub_DSP_4'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.27 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=11 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.86 seconds; current allocated memory: 255.537 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 504.03 MHz
Command     autosyn done; 2.58 sec.
Command   csynth_design done; 6.82 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.38 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.82 seconds; current allocated memory: 255.698 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.77 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 29.18 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 36.17 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 35.88 seconds. CPU system time: 1.69 seconds. Elapsed time: 36.17 seconds; current allocated memory: 258.697 MB.
Command ap_source done; 45.74 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 20:41:15 HKT 2021
Execute     ap_set_clock -name default -period 1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.65 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 1 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.87 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.88 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.87 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:35:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:33:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:33:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.27 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.63 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.63 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.89 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.89 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:34:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_3' (sobel.cpp:65:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:65:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_4' (sobel.cpp:73:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:73:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.89 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.439 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.572 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:52) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.200 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (sobel.cpp:55:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:67:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:68:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:71:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.591 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.23 sec.
Command     elaborate done; 4.39 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.850 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.948 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('pin_a', sobel.cpp:61) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'
WARNING: [HLS 200-871] Estimated clock period (1.984ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.27ns, effective delay budget: 0.73ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel' consists of the following:	'call' operation ('sumy_a', sobel.cpp:98) to 'crop' [136]  (0.303 ns)
	'add' operation ('add_ln98', sobel.cpp:98) [138]  (0.705 ns)
	'select' operation ('pout_a', sobel.cpp:98) [140]  (0.303 ns)
	'store' operation ('dst_addr_write_ln100', sobel.cpp:100) of variable 'zext_ln38', sobel.cpp:38 on array 'dst' [143]  (0.673 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 251.458 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 252.221 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 252.433 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_19ns_19ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20ns_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20s_20ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_15ns_15ns_15_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 254.168 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_add_19ns_19ns_19_1_1.
INFO-FLOW: Append model sobel_add_19ns_19ns_19_1_1
INFO-FLOW: Found component sobel_add_18ns_18ns_18_1_1.
INFO-FLOW: Append model sobel_add_18ns_18ns_18_1_1
INFO-FLOW: Found component sobel_add_20ns_20ns_20_1_1.
INFO-FLOW: Append model sobel_add_20ns_20ns_20_1_1
INFO-FLOW: Found component sobel_sub_15ns_15ns_15_2_1.
INFO-FLOW: Append model sobel_sub_15ns_15ns_15_2_1
INFO-FLOW: Found component sobel_add_13ns_13s_13_2_1.
INFO-FLOW: Append model sobel_add_13ns_13s_13_2_1
INFO-FLOW: Found component sobel_add_20s_20ns_20_1_1.
INFO-FLOW: Append model sobel_add_20s_20ns_20_1_1
INFO-FLOW: Found component sobel_add_20ns_20s_20_1_1.
INFO-FLOW: Append model sobel_add_20ns_20s_20_1_1
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_add_19ns_19ns_19_1_1 sobel_add_18ns_18ns_18_1_1 sobel_add_20ns_20ns_20_1_1 sobel_sub_15ns_15ns_15_2_1 sobel_add_13ns_13s_13_2_1 sobel_add_20s_20ns_20_1_1 sobel_add_20ns_20s_20_1_1 sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop sobel
INFO-FLOW: To file: write model sobel_add_19ns_19ns_19_1_1
INFO-FLOW: To file: write model sobel_add_18ns_18ns_18_1_1
INFO-FLOW: To file: write model sobel_add_20ns_20ns_20_1_1
INFO-FLOW: To file: write model sobel_sub_15ns_15ns_15_2_1
INFO-FLOW: To file: write model sobel_add_13ns_13s_13_2_1
INFO-FLOW: To file: write model sobel_add_20s_20ns_20_1_1
INFO-FLOW: To file: write model sobel_add_20ns_20s_20_1_1
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=1.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_19ns_19ns_19_1_1_AddSub_DSP_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_18ns_18ns_18_1_1_AddSub_DSP_1'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20ns_20ns_20_1_1_AddSub_DSP_2'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_sub_15ns_15ns_15_2_1_Adder_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_add_13ns_13s_13_2_1_Adder_1'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20s_20ns_20_1_1_AddSub_DSP_3'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20ns_20s_20_1_1_AddSub_DSP_4'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.24 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.67 seconds; current allocated memory: 264.157 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 504.03 MHz
Command     autosyn done; 2.44 sec.
Command   csynth_design done; 6.84 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.3 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.84 seconds; current allocated memory: 264.382 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.68 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 20:42:05 HKT 2021
Execute     ap_set_clock -name default -period 1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.66 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.79 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.77 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.79 seconds; current allocated memory: 224.026 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:35:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:33:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:33:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.21 seconds; current allocated memory: 225.747 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.53 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.53 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:34:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_3' (sobel.cpp:65:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:65:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_4' (sobel.cpp:73:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:73:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.75 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.439 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.572 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:52) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.201 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (sobel.cpp:55:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:67:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:68:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:71:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 250.591 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.22 sec.
Command     elaborate done; 4.19 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.850 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.944 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 251.425 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 252.066 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 252.217 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 253.494 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.11 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 263.253 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.94 MHz
Command     autosyn done; 2.04 sec.
Command   csynth_design done; 6.24 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.83 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.24 seconds; current allocated memory: 263.506 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.91 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 24.68 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 31.79 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 31.56 seconds. CPU system time: 1.63 seconds. Elapsed time: 31.79 seconds; current allocated memory: 266.444 MB.
Command ap_source done; 40.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 20:43:32 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 1 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
Execute     ap_set_clock -name default -period 1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.76 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.026 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:35:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:33:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:33:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.747 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.56 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.56 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.9 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.91 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:34:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_3' (sobel.cpp:65:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:65:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_4' (sobel.cpp:73:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:73:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (sobel.cpp:75:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:75:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.82 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.439 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.572 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:52) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.201 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (sobel.cpp:55:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:67:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:68:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:71:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 250.591 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.22 sec.
Command     elaborate done; 4.28 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.851 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.948 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('pin_a', sobel.cpp:61) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2'
WARNING: [HLS 200-871] Estimated clock period (1.984ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.27ns, effective delay budget: 0.73ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel' consists of the following:	'call' operation ('sumy_a', sobel.cpp:98) to 'crop' [136]  (0.303 ns)
	'add' operation ('add_ln98', sobel.cpp:98) [138]  (0.705 ns)
	'select' operation ('pout_a', sobel.cpp:98) [140]  (0.303 ns)
	'store' operation ('dst_addr_write_ln100', sobel.cpp:100) of variable 'zext_ln38', sobel.cpp:38 on array 'dst' [143]  (0.673 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 251.458 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 252.221 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 252.433 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_19ns_19ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20ns_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20s_20ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_15ns_15ns_15_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 254.168 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.11 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_add_19ns_19ns_19_1_1.
INFO-FLOW: Append model sobel_add_19ns_19ns_19_1_1
INFO-FLOW: Found component sobel_add_18ns_18ns_18_1_1.
INFO-FLOW: Append model sobel_add_18ns_18ns_18_1_1
INFO-FLOW: Found component sobel_add_20ns_20ns_20_1_1.
INFO-FLOW: Append model sobel_add_20ns_20ns_20_1_1
INFO-FLOW: Found component sobel_sub_15ns_15ns_15_2_1.
INFO-FLOW: Append model sobel_sub_15ns_15ns_15_2_1
INFO-FLOW: Found component sobel_add_13ns_13s_13_2_1.
INFO-FLOW: Append model sobel_add_13ns_13s_13_2_1
INFO-FLOW: Found component sobel_add_20s_20ns_20_1_1.
INFO-FLOW: Append model sobel_add_20s_20ns_20_1_1
INFO-FLOW: Found component sobel_add_20ns_20s_20_1_1.
INFO-FLOW: Append model sobel_add_20ns_20s_20_1_1
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_add_19ns_19ns_19_1_1 sobel_add_18ns_18ns_18_1_1 sobel_add_20ns_20ns_20_1_1 sobel_sub_15ns_15ns_15_2_1 sobel_add_13ns_13s_13_2_1 sobel_add_20s_20ns_20_1_1 sobel_add_20ns_20s_20_1_1 sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop sobel
INFO-FLOW: To file: write model sobel_add_19ns_19ns_19_1_1
INFO-FLOW: To file: write model sobel_add_18ns_18ns_18_1_1
INFO-FLOW: To file: write model sobel_add_20ns_20ns_20_1_1
INFO-FLOW: To file: write model sobel_sub_15ns_15ns_15_2_1
INFO-FLOW: To file: write model sobel_add_13ns_13s_13_2_1
INFO-FLOW: To file: write model sobel_add_20s_20ns_20_1_1
INFO-FLOW: To file: write model sobel_add_20ns_20s_20_1_1
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=1.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_19ns_19ns_19_1_1_AddSub_DSP_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_18ns_18ns_18_1_1_AddSub_DSP_1'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20ns_20ns_20_1_1_AddSub_DSP_2'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_sub_15ns_15ns_15_2_1_Adder_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_add_13ns_13s_13_2_1_Adder_1'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20s_20ns_20_1_1_AddSub_DSP_3'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20ns_20s_20_1_1_AddSub_DSP_4'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.24 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 264.157 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 504.03 MHz
Command     autosyn done; 2.47 sec.
Command   csynth_design done; 6.77 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.26 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.77 seconds; current allocated memory: 264.382 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.8 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 28.84 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 35.9 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 35.56 seconds. CPU system time: 1.75 seconds. Elapsed time: 35.9 seconds; current allocated memory: 267.349 MB.
Command ap_source done; 45.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 20:46:32 HKT 2021
Execute     ap_set_clock -name default -period 1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.57 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.68 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 1 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.79 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.84 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:35:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:33:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:33:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.25 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.67 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.67 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.95 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.95 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:34:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_3' (sobel.cpp:66:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:66:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_4' (sobel.cpp:74:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:74:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_5' (sobel.cpp:76:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:76:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_5' (sobel.cpp:76:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:76:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_5' (sobel.cpp:76:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:76:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.95 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.437 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.566 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:53) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 248.185 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (sobel.cpp:56:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:68:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:69:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:72:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.590 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.22 sec.
Command     elaborate done; 4.43 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.849 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.947 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('pin_a', sobel.cpp:62) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_59_2'
WARNING: [HLS 200-871] Estimated clock period (1.984ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.27ns, effective delay budget: 0.73ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel' consists of the following:	'call' operation ('sumy_a', sobel.cpp:97) to 'crop' [136]  (0.303 ns)
	'add' operation ('temp_a', sobel.cpp:98) [138]  (0.705 ns)
	'select' operation ('pout_a', sobel.cpp:99) [140]  (0.303 ns)
	'store' operation ('dst_addr_write_ln101', sobel.cpp:101) of variable 'zext_ln39', sobel.cpp:39 on array 'dst' [143]  (0.673 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 251.457 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 252.220 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 252.432 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_19ns_19ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20ns_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20s_20ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_15ns_15ns_15_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 254.167 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.13 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_add_19ns_19ns_19_1_1.
INFO-FLOW: Append model sobel_add_19ns_19ns_19_1_1
INFO-FLOW: Found component sobel_add_18ns_18ns_18_1_1.
INFO-FLOW: Append model sobel_add_18ns_18ns_18_1_1
INFO-FLOW: Found component sobel_add_20ns_20ns_20_1_1.
INFO-FLOW: Append model sobel_add_20ns_20ns_20_1_1
INFO-FLOW: Found component sobel_sub_15ns_15ns_15_2_1.
INFO-FLOW: Append model sobel_sub_15ns_15ns_15_2_1
INFO-FLOW: Found component sobel_add_13ns_13s_13_2_1.
INFO-FLOW: Append model sobel_add_13ns_13s_13_2_1
INFO-FLOW: Found component sobel_add_20s_20ns_20_1_1.
INFO-FLOW: Append model sobel_add_20s_20ns_20_1_1
INFO-FLOW: Found component sobel_add_20ns_20s_20_1_1.
INFO-FLOW: Append model sobel_add_20ns_20s_20_1_1
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_add_19ns_19ns_19_1_1 sobel_add_18ns_18ns_18_1_1 sobel_add_20ns_20ns_20_1_1 sobel_sub_15ns_15ns_15_2_1 sobel_add_13ns_13s_13_2_1 sobel_add_20s_20ns_20_1_1 sobel_add_20ns_20s_20_1_1 sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop sobel
INFO-FLOW: To file: write model sobel_add_19ns_19ns_19_1_1
INFO-FLOW: To file: write model sobel_add_18ns_18ns_18_1_1
INFO-FLOW: To file: write model sobel_add_20ns_20ns_20_1_1
INFO-FLOW: To file: write model sobel_sub_15ns_15ns_15_2_1
INFO-FLOW: To file: write model sobel_add_13ns_13s_13_2_1
INFO-FLOW: To file: write model sobel_add_20s_20ns_20_1_1
INFO-FLOW: To file: write model sobel_add_20ns_20s_20_1_1
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=1.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_19ns_19ns_19_1_1_AddSub_DSP_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_18ns_18ns_18_1_1_AddSub_DSP_1'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20ns_20ns_20_1_1_AddSub_DSP_2'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_sub_15ns_15ns_15_2_1_Adder_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_add_13ns_13s_13_2_1_Adder_1'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20s_20ns_20_1_1_AddSub_DSP_3'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20ns_20s_20_1_1_AddSub_DSP_4'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.25 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 264.156 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 504.03 MHz
Command     autosyn done; 2.49 sec.
Command   csynth_design done; 6.92 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.49 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.92 seconds; current allocated memory: 264.381 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.69 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 28.07 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 35.03 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 34.7 seconds. CPU system time: 1.73 seconds. Elapsed time: 35.03 seconds; current allocated memory: 267.348 MB.
Command ap_source done; 44.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 20:49:04 HKT 2021
Execute     ap_set_clock -name default -period 1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_part_info done; 1.4 sec.
Command     set_part done; error code: 1; 1.4 sec.
Command   open_solution done; error code: 1; 1.49 sec.
Command ap_source done; error code: 1; 1.5 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 20:49:12 HKT 2021
Execute     ap_set_clock -name default -period 1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.37 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.57 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.69 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.84 seconds; current allocated memory: 224.026 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:41:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:39:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:39:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.28 seconds; current allocated memory: 225.747 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.64 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.64 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.94 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.94 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:40:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_3' (sobel.cpp:72:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:72:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_4' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (sobel.cpp:82:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (sobel.cpp:82:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (sobel.cpp:82:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:82:19)
INFO: [HLS 214-178] Inlining function 'adder(short, short)' into 'sobel(short*, short*, int, int)' (sobel.cpp:40:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.95 seconds; current allocated memory: 227.040 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.041 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.474 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.603 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:59) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.208 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (sobel.cpp:62:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:74:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:75:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:77:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:78:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.614 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.23 sec.
Command     elaborate done; 4.46 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 250.872 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.967 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 251.448 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 252.089 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 252.239 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 253.516 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.11 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.43 seconds; current allocated memory: 263.275 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.94 MHz
Command     autosyn done; 2.25 sec.
Command   csynth_design done; 6.71 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.26 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.71 seconds; current allocated memory: 263.529 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.71 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 24.76 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 31.77 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 31.33 seconds. CPU system time: 1.83 seconds. Elapsed time: 31.77 seconds; current allocated memory: 266.482 MB.
Command ap_source done; 41.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 20:51:25 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.36 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.66 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.86 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.82 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.86 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.12 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.26 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.56 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.56 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.9 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.91 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.84 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.593 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 248.226 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 269.779 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.25 sec.
Command     elaborate done; 4.36 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop_upper 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop adder crop_upper sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop adder crop_upper sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.039 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.134 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.175 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.233 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.270 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.311 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 270.762 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 271.389 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 271.556 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.956 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.218 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 273.288 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop adder crop_upper sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model adder
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop adder crop_upper sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 283.077 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 252.18 MHz
Command     autosyn done; 2.17 sec.
Command   csynth_design done; 6.53 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.53 seconds; current allocated memory: 283.346 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.77 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 24.53 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 31.68 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 31.11 seconds. CPU system time: 2 seconds. Elapsed time: 31.68 seconds; current allocated memory: 286.335 MB.
Command ap_source done; 40.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 20:54:17 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.42 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.62 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.73 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 1 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
Execute     ap_set_clock -name default -period 1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.57 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.77 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.73 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.77 seconds; current allocated memory: 224.026 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.747 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.72 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.72 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.9 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.9 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.99 seconds; current allocated memory: 227.024 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.594 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.227 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.780 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.26 sec.
Command     elaborate done; 4.49 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop_upper 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop adder crop_upper sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop adder crop_upper sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.041 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.139 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.180 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.239 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.275 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.317 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 3 cycles 'load' operation ('pin_a', sobel.cpp:76) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
WARNING: [HLS 200-871] Estimated clock period (1.984ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.27ns, effective delay budget: 0.73ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel' consists of the following:	'call' operation ('sumy_a', sobel.cpp:111) to 'crop' [135]  (0.303 ns)
	'call' operation ('temp_a', sobel.cpp:113) to 'adder' [136]  (0.705 ns)
	'call' operation ('pout_a', sobel.cpp:115) to 'crop_upper' [137]  (0.303 ns)
	'store' operation ('dst_addr_write_ln117', sobel.cpp:117) of variable 'zext_ln53', sobel.cpp:53 on array 'dst' [140]  (0.673 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 270.797 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 271.532 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 271.760 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 272.165 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.426 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'add_13ns_13s_13_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_18ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_19ns_19ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20ns_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_20s_20ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_15ns_15ns_15_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 273.959 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.11 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop adder crop_upper sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_add_19ns_19ns_19_1_1.
INFO-FLOW: Append model sobel_add_19ns_19ns_19_1_1
INFO-FLOW: Found component sobel_add_18ns_18ns_18_1_1.
INFO-FLOW: Append model sobel_add_18ns_18ns_18_1_1
INFO-FLOW: Found component sobel_add_20ns_20ns_20_1_1.
INFO-FLOW: Append model sobel_add_20ns_20ns_20_1_1
INFO-FLOW: Found component sobel_sub_15ns_15ns_15_2_1.
INFO-FLOW: Append model sobel_sub_15ns_15ns_15_2_1
INFO-FLOW: Found component sobel_add_13ns_13s_13_2_1.
INFO-FLOW: Append model sobel_add_13ns_13s_13_2_1
INFO-FLOW: Found component sobel_add_20s_20ns_20_1_1.
INFO-FLOW: Append model sobel_add_20s_20ns_20_1_1
INFO-FLOW: Found component sobel_add_20ns_20s_20_1_1.
INFO-FLOW: Append model sobel_add_20ns_20s_20_1_1
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model adder
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_add_19ns_19ns_19_1_1 sobel_add_18ns_18ns_18_1_1 sobel_add_20ns_20ns_20_1_1 sobel_sub_15ns_15ns_15_2_1 sobel_add_13ns_13s_13_2_1 sobel_add_20s_20ns_20_1_1 sobel_add_20ns_20s_20_1_1 sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop adder crop_upper sobel
INFO-FLOW: To file: write model sobel_add_19ns_19ns_19_1_1
INFO-FLOW: To file: write model sobel_add_18ns_18ns_18_1_1
INFO-FLOW: To file: write model sobel_add_20ns_20ns_20_1_1
INFO-FLOW: To file: write model sobel_sub_15ns_15ns_15_2_1
INFO-FLOW: To file: write model sobel_add_13ns_13s_13_2_1
INFO-FLOW: To file: write model sobel_add_20s_20ns_20_1_1
INFO-FLOW: To file: write model sobel_add_20ns_20s_20_1_1
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=1.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_19ns_19ns_19_1_1_AddSub_DSP_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_18ns_18ns_18_1_1_AddSub_DSP_1'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20ns_20ns_20_1_1_AddSub_DSP_2'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_sub_15ns_15ns_15_2_1_Adder_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_add_13ns_13s_13_2_1_Adder_1'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20s_20ns_20_1_1_AddSub_DSP_3'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'sobel_add_20ns_20s_20_1_1_AddSub_DSP_4'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.25 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=14 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 283.933 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 504.03 MHz
Command     autosyn done; 2.58 sec.
Command   csynth_design done; 7.07 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.58 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.07 seconds; current allocated memory: 284.202 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.77 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 28.66 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 35.7 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 35.41 seconds. CPU system time: 1.69 seconds. Elapsed time: 35.7 seconds; current allocated memory: 287.207 MB.
Command ap_source done; 45.46 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 21:07:48 HKT 2021
Execute     ap_set_clock -name default -period 1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.35 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.67 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 1 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.82 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.82 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.731 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command         ap_eval done; error code: 1; 1.77 sec.
Command       run_link_or_opt done; error code: 1; 1.77 sec.
Command     elaborate done; error code: 1; 2.03 sec.
Command   csynth_design done; error code: 1; 2.04 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.83 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.04 seconds; current allocated memory: 225.767 MB.
Command ap_source done; error code: 1; 4.71 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 21:07:57 HKT 2021
Execute     ap_set_clock -name default -period 1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.34 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.53 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.65 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.8 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.78 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.8 seconds; current allocated memory: 224.026 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.747 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.51 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.51 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.87 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.87 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.75 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 228.454 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.597 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.226 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.748 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.26 sec.
Command     elaborate done; 4.23 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop_lower 
Execute       preproc_iomode -model crop_upper 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop_upper crop_lower adder sobel
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : crop_lower ...
Execute       set_default_model crop_lower 
Execute       apply_spec_resource_limit crop_lower 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop_upper crop_lower adder sobel
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: crop_lower ...
Execute       set_default_model crop_lower 
Execute       cdfg_preprocess -model crop_lower 
Execute       rtl_gen_preprocess crop_lower 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop_upper crop_lower adder sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.987 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.058 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_lower 
Execute       schedule -model crop_lower 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_lower'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_lower'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.099 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.sched.adb -f 
INFO-FLOW: Finish scheduling crop_lower.
Execute       set_default_model crop_lower 
Execute       bind -model crop_lower 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.146 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.bind.adb -f 
INFO-FLOW: Finish binding crop_lower.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.203 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.245 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 270.701 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 271.339 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess crop_lower 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop_upper crop_lower adder sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 271.459 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_lower -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_lower'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 271.800 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_lower -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_lower 
Execute       gen_rtl crop_lower -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_lower 
Execute       syn_report -csynth -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_lower_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_lower_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_lower -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.adb 
Execute       gen_tb_info crop_lower -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 272.062 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 273.152 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop_upper crop_lower adder sobel
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [crop_lower] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model crop_lower
INFO-FLOW: Append model adder
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop_upper crop_lower adder sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model crop_lower
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 282.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.97 MHz
Command     autosyn done; 2.05 sec.
Command   csynth_design done; 6.28 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.84 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.28 seconds; current allocated memory: 283.257 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.83 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.41 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 32.52 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.2 seconds. CPU system time: 1.7 seconds. Elapsed time: 32.52 seconds; current allocated memory: 286.278 MB.
Command ap_source done; 41.42 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 21:17:40 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.34 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.66 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.57 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.86 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.86 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.86 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.26 seconds; current allocated memory: 225.731 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.78 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.78 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.87 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.87 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_3' (sobel.cpp:81:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:81:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_4' (sobel.cpp:89:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:89:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-248] block reshaped array 'sr' on dimension 1 with 720 (sobel.cpp:49:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.09 seconds; current allocated memory: 227.089 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.090 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 229.080 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 228.129 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:68) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 248.726 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (sobel.cpp:71:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:83:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:84:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:86:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:87:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2' in function 'sobel'.
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 270.551 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.36 sec.
Command     elaborate done; 4.72 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop_lower 
Execute       preproc_iomode -model crop_upper 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop_upper crop_lower adder sobel
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : crop_lower ...
Execute       set_default_model crop_lower 
Execute       apply_spec_resource_limit crop_lower 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop_upper crop_lower adder sobel
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: crop_lower ...
Execute       set_default_model crop_lower 
Execute       cdfg_preprocess -model crop_lower 
Execute       rtl_gen_preprocess crop_lower 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop_upper crop_lower adder sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.953 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 271.023 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_lower 
Execute       schedule -model crop_lower 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_lower'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_lower'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.064 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.sched.adb -f 
INFO-FLOW: Finish scheduling crop_lower.
Execute       set_default_model crop_lower 
Execute       bind -model crop_lower 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 271.112 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.bind.adb -f 
INFO-FLOW: Finish binding crop_lower.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.168 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 271.211 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles 'load' operation ('src_load', sobel.cpp:77) on array 'src' within the first cycle (II = 1). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

WARNING: [HLS 200-885] Unable to schedule 'load' operation ('src_load_2', sobel.cpp:77) on array 'src' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles 'load' operation ('src_load', sobel.cpp:77) on array 'src' within the first 2 cycles (II = 2). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles 'load' operation ('src_load', sobel.cpp:77) on array 'src' within the first 3 cycles (II = 3). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 29, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 271.941 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 272.928 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess crop_lower 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop_upper crop_lower adder sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 273.049 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_lower -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_lower'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 273.363 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_lower -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_lower 
Execute       gen_rtl crop_lower -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_lower 
Execute       syn_report -csynth -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_lower_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_lower_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_lower -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.adb 
Execute       gen_tb_info crop_lower -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 273.605 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'sobel' is 23106 from HDL expression: ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_11520ns_11520ns_11520_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_12ns_11_24_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
Command       create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 275.655 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.15 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.16 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop_upper crop_lower adder sobel
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [crop_lower] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_urem_20ns_12ns_11_24_1.
INFO-FLOW: Append model sobel_urem_20ns_12ns_11_24_1
INFO-FLOW: Found component sobel_mul_20ns_22ns_41_1_1.
INFO-FLOW: Append model sobel_mul_20ns_22ns_41_1_1
INFO-FLOW: Found component sobel_sub_11520ns_11520ns_11520_2_1.
INFO-FLOW: Append model sobel_sub_11520ns_11520ns_11520_2_1
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_b_2.
INFO-FLOW: Append model sobel_buffer_b_2
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model crop_lower
INFO-FLOW: Append model adder
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_urem_20ns_12ns_11_24_1 sobel_mul_20ns_22ns_41_1_1 sobel_sub_11520ns_11520ns_11520_2_1 sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_b_2 crop_upper crop_lower adder sobel
INFO-FLOW: To file: write model sobel_urem_20ns_12ns_11_24_1
INFO-FLOW: To file: write model sobel_mul_20ns_22ns_41_1_1
INFO-FLOW: To file: write model sobel_sub_11520ns_11520ns_11520_2_1
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_b_2
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model crop_lower
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'sobel_urem_20ns_12ns_11_24_1_div'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'sobel_mul_20ns_22ns_41_1_1_Multiplier_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'sobel_sub_11520ns_11520ns_11520_2_1_Adder_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_b_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=10 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.81 seconds; current allocated memory: 286.514 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 170.95 MHz
Command     autosyn done; 3.23 sec.
Command   csynth_design done; 7.96 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.41 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.96 seconds; current allocated memory: 286.744 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command   cosim_design done; error code: 1; 133.53 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 132.96 seconds. CPU system time: 0.57 seconds. Elapsed time: 133.53 seconds; current allocated memory: 288.047 MB.
Command ap_source done; error code: 1; 144.18 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 21:20:18 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.38 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.58 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.71 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.83 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.85 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.83 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.67 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.67 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.94 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.94 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_3' (sobel.cpp:81:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:81:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_4' (sobel.cpp:89:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:89:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-248] cyclic reshaped array 'sr' on dimension 1 with 3 (sobel.cpp:49:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.99 seconds; current allocated memory: 227.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.106 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.608 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.707 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:68) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 248.400 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (sobel.cpp:71:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:83:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:84:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:86:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:87:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2' in function 'sobel'.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 270.065 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.3 sec.
Command     elaborate done; 4.53 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop_lower 
Execute       preproc_iomode -model crop_upper 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop_upper crop_lower adder sobel
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : crop_lower ...
Execute       set_default_model crop_lower 
Execute       apply_spec_resource_limit crop_lower 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop_upper crop_lower adder sobel
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: crop_lower ...
Execute       set_default_model crop_lower 
Execute       cdfg_preprocess -model crop_lower 
Execute       rtl_gen_preprocess crop_lower 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop_upper crop_lower adder sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.302 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.372 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_lower 
Execute       schedule -model crop_lower 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_lower'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_lower'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.413 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.sched.adb -f 
INFO-FLOW: Finish scheduling crop_lower.
Execute       set_default_model crop_lower 
Execute       bind -model crop_lower 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.477 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.bind.adb -f 
INFO-FLOW: Finish binding crop_lower.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.517 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.560 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 25, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
WARNING: [HLS 200-871] Estimated clock period (8.21038ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'sobel' consists of the following:	'phi' operation ('add_ln7326', sobel.cpp:73) with incoming values : ('add_ln73', sobel.cpp:73) [28]  (0 ns)
	'select' operation ('row', sobel.cpp:74) [59]  (0.303 ns)
	'add' operation ('add_ln76_1', sobel.cpp:76) [72]  (0.797 ns)
	'add' operation ('add_ln76', sobel.cpp:76) [74]  (0.809 ns)
	'add' operation ('add_ln78', sobel.cpp:78) [100]  (0.809 ns)
	'mul' operation ('mul_ln79', sobel.cpp:79) [103]  (2.51 ns)
	'getelementptr' operation ('src_addr_1', sobel.cpp:79) [106]  (0 ns)
	'load' operation ('src_load_1', sobel.cpp:79) on array 'src' [107]  (2.98 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 271.207 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 272.102 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess crop_lower 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop_upper crop_lower adder sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 272.207 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_lower -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_lower'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.521 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_lower -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_lower 
Execute       gen_rtl crop_lower -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_lower 
Execute       syn_report -csynth -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_lower_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_lower_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_lower -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.adb 
Execute       gen_tb_info crop_lower -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 272.747 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_3ns_2_24_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 274.700 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.14 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.22 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop_upper crop_lower adder sobel
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [crop_lower] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_urem_20ns_3ns_2_24_1.
INFO-FLOW: Append model sobel_urem_20ns_3ns_2_24_1
INFO-FLOW: Found component sobel_mul_20ns_22ns_41_1_1.
INFO-FLOW: Append model sobel_mul_20ns_22ns_41_1_1
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model crop_lower
INFO-FLOW: Append model adder
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_urem_20ns_3ns_2_24_1 sobel_mul_20ns_22ns_41_1_1 sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop_upper crop_lower adder sobel
INFO-FLOW: To file: write model sobel_urem_20ns_3ns_2_24_1
INFO-FLOW: To file: write model sobel_mul_20ns_22ns_41_1_1
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model crop_lower
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'sobel_urem_20ns_3ns_2_24_1_div'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'sobel_mul_20ns_22ns_41_1_1_Multiplier_0'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=9 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.85 seconds; current allocated memory: 285.352 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.80 MHz
Command     autosyn done; 2.85 sec.
Command   csynth_design done; 7.39 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.94 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.39 seconds; current allocated memory: 285.624 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.43 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 46.04 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 52.84 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 52.44 seconds. CPU system time: 1.77 seconds. Elapsed time: 52.84 seconds; current allocated memory: 288.644 MB.
Command ap_source done; 62.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 21:22:05 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.39 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.58 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.71 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.83 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.84 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.27 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.64 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.64 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.93 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.93 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_3' (sobel.cpp:81:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:81:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_4' (sobel.cpp:89:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:89:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_5' (sobel.cpp:91:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:91:19)
INFO: [HLS 214-248] cyclic reshaped array 'dst' on dimension 1 with 2 (sobel.cpp:49:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.98 seconds; current allocated memory: 227.158 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.159 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.677 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.768 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:68) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 248.462 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (sobel.cpp:71:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:83:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:84:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:86:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:87:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2' in function 'sobel'.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 270.133 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.29 sec.
Command     elaborate done; 4.54 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop_lower 
Execute       preproc_iomode -model crop_upper 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop_upper crop_lower adder sobel
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : crop_lower ...
Execute       set_default_model crop_lower 
Execute       apply_spec_resource_limit crop_lower 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop_upper crop_lower adder sobel
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: crop_lower ...
Execute       set_default_model crop_lower 
Execute       cdfg_preprocess -model crop_lower 
Execute       rtl_gen_preprocess crop_lower 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop_upper crop_lower adder sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.370 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.440 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_lower 
Execute       schedule -model crop_lower 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_lower'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_lower'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.481 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.sched.adb -f 
INFO-FLOW: Finish scheduling crop_lower.
Execute       set_default_model crop_lower 
Execute       bind -model crop_lower 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.529 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.bind.adb -f 
INFO-FLOW: Finish binding crop_lower.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.585 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.627 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
WARNING: [HLS 200-880] The II Violation in module 'sobel' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('dst_addr_write_ln120', sobel.cpp:120) of variable 'or_ln120_1', sobel.cpp:120 on array 'dst' and 'load' operation ('dst_load', sobel.cpp:120) on array 'dst'.
WARNING: [HLS 200-880] The II Violation in module 'sobel' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('dst_addr_1_write_ln136', sobel.cpp:136) of variable 'or_ln136_1', sobel.cpp:136 on array 'dst' and 'load' operation ('dst_load', sobel.cpp:120) on array 'dst'.
WARNING: [HLS 200-880] The II Violation in module 'sobel' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('dst_addr_1_write_ln136', sobel.cpp:136) of variable 'or_ln136_1', sobel.cpp:136 on array 'dst' and 'load' operation ('dst_load', sobel.cpp:120) on array 'dst'.
WARNING: [SCHED 204-63] Unable to schedule 'store' operation ('dst_addr_write_ln120', sobel.cpp:120) of variable 'or_ln120_1', sobel.cpp:120 on array 'dst' within the first 4 cycles (II = 4).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
WARNING: [HLS 200-876] Unable to schedule the whole 2 cycles 'load' operation ('dst_load_1', sobel.cpp:136) on array 'dst' within the first 5 cycles (II = 4). Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.

INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 7, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 271.210 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 271.994 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess crop_lower 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop_upper crop_lower adder sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 272.099 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_lower -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_lower'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.397 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_lower -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_lower 
Execute       gen_rtl crop_lower -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_lower 
Execute       syn_report -csynth -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_lower_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_lower_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_lower -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.adb 
Execute       gen_tb_info crop_lower -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.623 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 273.952 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop_upper crop_lower adder sobel
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [crop_lower] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model crop_lower
INFO-FLOW: Append model adder
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 crop_upper crop_lower adder sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model crop_lower
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 284.232 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 252.18 MHz
Command     autosyn done; 2.36 sec.
Command   csynth_design done; 6.91 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.38 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.91 seconds; current allocated memory: 284.493 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.03 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 46.13 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 52.64 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 52.29 seconds. CPU system time: 1.8 seconds. Elapsed time: 52.64 seconds; current allocated memory: 287.477 MB.
Command ap_source done; 62.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 21:38:37 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.37 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.56 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.69 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.85 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.86 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.85 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.59 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.6 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.92 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.93 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.9 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.454 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.597 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.226 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.747 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.26 sec.
Command     elaborate done; 4.38 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop_lower 
Execute       preproc_iomode -model crop_upper 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop_upper crop_lower adder sobel
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : crop_lower ...
Execute       set_default_model crop_lower 
Execute       apply_spec_resource_limit crop_lower 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop_upper crop_lower adder sobel
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: crop_lower ...
Execute       set_default_model crop_lower 
Execute       cdfg_preprocess -model crop_lower 
Execute       rtl_gen_preprocess crop_lower 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop_upper crop_lower adder sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 269.987 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.057 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_lower 
Execute       schedule -model crop_lower 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_lower'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_lower'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.098 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.sched.adb -f 
INFO-FLOW: Finish scheduling crop_lower.
Execute       set_default_model crop_lower 
Execute       bind -model crop_lower 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.162 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.bind.adb -f 
INFO-FLOW: Finish binding crop_lower.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.202 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.245 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 270.701 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 271.337 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess crop_lower 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop_upper crop_lower adder sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 271.473 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_lower' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_lower -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_lower'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.799 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_lower -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_lower 
Execute       gen_rtl crop_lower -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_lower 
Execute       syn_report -csynth -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_lower_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_lower_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_lower -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_lower -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.adb 
Execute       gen_tb_info crop_lower -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.045 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 273.151 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop_upper crop_lower adder sobel
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [crop_lower] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model crop_lower
INFO-FLOW: Append model adder
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop_upper crop_lower adder sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model crop_lower
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_lower.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 282.956 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 248.97 MHz
Command     autosyn done; 2.08 sec.
Command   csynth_design done; 6.46 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.05 seconds. CPU system time: 0.41 seconds. Elapsed time: 6.46 seconds; current allocated memory: 283.255 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.77 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.37 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 32.43 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 32.22 seconds. CPU system time: 1.6 seconds. Elapsed time: 32.43 seconds; current allocated memory: 286.276 MB.
Command ap_source done; 41.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Mon Jun 07 21:40:00 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.38 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.15 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.57 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.7 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.62 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.89 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.91 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.89 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.24 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.58 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.58 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.9 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.91 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.83 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 227.593 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.226 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.779 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.26 sec.
Command     elaborate done; 4.34 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop_upper 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop adder crop_upper sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop adder crop_upper sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.040 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.135 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.175 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.234 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.270 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.312 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 270.762 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 271.389 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 271.557 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.957 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.218 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 273.288 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop adder crop_upper sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model adder
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop adder crop_upper sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 283.061 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 252.18 MHz
Command     autosyn done; 2.13 sec.
Command   csynth_design done; 6.47 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.02 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.47 seconds; current allocated memory: 283.330 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.38 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.72 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 24.95 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 31.96 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 31.69 seconds. CPU system time: 1.68 seconds. Elapsed time: 31.96 seconds; current allocated memory: 286.351 MB.
Command ap_source done; 41.21 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Wed Jun 09 15:11:43 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.61 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.73 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.74 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.7 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.74 seconds; current allocated memory: 224.025 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 224.199 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.62 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.62 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.98 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.98 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.95 seconds; current allocated memory: 227.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.024 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.593 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.226 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 269.779 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.25 sec.
Command     elaborate done; 4.44 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop_upper 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop adder crop_upper sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop adder crop_upper sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.039 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.134 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.174 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.233 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.269 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.311 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 270.762 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 271.388 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 271.556 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 271.955 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 272.217 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 273.287 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop adder crop_upper sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model adder
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop adder crop_upper sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 283.060 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 252.18 MHz
Command     autosyn done; 2.17 sec.
Command   csynth_design done; 6.62 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.16 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.62 seconds; current allocated memory: 283.328 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.39 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.69 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 24.76 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 31.89 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 31.58 seconds. CPU system time: 1.73 seconds. Elapsed time: 31.89 seconds; current allocated memory: 286.334 MB.
Command ap_source done; 41.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Sat Jun 12 14:56:16 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.72 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.28 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.04 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.17 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.13 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.25 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.69 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.9 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.78 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.9 seconds; current allocated memory: 240.053 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 240.226 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 241.772 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.46 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.46 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.15 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.11 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_75_1' (sobel.cpp:75:19) in function 'sobel' partially with a factor of 2 (sobel.cpp:75:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_3' (sobel.cpp:84:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:84:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_4' (sobel.cpp:92:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:92:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_3' (sobel.cpp:84:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:84:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_4' (sobel.cpp:92:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:92:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_5' (sobel.cpp:94:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:94:19)
INFO: [HLS 214-248] block partitioned array 'sr' on dimension 1 with 2 (sobel.cpp:48:38)
INFO: [HLS 214-248] block partitioned array 'dst' on dimension 1 with 2 (sobel.cpp:50:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.88 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.23 seconds; current allocated memory: 243.475 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 243.476 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 245.189 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 244.220 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:70) in dimension 1 completely.
Command         transform done; 0.15 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sobel.cpp:73:15) to (sobel.cpp:103:19) in function 'sobel'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sobel.cpp:73:15) to (sobel.cpp:103:19) in function 'sobel'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 265.191 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (sobel.cpp:73:6) in function 'sobel' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:86:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:87:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:89:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:90:41)
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_75_1' (sobel.cpp:73) in function 'sobel': loop nest is not flattened.
Command         transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 287.475 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.52 sec.
Command     elaborate done; 5.98 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop_upper 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop adder crop_upper sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop adder crop_upper sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.737 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.832 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.873 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.916 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 287.968 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.039 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
WARNING: [HLS 200-880] The II Violation in module 'sobel' (loop 'VITIS_LOOP_77_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('dst_0_addr_3_write_ln135', sobel.cpp:135) of variable 'zext_ln65_1', sobel.cpp:65 on array 'dst_0' and 'store' operation ('dst_0_addr_1_write_ln121', sobel.cpp:121) of variable 'zext_ln56_1', sobel.cpp:56 on array 'dst_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 69, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 289.262 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 291.125 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.52 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 291.247 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 291.619 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.817 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_20ns_20_24_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_21ns_20ns_21_25_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_20ns_64_68_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 295.375 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Command       gen_rtl done; 0.23 sec.
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.63 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Command       syn_report done; 0.22 sec.
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop adder crop_upper sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_urem_20ns_20ns_20_24_1.
INFO-FLOW: Append model sobel_urem_20ns_20ns_20_24_1
INFO-FLOW: Found component sobel_urem_64s_20ns_64_68_1.
INFO-FLOW: Append model sobel_urem_64s_20ns_64_68_1
INFO-FLOW: Found component sobel_urem_21ns_20ns_21_25_1.
INFO-FLOW: Append model sobel_urem_21ns_20ns_21_25_1
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_21_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_21_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model adder
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_urem_20ns_20ns_20_24_1 sobel_urem_64s_20ns_64_68_1 sobel_urem_21ns_20ns_21_25_1 sobel_mul_mul_10ns_12ns_21_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop adder crop_upper sobel
INFO-FLOW: To file: write model sobel_urem_20ns_20ns_20_24_1
INFO-FLOW: To file: write model sobel_urem_64s_20ns_64_68_1
INFO-FLOW: To file: write model sobel_urem_21ns_20ns_21_25_1
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_21_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'sobel_urem_20ns_20ns_20_24_1_div'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'sobel_urem_64s_20ns_64_68_1_div'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'sobel_urem_21ns_20ns_21_25_1_div'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.31 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.2 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=10 #gSsdmPorts=10
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.73 seconds; current allocated memory: 308.492 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 164.17 MHz
Command     autosyn done; 4.84 sec.
Command   csynth_design done; 10.83 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.22 seconds. CPU system time: 0.59 seconds. Elapsed time: 10.83 seconds; current allocated memory: 308.912 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.46 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.75 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 119.05 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 127.2 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 127.66 seconds. CPU system time: 2.78 seconds. Elapsed time: 127.2 seconds; current allocated memory: 311.651 MB.
Command ap_source done; 141.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1 opened at Sat Jun 12 14:59:04 HKT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lduac/Software/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.55 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.16 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.83 sec.
Execute     ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.07 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/lduac/Software/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/lduac/Software/Xilinx/Vivado/2020.2/data:/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcu50:-fsvh2104:-2-e 
Execute       import_lib /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.94 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.8 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.94 seconds; current allocated memory: 240.038 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 240.212 MB.
INFO: [HLS 200-10] Analyzing design file 'sobel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sobel.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang sobel.cpp -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top sobel -name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=sobel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/all.directive.json -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang-tidy.sobel.pp.0.cpp.err.log 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Command       ap_part_info done; 0.11 sec.
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.sobel.pp.0.cpp.err.log 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sobel.cpp:49:9
WARNING: [HLS 207-5301] unused parameter 'rows': sobel.cpp:47:108
WARNING: [HLS 207-5301] unused parameter 'cols': sobel.cpp:47:118
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.28 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.39 seconds; current allocated memory: 241.759 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.g.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.35 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.35 sec.
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel -reflow-float-conversion -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.24 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.25 sec.
Execute       run_link_or_opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel 
Execute         ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel -mllvm -hls-db-dir -mllvm /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.lto.bc > /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sobel.cpp:48:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (sobel.cpp:80:21) in function 'sobel' completely with a factor of 2 (sobel.cpp:80:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (sobel.cpp:88:21) in function 'sobel' completely with a factor of 3 (sobel.cpp:88:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_5' (sobel.cpp:90:19) in function 'sobel' completely with a factor of 2 (sobel.cpp:90:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.62 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.96 seconds; current allocated memory: 243.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 243.021 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.0.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 244.444 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.591 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.g.1.bc to /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'buffer_a' (sobel.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_b' (sobel.cpp:67) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 264.225 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.2.bc -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (sobel.cpp:70:6) in function 'sobel'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[1]' (sobel.cpp:82:39)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[1]' (sobel.cpp:83:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_a[2]' (sobel.cpp:85:41)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_b[2]' (sobel.cpp:86:41)
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2' in function 'sobel'.
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 285.777 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.31 sec.
Command     elaborate done; 5.67 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel' ...
Execute       ap_set_top_model sobel 
Execute       get_model_list sobel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel 
Execute       preproc_iomode -model crop_upper 
Execute       preproc_iomode -model adder 
Execute       preproc_iomode -model crop 
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Model list for configure: crop adder crop_upper sobel
INFO-FLOW: Configuring Module : crop ...
Execute       set_default_model crop 
Execute       apply_spec_resource_limit crop 
INFO-FLOW: Configuring Module : adder ...
Execute       set_default_model adder 
Execute       apply_spec_resource_limit adder 
INFO-FLOW: Configuring Module : crop_upper ...
Execute       set_default_model crop_upper 
Execute       apply_spec_resource_limit crop_upper 
INFO-FLOW: Configuring Module : sobel ...
Execute       set_default_model sobel 
Execute       apply_spec_resource_limit sobel 
INFO-FLOW: Model list for preprocess: crop adder crop_upper sobel
INFO-FLOW: Preprocessing Module: crop ...
Execute       set_default_model crop 
Execute       cdfg_preprocess -model crop 
Execute       rtl_gen_preprocess crop 
INFO-FLOW: Preprocessing Module: adder ...
Execute       set_default_model adder 
Execute       cdfg_preprocess -model adder 
Execute       rtl_gen_preprocess adder 
INFO-FLOW: Preprocessing Module: crop_upper ...
Execute       set_default_model crop_upper 
Execute       cdfg_preprocess -model crop_upper 
Execute       rtl_gen_preprocess crop_upper 
INFO-FLOW: Preprocessing Module: sobel ...
Execute       set_default_model sobel 
Execute       cdfg_preprocess -model sobel 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for synthesis: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop 
Execute       schedule -model crop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 286.037 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.sched.adb -f 
INFO-FLOW: Finish scheduling crop.
Execute       set_default_model crop 
Execute       bind -model crop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 286.132 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.bind.adb -f 
INFO-FLOW: Finish binding crop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder 
Execute       schedule -model adder 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adder'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'adder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 286.173 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.sched.adb -f 
INFO-FLOW: Finish scheduling adder.
Execute       set_default_model adder 
Execute       bind -model adder 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 286.232 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.bind.adb -f 
INFO-FLOW: Finish binding adder.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crop_upper 
Execute       schedule -model crop_upper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'crop_upper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'crop_upper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 286.268 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.sched.adb -f 
INFO-FLOW: Finish scheduling crop_upper.
Execute       set_default_model crop_upper 
Execute       bind -model crop_upper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 286.309 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.bind.adb -f 
INFO-FLOW: Finish binding crop_upper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel 
Execute       schedule -model sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln73) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_72_1_VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 286.760 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel.
Execute       set_default_model sobel 
Execute       bind -model sobel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 287.387 MB.
Execute       syn_report -verbosereport -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.bind.adb -f 
INFO-FLOW: Finish binding sobel.
Execute       get_model_list sobel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess crop 
Execute       rtl_gen_preprocess adder 
Execute       rtl_gen_preprocess crop_upper 
Execute       rtl_gen_preprocess sobel 
INFO-FLOW: Model list for RTL generation: crop adder crop_upper sobel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 287.554 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop 
Execute       gen_rtl crop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop 
Execute       syn_report -csynth -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.adb 
Execute       gen_tb_info crop -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.954 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_adder 
Execute       gen_rtl adder -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_adder 
Execute       syn_report -csynth -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/adder_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.adb 
Execute       gen_tb_info adder -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crop_upper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crop_upper -top_prefix sobel_ -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'crop_upper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 288.216 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl crop_upper -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel_crop_upper 
Execute       gen_rtl crop_upper -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel_crop_upper 
Execute       syn_report -csynth -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/crop_upper_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model crop_upper -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model crop_upper -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.adb 
Execute       gen_tb_info crop_upper -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel -top_prefix  -sub_prefix sobel_ -mg_file /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/src' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/dst' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sobel/rows' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sobel/cols' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 289.286 MB.
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vhdl -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/vhdl/sobel 
Execute       gen_rtl sobel -istop -style xilinx -f -lang vlog -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/verilog/sobel 
Execute       syn_report -csynth -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/sobel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -model sobel -f -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.adb 
Execute       gen_tb_info sobel -p /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel 
Execute       export_constraint_db -f -tool general -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       syn_report -designview -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml 
Execute       syn_report -csynthDesign -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel -o /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain sobel 
INFO-FLOW: Model list for RTL component generation: crop adder crop_upper sobel
INFO-FLOW: Handling components in module [crop] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
INFO-FLOW: Handling components in module [adder] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
INFO-FLOW: Handling components in module [crop_upper] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
INFO-FLOW: Handling components in module [sobel] ... 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: Found component sobel_mul_mul_10ns_12ns_20_4_1.
INFO-FLOW: Append model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: Found component sobel_buffer_a_1.
INFO-FLOW: Append model sobel_buffer_a_1
INFO-FLOW: Found component sobel_buffer_a_2.
INFO-FLOW: Append model sobel_buffer_a_2
INFO-FLOW: Append model crop
INFO-FLOW: Append model adder
INFO-FLOW: Append model crop_upper
INFO-FLOW: Append model sobel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_mul_mul_10ns_12ns_20_4_1 sobel_buffer_a_1 sobel_buffer_a_2 crop adder crop_upper sobel
INFO-FLOW: To file: write model sobel_mul_mul_10ns_12ns_20_4_1
INFO-FLOW: To file: write model sobel_buffer_a_1
INFO-FLOW: To file: write model sobel_buffer_a_2
INFO-FLOW: To file: write model crop
INFO-FLOW: To file: write model adder
INFO-FLOW: To file: write model crop_upper
INFO-FLOW: To file: write model sobel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): sobel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_1_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'sobel_buffer_a_2_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel xml_exists=1
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.compgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=6
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/adder.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/crop_upper.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.constraint.tcl 
Execute       sc_get_clocks sobel 
Execute       source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 299.091 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model sobel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 252.18 MHz
Command     autosyn done; 2.54 sec.
Command   csynth_design done; 8.22 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.63 seconds. CPU system time: 0.58 seconds. Elapsed time: 8.22 seconds; current allocated memory: 299.359 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel_test.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.46 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel.cpp /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/sobel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.rtl_wrap.cfg.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.76 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
Execute     source /home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/.autopilot/db/sobel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 29.07 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 37.03 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 36.28 seconds. CPU system time: 2.62 seconds. Elapsed time: 37.03 seconds; current allocated memory: 302.349 MB.
Command ap_source done; 48.44 sec.
Execute cleanup_all 
