[
    {
        "age": null,
        "album": "",
        "author": "/u/Jacko10101010101",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-28T23:21:50.204964+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-28T21:21:12+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1mbss5a/linux_616_release_main_changes_arm_riscv_and_mips/\"> <img src=\"https://external-preview.redd.it/OmO1ofy-KJ66gmNdUEru9Oq-oUVXDpM4Rr5SKTQitbs.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=1565eff29e7c79c8be6d925d95940663d3c7518a\" alt=\"Linux 6.16 Release - Main changes, Arm, RISC-V, and MIPS architectures - CNX Software\" title=\"Linux 6.16 Release - Main changes, Arm, RISC-V, and MIPS architectures - CNX Software\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Jacko10101010101\"> /u/Jacko10101010101 </a> <br/> <span><a href=\"https://www.cnx-software.com/2025/07/28/linux-6-16-release-main-changes-arm-risc-v-and-mips-architectures/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mbss5a/linux_616_release_main_changes_arm_riscv_and_mips/\">[comments]</a></span> </td></tr></table>",
        "id": 3221074,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mbss5a/linux_616_release_main_changes_arm_riscv_and_mips",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/OmO1ofy-KJ66gmNdUEru9Oq-oUVXDpM4Rr5SKTQitbs.jpeg?width=640&crop=smart&auto=webp&s=1565eff29e7c79c8be6d925d95940663d3c7518a",
        "title": "Linux 6.16 Release - Main changes, Arm, RISC-V, and MIPS architectures - CNX Software",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/EducationRemote7388",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-28T15:50:58.429259+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-28T13:32:14+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey,</p> <p>I&#39;m working with a <strong>Milk-V Duo 256M</strong> board, which uses the Sophon SG2002 chip. My understanding is that this chip includes <strong>two RISC-V C906 cores</strong>.</p> <p>However, when I run <code>lscpu</code> on my board&#39;s Linux environment, I only see one CPU listed:</p> <p><code>lscpu Architecture: riscv64</code></p> <p><code>Byte Order: Little Endian</code></p> <p><code>CPU(s): 1</code></p> <p><code>On-line CPU(s) list: 0</code></p> <p><code>Thread(s) per core: 1</code></p> <p><code>Core(s) per socket: 1</code></p> <p><code>Socket(s): 1</code></p> <ol> <li>My main question is: <strong>How can I get the second RISC-V C906 core recognized and utilized by the Linux operating system on the Milk-V Duo 256M?</strong></li> <li>Is it possible to write a C code that can access other cores when Linux is running on this core?</li> <li>Is it possible to run something on the ARM core from the RISC-V side?</li> <li>What about t",
        "id": 3217803,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mbg9ti/milkv_duo_256m_how_to_enable_and_utilize_both",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Milk-V Duo 256M - How to Enable and Utilize Both RISC-V Cores?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/mark-feuer",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-28T05:29:39.350384+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-28T04:49:46+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1mb77i2/lilygo_tdisplay_with_dual_riscv_k230s_has_arrived/\"> <img src=\"https://b.thumbs.redditmedia.com/H4n-y1WVUTf95fvJiR5yh6UkW5XKzSWkwG8FDaq-mzA.jpg\" alt=\"Lilygo T-Display with dual RISC-V K230s has arrived\" title=\"Lilygo T-Display with dual RISC-V K230s has arrived\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/mark-feuer\"> /u/mark-feuer </a> <br/> <span><a href=\"https://www.reddit.com/gallery/1mb77i2\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1mb77i2/lilygo_tdisplay_with_dual_riscv_k230s_has_arrived/\">[comments]</a></span> </td></tr></table>",
        "id": 3214570,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mb77i2/lilygo_tdisplay_with_dual_riscv_k230s_has_arrived",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/H4n-y1WVUTf95fvJiR5yh6UkW5XKzSWkwG8FDaq-mzA.jpg",
        "title": "Lilygo T-Display with dual RISC-V K230s has arrived",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/anon417567",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-28T05:29:39.565440+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-28T03:17:16+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey all I want to drop `no-mmc` `no-sd` `no-sdio` properties from arch/riscv/boot/dts/starfive/jh7110-common.dtsi affecting:</p> <p>StarFive VisionFive2 1.2a</p> <p>StarFive VisionFive2 1.3b</p> <p>Milk-V Mars</p> <p>DeepComputing Framework 13 v01</p> <p>Pine64 Star64</p> <p>and probably more boards that aren&#39;t upstream yet. If you&#39;ve got one of &#39;em, let us know here by removing `no-mmc` `no-sd` `no-sdio` properties with Linux Kernel 6.12+ (as of this post 6.16 was just released). Are there new errors or problems with eMMC / SD Card on mmc0 and mmc1 interfaces?</p> <p>I can post an upstream U-Boot build with just these changes if you know how to flash firmware but are not technically inclined to dig around in devicetree, and probably there&#39;s a 1-liner shell command to strip these out of an existing dtb (?)</p> <p>Hopeful to get some testing reports and include the results in an upstream patch for 6.17-rc1</p> </div><!-- SC_ON --> &#32;",
        "id": 3214571,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1mb5hup/call_for_linux_testing_jh7110_mmc_interfaces_drop",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "call for Linux testing JH7110 mmc interfaces: drop no-mmc no-sd no-sdio properties",
        "vote": 0
    }
]