{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711611641865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711611641866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 14:40:41 2024 " "Processing started: Thu Mar 28 14:40:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711611641866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711611641866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_task1 -c lab2_task1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_task1 -c lab2_task1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711611641866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711611642140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711611642140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_task1.v 2 2 " "Found 2 design units, including 2 entities, in source file lab2_task1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_task1 " "Found entity 1: lab2_task1" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711611649809 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_flipflop " "Found entity 2: D_flipflop" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711611649809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711611649809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2_task1 " "Elaborating entity \"lab2_task1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711611649840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 8 lab2_task1.v(5) " "Verilog HDL assignment warning at lab2_task1.v(5): truncated value with size 18 to match size of target (8)" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711611649841 "|lab2_task1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[17..1\] lab2_task1.v(4) " "Output port \"LEDG\[17..1\]\" at lab2_task1.v(4) has no driver" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711611649841 "|lab2_task1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flipflop D_flipflop:DUT " "Elaborating entity \"D_flipflop\" for hierarchy \"D_flipflop:DUT\"" {  } { { "lab2_task1.v" "DUT" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711611649842 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[10\] GND " "Pin \"LEDG\[10\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[11\] GND " "Pin \"LEDG\[11\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[12\] GND " "Pin \"LEDG\[12\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[13\] GND " "Pin \"LEDG\[13\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[14\] GND " "Pin \"LEDG\[14\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[15\] GND " "Pin \"LEDG\[15\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[16\] GND " "Pin \"LEDG\[16\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[17\] GND " "Pin \"LEDG\[17\]\" is stuck at GND" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711611650159 "|lab2_task1|LEDG[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711611650159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711611650215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711611650600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711611650600 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711611650627 "|lab2_task1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711611650627 "|lab2_task1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711611650627 "|lab2_task1|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711611650627 "|lab2_task1|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711611650627 "|lab2_task1|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711611650627 "|lab2_task1|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711611650627 "|lab2_task1|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711611650627 "|lab2_task1|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711611650627 "|lab2_task1|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "lab2_task1.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week2/task1/lab2_task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711611650627 "|lab2_task1|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711611650627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711611650627 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711611650627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711611650627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711611650627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711611650646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 14:40:50 2024 " "Processing ended: Thu Mar 28 14:40:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711611650646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711611650646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711611650646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711611650646 ""}
