INFO: [VRFC 10-163] Analyzing VHDL file "/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.srcs/sources_1/bd/design_1/ipshared/bbbc/src/axi_dynclk_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_dynclk_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.srcs/sources_1/bd/design_1/ipshared/bbbc/src/axi_dynclk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_dynclk'
WARNING: [VRFC 10-3093] actual for formal port 'rst' is neither a static name nor a globally static expression [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.srcs/sources_1/bd/design_1/ipshared/bbbc/src/axi_dynclk.vhd:225]
WARNING: [VRFC 10-3093] actual for formal port 's1_clkout0' is neither a static name nor a globally static expression [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.srcs/sources_1/bd/design_1/ipshared/bbbc/src/axi_dynclk.vhd:227]
WARNING: [VRFC 10-3093] actual for formal port 's1_clkfbout' is neither a static name nor a globally static expression [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.srcs/sources_1/bd/design_1/ipshared/bbbc/src/axi_dynclk.vhd:228]
WARNING: [VRFC 10-3093] actual for formal port 's1_lock' is neither a static name nor a globally static expression [/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.srcs/sources_1/bd/design_1/ipshared/bbbc/src/axi_dynclk.vhd:230]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_dynclk_0_0/sim/design_1_axi_dynclk_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dynclk_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_vdma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_vdma_1_0/sim/design_1_axi_vdma_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_vdma_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/sim/bd_d10d_r_sync_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_d10d_r_sync_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_150M_0/sim/design_1_proc_sys_reset_150M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_150M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/guohui/Work/vivado_prj/mipi-hdmi-vivado-prj/mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_v_tc_0_0'
