VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c2670.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: c2670

# Loading Architecture Description
# Loading Architecture Description took 0.40 seconds (max_rss 79.7 MiB, delta_rss +64.5 MiB)

Timing analysis: ON
Circuit netlist file: c2670.net
Circuit placement file: c2670.place
Circuit routing file: c2670.route
Circuit SDC file: c2670.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 5.29 seconds (max_rss 953.2 MiB, delta_rss +873.5 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c2670.blif
# Load circuit
Found constant-zero generator 'G2592'
# Load circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 11 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 338
    .input :     157
    .output:      64
    0-LUT  :       1
    6-LUT  :     116
  Nets  : 274
    Avg Fanout:     2.1
    Max Fanout:    17.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 851
  Timing Graph Edges: 1090
  Timing Graph Levels: 12
# Build Timing Graph took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'c2670.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c2670.blif'.

After removing unused inputs...
	total blocks: 338, total nets: 274, total inputs: 157, total outputs: 64
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    13/338       3%                            1     6 x 4     
    26/338       7%                            2     7 x 5     
    39/338      11%                            3     7 x 5     
    52/338      15%                            3     7 x 5     
    65/338      19%                            4     8 x 6     
    78/338      23%                            5     8 x 6     
    91/338      26%                            6     8 x 6     
   104/338      30%                            7     9 x 7     
   117/338      34%                           10    10 x 7     
   130/338      38%                           23    11 x 8     
   143/338      42%                           36    12 x 9     
   156/338      46%                           49    14 x 10    
   169/338      50%                           62    16 x 12    
   182/338      53%                           75    18 x 13    
   195/338      57%                           88    20 x 15    
   208/338      61%                          101    21 x 16    
   221/338      65%                          114    23 x 17    
   234/338      69%                          127    25 x 19    
   247/338      73%                          140    27 x 20    
   260/338      76%                          153    29 x 21    
   273/338      80%                          166    31 x 23    
   286/338      84%                          179    33 x 24    
   299/338      88%                          192    35 x 26    
   312/338      92%                          205    36 x 27    
   325/338      96%                          218    38 x 28    
   338/338     100%                          231    40 x 30    
Incr Slack updates 1 in 6.472e-06 sec
Full Max Req/Worst Slack updates 1 in 2.776e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.5349e-05 sec
FPGA sized to 40 x 30 (auto)
Device Utilization: 0.10 (target 1.00)
	Block Utilization: 0.99 Type: io
	Block Utilization: 0.01 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        221                               0.289593                     0.710407   
       PLL          0                                      0                            0   
       LAB         11                                24.9091                            7   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 40 out of 274 nets, 234 nets not absorbed.

Netlist conversion complete.

# Packing took 0.27 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'c2670.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.040293 seconds).
Warning 3: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 977.5 MiB, delta_rss +24.4 MiB)
Warning 4: Netlist contains 1 global net to non-global architecture pin connections
Warning 5: Logic block #10 (G2592) has only 1 output pin 'G2592.data_out[6]'. It may be a constant generator.

Pb types usage...
  io         : 221
   pad       : 221
    inpad    : 157
    outpad   : 64
  LAB        : 11
   alm       : 72
    lut      : 117
     lut6    : 117
      lut    : 117

# Create Device
## Build Device Grid
FPGA sized to 40 x 30: 1200 grid tiles (auto)

Resource usage...
	Netlist
		221	blocks of type: io
	Architecture
		224	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		11	blocks of type: LAB
	Architecture
		832	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		6	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		52	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		3	blocks of type: M144K

Device Utilization: 0.10 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.99 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 977.8 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:145197
OPIN->CHANX/CHANY edge count before creating direct connections: 768928
OPIN->CHANX/CHANY edge count after creating direct connections: 807758
CHAN->CHAN type edge count:2208802
## Build routing resource graph took 2.31 seconds (max_rss 1053.9 MiB, delta_rss +76.1 MiB)
  RR Graph Nodes: 323552
  RR Graph Edges: 3161757
# Create Device took 2.38 seconds (max_rss 1053.9 MiB, delta_rss +76.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 16.69 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 16.69 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 6.59 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 6.59 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)

There are 337 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 6607

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 26.4263 td_cost: 1.40818e-07
Initial placement estimated Critical Path Delay (CPD): 10.9175 ns
Initial placement estimated setup Total Negative Slack (sTNS): -431.72 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -10.9175 ns

Initial placement estimated setup slack histogram:
[ -1.1e-08:   -1e-08)  1 (  1.6%) |**
[   -1e-08: -9.7e-09)  0 (  0.0%) |
[ -9.7e-09: -9.1e-09)  0 (  0.0%) |
[ -9.1e-09: -8.5e-09)  2 (  3.2%) |****
[ -8.5e-09: -7.9e-09)  5 (  7.9%) |**********
[ -7.9e-09: -7.3e-09)  6 (  9.5%) |*************
[ -7.3e-09: -6.7e-09) 14 ( 22.2%) |*****************************
[ -6.7e-09: -6.1e-09) 23 ( 36.5%) |************************************************
[ -6.1e-09: -5.5e-09) 11 ( 17.5%) |***********************
[ -5.5e-09: -4.9e-09)  1 (  1.6%) |**
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 712
Warning 6: Starting t: 88 of 232 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.0e-04   0.945      21.71 1.3711e-07   8.903       -423   -8.903   0.452  0.0274   39.0     1.00       712  0.200
   2    0.0 3.8e-04   0.988      20.73 1.3291e-07   8.640       -411   -8.640   0.385  0.0085   39.0     1.00      1424  0.950
   3    0.0 3.6e-04   0.984      19.87 1.2278e-07   8.579       -409   -8.579   0.374  0.0073   36.8     1.40      2136  0.950
   4    0.0 3.4e-04   0.995      19.61 1.0959e-07   8.696       -406   -8.696   0.338  0.0028   34.4     1.85      2848  0.950
   5    0.0 3.2e-04   0.988      19.24 9.8004e-08   8.639       -404   -8.639   0.319  0.0065   30.9     2.49      3560  0.950
   6    0.0 3.1e-04   0.992      18.97 9.0696e-08   8.537       -402   -8.537   0.338  0.0036   27.2     3.18      4272  0.950
   7    0.0 2.9e-04   0.995      18.78 8.5289e-08   8.472       -401   -8.472   0.299  0.0049   24.4     3.69      4984  0.950
   8    0.0 2.8e-04   0.995      18.57 7.8371e-08   8.402       -400   -8.402   0.298  0.0030   21.0     4.32      5696  0.950
   9    0.0 2.6e-04   0.996      18.45 6.5328e-08   8.651       -401   -8.651   0.305  0.0032   18.0     4.87      6408  0.950
  10    0.0 2.5e-04   0.992      18.38 6.5993e-08   8.467       -398   -8.467   0.292  0.0042   15.6     5.32      7120  0.950
  11    0.0 2.4e-04   0.997      18.28 6.5315e-08   8.370       -398   -8.370   0.306  0.0016   13.3     5.74      7832  0.950
  12    0.0 2.3e-04   0.995      18.23 6.2706e-08   8.337       -398   -8.337   0.313  0.0029   11.5     6.07      8544  0.950
  13    0.0 2.1e-04   0.996      18.20 5.8317e-08   8.391       -397   -8.391   0.309  0.0018   10.0     6.34      9256  0.950
  14    0.0 2.0e-04   0.997      18.15 6.1177e-08   8.321       -396   -8.321   0.289  0.0020    8.7     6.58      9968  0.950
  15    0.0 1.9e-04   0.991      18.00 5.2251e-08   8.462       -397   -8.462   0.254  0.0059    7.4     6.82     10680  0.950
  16    0.0 1.8e-04   0.998      17.85 4.8869e-08   8.546       -396   -8.546   0.246  0.0023    6.0     7.07     11392  0.950
  17    0.0 1.8e-04   0.994      17.70 4.9152e-08   8.507       -396   -8.507   0.338  0.0031    4.9     7.29     12104  0.950
  18    0.0 1.7e-04   0.995      17.60 4.545e-08    8.623       -396   -8.623   0.381  0.0018    4.4     7.38     12816  0.950
  19    0.0 1.6e-04   0.998      17.50 4.2217e-08   8.641       -394   -8.641   0.375  0.0014    4.1     7.43     13528  0.950
  20    0.0 1.5e-04   0.997      17.45 3.9932e-08   8.650       -393   -8.650   0.334  0.0017    3.8     7.48     14240  0.950
  21    0.0 1.4e-04   0.998      17.42 3.9081e-08   8.650       -394   -8.650   0.326  0.0013    3.4     7.55     14952  0.950
  22    0.0 1.4e-04   0.999      17.38 3.9726e-08   8.621       -393   -8.621   0.315  0.0018    3.0     7.62     15664  0.950
  23    0.0 1.3e-04   0.998      17.35 3.8345e-08   8.650       -394   -8.650   0.337  0.0011    2.7     7.69     16376  0.950
  24    0.0 1.2e-04   0.999      17.32 3.9788e-08   8.603       -392   -8.603   0.365  0.0006    2.4     7.75     17088  0.950
  25    0.0 1.2e-04   0.999      17.32 3.8847e-08   8.621       -394   -8.621   0.323  0.0005    2.2     7.78     17800  0.950
  26    0.0 1.1e-04   0.999      17.27 3.8749e-08   8.603       -393   -8.603   0.343  0.0011    1.9     7.83     18512  0.950
  27    0.0 1.0e-04   0.999      17.25 3.8978e-08   8.603       -393   -8.603   0.344  0.0005    1.8     7.86     19224  0.950
  28    0.0 1.0e-04   1.000      17.26 3.8932e-08   8.603       -393   -8.603   0.346  0.0003    1.6     7.89     19936  0.950
  29    0.0 9.5e-05   0.999      17.26 3.8525e-08   8.609       -392   -8.609   0.319  0.0013    1.4     7.92     20648  0.950
  30    0.0 9.0e-05   1.000      17.24 3.8062e-08   8.603       -391   -8.603   0.320  0.0002    1.3     7.95     21360  0.950
  31    0.0 8.5e-05   0.999      17.24 3.8066e-08   8.609       -392   -8.609   0.296  0.0005    1.1     7.98     22072  0.950
  32    0.0 8.1e-05   0.999      17.23 3.8233e-08   8.603       -392   -8.603   0.298  0.0005    1.0     8.00     22784  0.950
  33    0.0 7.7e-05   1.000      17.21 3.7269e-08   8.621       -392   -8.621   0.285  0.0003    1.0     8.00     23496  0.950
  34    0.0 7.3e-05   0.999      17.22 3.7236e-08   8.621       -393   -8.621   0.285  0.0003    1.0     8.00     24208  0.950
  35    0.0 7.0e-05   0.998      17.21 3.7776e-08   8.603       -393   -8.603   0.312  0.0008    1.0     8.00     24920  0.950
  36    0.0 6.6e-05   1.000      17.19 3.7476e-08   8.603       -392   -8.603   0.237  0.0002    1.0     8.00     25632  0.950
  37    0.0 6.3e-05   1.000      17.20 3.7605e-08   8.603       -392   -8.603   0.239  0.0001    1.0     8.00     26344  0.950
  38    0.0 6.0e-05   1.000      17.19 3.7563e-08   8.606       -392   -8.606   0.240  0.0001    1.0     8.00     27056  0.950
  39    0.0 5.7e-05   0.999      17.18 3.7631e-08   8.609       -392   -8.609   0.244  0.0003    1.0     8.00     27768  0.950
  40    0.0 5.4e-05   0.999      17.19 3.7675e-08   8.603       -393   -8.603   0.250  0.0003    1.0     8.00     28480  0.950
  41    0.0 5.1e-05   0.999      17.19 3.7709e-08   8.609       -392   -8.609   0.256  0.0004    1.0     8.00     29192  0.950
  42    0.0 4.9e-05   0.999      17.18 3.7887e-08   8.603       -392   -8.603   0.219  0.0002    1.0     8.00     29904  0.950
  43    0.0 4.6e-05   1.000      17.19 3.756e-08    8.603       -392   -8.603   0.275  0.0003    1.0     8.00     30616  0.950
  44    0.0 4.4e-05   1.000      17.19 3.7518e-08   8.603       -392   -8.603   0.219  0.0001    1.0     8.00     31328  0.950
  45    0.0 4.2e-05   0.999      17.18 3.7718e-08   8.606       -392   -8.606   0.205  0.0005    1.0     8.00     32040  0.950
  46    0.0 4.0e-05   1.000      17.18 3.7446e-08   8.606       -392   -8.606   0.187  0.0002    1.0     8.00     32752  0.950
  47    0.0 3.8e-05   1.000      17.18 3.7978e-08   8.603       -392   -8.603   0.212  0.0001    1.0     8.00     33464  0.950
  48    0.0 3.6e-05   0.999      17.18 3.7545e-08   8.603       -392   -8.603   0.205  0.0003    1.0     8.00     34176  0.950
  49    0.0 3.4e-05   1.000      17.17 3.7828e-08   8.603       -391   -8.603   0.213  0.0003    1.0     8.00     34888  0.950
  50    0.0 3.2e-05   0.999      17.16 3.7432e-08   8.606       -391   -8.606   0.205  0.0003    1.0     8.00     35600  0.950
  51    0.0 3.1e-05   1.000      17.15 3.7557e-08   8.606       -392   -8.606   0.174  0.0001    1.0     8.00     36312  0.950
  52    0.0 2.9e-05   1.000      17.16 3.744e-08    8.603       -391   -8.603   0.212  0.0003    1.0     8.00     37024  0.950
  53    0.0 2.8e-05   1.000      17.16 3.7366e-08   8.603       -391   -8.603   0.187  0.0002    1.0     8.00     37736  0.950
  54    0.0 2.6e-05   1.000      17.15 3.7552e-08   8.603       -391   -8.603   0.202  0.0001    1.0     8.00     38448  0.950
  55    0.0 2.5e-05   1.000      17.16 3.7558e-08   8.603       -391   -8.603   0.170  0.0001    1.0     8.00     39160  0.950
  56    0.0 2.4e-05   1.000      17.16 3.74e-08     8.606       -391   -8.606   0.183  0.0002    1.0     8.00     39872  0.950
  57    0.0 2.3e-05   1.000      17.17 3.7318e-08   8.603       -391   -8.603   0.176  0.0001    1.0     8.00     40584  0.950
  58    0.0 2.1e-05   1.000      17.16 3.7255e-08   8.609       -392   -8.609   0.154  0.0002    1.0     8.00     41296  0.950
  59    0.0 0.0e+00   1.000      17.17 3.7376e-08   8.603       -392   -8.603   0.080  0.0001    1.0     8.00     42008  0.950
## Placement Quench took 0.00 seconds (max_rss 1053.9 MiB)
post-quench CPD = 8.60318 (ns) 

BB estimate of min-dist (placement) wire length: 4290

Completed placement consistency check successfully.

Swaps called: 42240

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 8.60318 ns, Fmax: 116.236 MHz
Placement estimated setup Worst Negative Slack (sWNS): -8.60318 ns
Placement estimated setup Total Negative Slack (sTNS): -391.503 ns

Placement estimated setup slack histogram:
[ -8.6e-09: -8.2e-09)  1 (  1.6%) |****
[ -8.2e-09: -7.8e-09)  2 (  3.2%) |*******
[ -7.8e-09: -7.4e-09)  8 ( 12.7%) |******************************
[ -7.4e-09:   -7e-09)  2 (  3.2%) |*******
[   -7e-09: -6.6e-09)  5 (  7.9%) |******************
[ -6.6e-09: -6.2e-09)  9 ( 14.3%) |*********************************
[ -6.2e-09: -5.8e-09) 12 ( 19.0%) |********************************************
[ -5.8e-09: -5.4e-09)  8 ( 12.7%) |******************************
[ -5.4e-09:   -5e-09) 13 ( 20.6%) |************************************************
[   -5e-09: -4.6e-09)  3 (  4.8%) |***********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999573, bb_cost: 17.161, td_cost: 3.73758e-08, 

Placement resource usage:
  io  implemented as io : 221
  LAB implemented as LAB: 11

Placement number of temperatures: 59
Placement total # of swap attempts: 42240
	Swaps accepted: 11697 (27.7 %)
	Swaps rejected: 27769 (65.7 %)
	Swaps aborted:  2774 ( 6.6 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                24.17            29.78           70.22          0.00         
                   Median                 22.82            29.43           62.00          8.57         
                   Centroid               23.76            27.53           64.27          8.20         
                   W. Centroid            23.65            28.17           63.48          8.35         
                   W. Median              0.24             13.86           72.28          13.86        
                   Crit. Uniform          0.18             7.89            92.11          0.00         
                   Feasible Region        0.14             0.00            100.00         0.00         

LAB                Uniform                1.26             11.99           88.01          0.00         
                   Median                 1.25             6.04            68.49          25.47        
                   Centroid               1.22             13.37           73.84          12.79        
                   W. Centroid            1.13             12.13           72.59          15.27        
                   W. Median              0.01             0.00            25.00          75.00        
                   Crit. Uniform          0.08             0.00            100.00         0.00         
                   Feasible Region        0.08             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000247273 seconds (0.000226995 STA, 2.0278e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0178289 seconds (0.0167034 STA, 0.00112549 slack) (61 full updates: 61 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.07 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   1 (  0.3%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   2 (  0.6%) |*
[      0.7:      0.8)  61 ( 18.0%) |******************
[      0.8:      0.9) 111 ( 32.8%) |********************************
[      0.9:        1) 163 ( 48.2%) |***********************************************
## Initializing router criticalities took 0.00 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  228807     233     337     226 ( 0.070%)    5400 ( 1.0%)    9.031     -405.4     -9.031      0.000      0.000      N/A
Incr Slack updates 61 in 0.000360212 sec
Full Max Req/Worst Slack updates 25 in 3.8226e-05 sec
Incr Max Req/Worst Slack updates 36 in 6.0934e-05 sec
Incr Criticality updates 16 in 0.000163809 sec
Full Criticality updates 45 in 0.000399355 sec
   2    0.0     0.5    2  126105     142     235      92 ( 0.028%)    5253 ( 1.0%)    9.024     -405.7     -9.024      0.000      0.000      N/A
   3    0.0     0.6    0   81548      85     162      42 ( 0.013%)    5266 ( 1.0%)    9.024     -407.0     -9.024      0.000      0.000      N/A
   4    0.0     0.8    0   60238      53     111      24 ( 0.007%)    5240 ( 1.0%)    9.019     -405.7     -9.019      0.000      0.000      N/A
   5    0.0     1.1    0   32781      32      70      18 ( 0.006%)    5280 ( 1.0%)    9.019     -405.6     -9.019      0.000      0.000      N/A
   6    0.0     1.4    0   30862      29      69      16 ( 0.005%)    5306 ( 1.0%)    9.019     -405.7     -9.019      0.000      0.000      N/A
   7    0.0     1.9    0   25696      26      59      10 ( 0.003%)    5308 ( 1.0%)    9.064     -405.8     -9.064      0.000      0.000      N/A
   8    0.0     2.4    0   28469      20      53       6 ( 0.002%)    5323 ( 1.0%)    9.064     -405.9     -9.064      0.000      0.000      N/A
   9    0.0     3.1    0   21107      14      40       1 ( 0.000%)    5313 ( 1.0%)    9.064     -405.9     -9.064      0.000      0.000      N/A
  10    0.0     4.1    0   10235       6      17       1 ( 0.000%)    5313 ( 1.0%)    9.064     -405.9     -9.064      0.000      0.000       10
  11    0.0     5.3    0    9643       6      16       1 ( 0.000%)    5313 ( 1.0%)    9.064     -405.9     -9.064      0.000      0.000       10
  12    0.0     6.9    0   11964       6      20       1 ( 0.000%)    5313 ( 1.0%)    9.064     -405.9     -9.064      0.000      0.000       10
  13    0.0     9.0    0   10414       7      21       1 ( 0.000%)    5283 ( 1.0%)    9.064     -405.9     -9.064      0.000      0.000       11
  14    0.0    11.6    0    9772       5      17       0 ( 0.000%)    5307 ( 1.0%)    9.064     -405.9     -9.064      0.000      0.000       12
Restoring best routing
Critical path: 9.06369 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   1 (  0.3%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)  17 (  5.0%) |*****
[      0.6:      0.7)  32 (  9.5%) |**********
[      0.7:      0.8)  81 ( 24.0%) |*************************
[      0.8:      0.9) 155 ( 45.9%) |***********************************************
[      0.9:        1)  52 ( 15.4%) |****************
Router Stats: total_nets_routed: 664 total_connections_routed: 1227 total_heap_pushes: 687641 total_heap_pops: 99795 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 687641 total_external_heap_pops: 99795 total_external_SOURCE_pushes: 1227 total_external_SOURCE_pops: 941 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 1227 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 1227 total_external_SINK_pushes: 9300 total_external_SINK_pops: 8952 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 10121 total_external_IPIN_pops: 9302 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 16742 total_external_OPIN_pops: 15128 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 581 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 581 total_external_CHANX_pushes: 308583 total_external_CHANX_pops: 31127 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 1262 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 1262 total_external_CHANY_pushes: 341668 total_external_CHANY_pops: 34345 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 1261 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 1261 total_number_of_adding_all_rt: 6241 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.15 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -97110897
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)
Found 536 mismatches between routing and packing results.
Fixed 270 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1053.9 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        221                               0.289593                     0.710407   
       PLL          0                                      0                            0   
       LAB         11                                24.9091                            7   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 40 out of 274 nets, 234 nets not absorbed.


Average number of bends per net: 1.78541  Maximum # of bends: 8

Number of global nets: 1
Number of routed nets (nonglobal): 233
Wire length results (in units of 1 clb segments)...
	Total wirelength: 5307, average net length: 22.7768
	Maximum net length: 80

Wire length results in terms of physical segments...
	Total wiring segments used: 999, average wire segments per net: 4.28755
	Maximum segments used by a net: 13
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 9

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)   10 (  0.4%) |
[        0:      0.1) 2252 ( 99.6%) |**********************************************
Maximum routing channel utilization:      0.16 at (24,14)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       9   3.050      250
                         1       7   2.475      250
                         2       1   0.250      250
                         3      13   0.950      250
                         4       2   0.100      250
                         5       2   0.050      250
                         6       2   0.300      250
                         7       2   0.850      250
                         8       2   0.425      250
                         9       2   0.125      250
                        10       8   2.625      250
                        11       3   0.825      250
                        12       3   1.775      250
                        13       8   3.050      250
                        14      41  13.425      250
                        15      23   5.175      250
                        16       5   2.650      250
                        17      11   5.000      250
                        18       4   2.275      250
                        19       3   0.475      250
                        20       2   0.475      250
                        21      10   2.925      250
                        22       2   0.900      250
                        23       5   2.475      250
                        24       5   2.375      250
                        25       0   0.000      250
                        26       2   1.100      250
                        27       1   0.225      250
                        28      19   8.075      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       9   4.733      250
                         1      15   2.700      250
                         2       8   1.267      250
                         3       2   0.333      250
                         4       4   0.767      250
                         5       1   0.100      250
                         6       2   0.133      250
                         7       3   0.300      250
                         8       2   0.667      250
                         9       3   0.967      250
                        10       1   0.533      250
                        11       1   0.100      250
                        12       2   0.100      250
                        13       4   2.200      250
                        14       3   1.700      250
                        15       3   1.033      250
                        16      29   9.600      250
                        17      21   8.200      250
                        18       1   0.833      250
                        19       3   1.567      250
                        20       3   1.100      250
                        21       4   1.500      250
                        22       3   1.700      250
                        23      16   4.867      250
                        24      37  10.600      250
                        25      33   9.800      250
                        26      19   7.333      250
                        27       5   3.367      250
                        28       4   2.400      250
                        29       3   1.500      250
                        30       2   0.067      250
                        31       0   0.000      250
                        32       2   0.633      250
                        33       2   0.767      250
                        34       1   0.100      250
                        35       4   0.400      250
                        36       3   0.533      250
                        37       6   3.067      250
                        38      10   3.467      250

Total tracks in x-direction: 7250, in y-direction: 9750

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 1.86571e+07, per logic tile: 15547.5

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  64206
                                                      Y      4  65286
                                                      X     16   3268
                                                      Y     16   3566

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00572
                                            16      0.0269

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00706
                                            16      0.0233

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00639
                             L16           0.025

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00639
                            L16    1       0.025

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.5e-09:  4.7e-09)  5 (  7.9%) |****************
[  4.7e-09:  4.9e-09)  6 (  9.5%) |*******************
[  4.9e-09:  5.1e-09) 11 ( 17.5%) |***********************************
[  5.1e-09:  5.3e-09)  4 (  6.3%) |*************
[  5.3e-09:  5.5e-09)  4 (  6.3%) |*************
[  5.5e-09:  5.7e-09)  3 (  4.8%) |**********
[  5.7e-09:  5.9e-09) 15 ( 23.8%) |************************************************
[  5.9e-09:  6.1e-09) 10 ( 15.9%) |********************************
[  6.1e-09:  6.2e-09)  4 (  6.3%) |*************
[  6.2e-09:  6.4e-09)  1 (  1.6%) |***

Final critical path delay (least slack): 9.06369 ns, Fmax: 110.33 MHz
Final setup Worst Negative Slack (sWNS): -9.06369 ns
Final setup Total Negative Slack (sTNS): -405.908 ns

Final setup slack histogram:
[ -9.1e-09: -8.7e-09)  1 (  1.6%) |****
[ -8.7e-09: -8.2e-09)  1 (  1.6%) |****
[ -8.2e-09: -7.8e-09)  6 (  9.5%) |**********************
[ -7.8e-09: -7.4e-09)  6 (  9.5%) |**********************
[ -7.4e-09:   -7e-09)  3 (  4.8%) |***********
[   -7e-09: -6.6e-09)  8 ( 12.7%) |******************************
[ -6.6e-09: -6.2e-09) 13 ( 20.6%) |************************************************
[ -6.2e-09: -5.8e-09)  6 (  9.5%) |**********************
[ -5.8e-09: -5.3e-09) 10 ( 15.9%) |*************************************
[ -5.3e-09: -4.9e-09)  9 ( 14.3%) |*********************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 4.949e-06 sec
Full Max Req/Worst Slack updates 1 in 3.135e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.06e-05 sec
Flow timing analysis took 0.0370131 seconds (0.0349819 STA, 0.00203118 slack) (78 full updates: 62 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 32.60 seconds (max_rss 1053.9 MiB)
Incr Slack updates 15 in 9.001e-05 sec
Full Max Req/Worst Slack updates 3 in 1.1491e-05 sec
Incr Max Req/Worst Slack updates 12 in 4.9991e-05 sec
Incr Criticality updates 10 in 0.000148818 sec
Full Criticality updates 5 in 8.9646e-05 sec
