// Seed: 1343711723
module module_0 ();
  bit id_1;
  assign id_1 = (id_1);
  logic id_2;
  assign module_1.id_6 = 0;
  initial begin : LABEL_0
    id_1 <= 1;
    id_1 = ~-1;
    id_1 = -1 ^ -1'b0 ^ id_2 ^ -1;
    $clog2(20);
    ;
    id_1 <= id_1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input supply0 id_2,
    output wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    inout uwire id_6,
    output supply0 id_7,
    input wand id_8
);
  logic id_10;
  ;
  localparam id_11 = 1;
  assign id_1 = id_6;
  module_0 modCall_1 ();
  supply0 id_12 = -1'b0;
endmodule
