{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744671212069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744671212069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 17:53:31 2025 " "Processing started: Mon Apr 14 17:53:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744671212069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671212069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase_2 -c Phase_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase_2 -c Phase_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671212069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744671212404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744671212404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_1-SYN " "Found design unit 1: memory_1-SYN" {  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221662 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_1 " "Found entity 1: memory_1" {  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221663 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Mux-Behavioral " "Found design unit 1: ALU_Mux-Behavioral" {  } { { "ALU_Mux.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221664 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Mux " "Found entity 1: ALU_Mux" {  } { { "ALU_Mux.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221665 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_write_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_write_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_write_unit-behavior " "Found design unit 1: reg_write_unit-behavior" {  } { { "reg_write_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221666 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_write_unit " "Found entity 1: reg_write_unit" {  } { { "reg_write_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_read_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_read_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_read_unit-behavior " "Found design unit 1: reg_read_unit-behavior" {  } { { "reg_read_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221667 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_read_unit " "Found entity 1: reg_read_unit" {  } { { "reg_read_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_adder-behavioral " "Found design unit 1: pc_adder-behavioral" {  } { { "pc_adder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221668 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_N-behavioral " "Found design unit 1: register_N-behavioral" {  } { { "register_N.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221670 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_N " "Found entity 1: register_N" {  } { { "register_N.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_2-structural " "Found design unit 1: Phase_2-structural" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221671 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_2 " "Found entity 1: Phase_2" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221672 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavior " "Found design unit 1: register_file-behavior" {  } { { "register_file.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221673 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "type_def.vhd 1 0 " "Found 1 design units, including 0 entities, in source file type_def.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 type_def " "Found design unit 1: type_def" {  } { { "type_def.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_2_tb-testbench " "Found design unit 1: phase_2_tb-testbench" {  } { { "phase_2_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221676 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_2_tb " "Found entity 1: phase_2_tb" {  } { { "phase_2_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior " "Found design unit 1: decoder-behavior" {  } { { "decoder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221677 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite_top-Behavioral " "Found design unit 1: de10_lite_top-Behavioral" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221678 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite_top " "Found entity 1: de10_lite_top" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite_top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite_top_tb-testbench " "Found design unit 1: de10_lite_top_tb-testbench" {  } { { "de10_lite_top_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221679 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite_top_tb " "Found entity 1: de10_lite_top_tb" {  } { { "de10_lite_top_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite_top " "Elaborating entity \"de10_lite_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744671221840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag de10_lite_top.vhd(51) " "Verilog HDL or VHDL warning at de10_lite_top.vhd(51): object \"zero_flag\" assigned a value but never read" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744671221842 "|de10_lite_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Phase_2 Phase_2:dut " "Elaborating entity \"Phase_2\" for hierarchy \"Phase_2:dut\"" {  } { { "de10_lite_top.vhd" "dut" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671221844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_code Phase_2.vhd(105) " "Verilog HDL or VHDL warning at Phase_2.vhd(105): object \"op_code\" assigned a value but never read" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744671221846 "|de10_lite_top|Phase_2:dut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_amount Phase_2.vhd(109) " "Verilog HDL or VHDL warning at Phase_2.vhd(109): object \"shift_amount\" assigned a value but never read" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744671221846 "|de10_lite_top|Phase_2:dut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct Phase_2.vhd(110) " "Verilog HDL or VHDL warning at Phase_2.vhd(110): object \"funct\" assigned a value but never read" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744671221846 "|de10_lite_top|Phase_2:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Phase_2:dut\|PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"Phase_2:dut\|PC:pc_inst\"" {  } { { "Phase_2.vhd" "pc_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671221847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_1 Phase_2:dut\|memory_1:mem_inst " "Elaborating entity \"memory_1\" for hierarchy \"Phase_2:dut\|memory_1:mem_inst\"" {  } { { "Phase_2.vhd" "mem_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671221849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "memory_1.vhd" "altsyncram_component" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671221894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671221936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744671221937 ""}  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744671221937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eko3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eko3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eko3 " "Found entity 1: altsyncram_eko3" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744671221999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671221999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eko3 Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated " "Elaborating entity \"altsyncram_eko3\" for hierarchy \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671222000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder Phase_2:dut\|pc_adder:pc_adder_inst " "Elaborating entity \"pc_adder\" for hierarchy \"Phase_2:dut\|pc_adder:pc_adder_inst\"" {  } { { "Phase_2.vhd" "pc_adder_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671222003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Phase_2:dut\|register_file:registers_inst " "Elaborating entity \"register_file\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\"" {  } { { "Phase_2.vhd" "registers_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671222004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_write_unit Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit " "Elaborating entity \"reg_write_unit\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\"" {  } { { "register_file.vhd" "write_unit" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671222006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|decoder:dec\"" {  } { { "reg_write_unit.vhd" "dec" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671222011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|register_N:\\reg_list:0:registers " "Elaborating entity \"register_N\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|register_N:\\reg_list:0:registers\"" {  } { { "reg_write_unit.vhd" "\\reg_list:0:registers" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671222012 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable register_N.vhd(29) " "VHDL Process Statement warning at register_N.vhd(29): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_N.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744671222013 "|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_read_unit Phase_2:dut\|register_file:registers_inst\|reg_read_unit:read_unit " "Elaborating entity \"reg_read_unit\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_read_unit:read_unit\"" {  } { { "register_file.vhd" "read_unit" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671222022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend Phase_2:dut\|SignExtend:sign_ext_inst " "Elaborating entity \"SignExtend\" for hierarchy \"Phase_2:dut\|SignExtend:sign_ext_inst\"" {  } { { "Phase_2.vhd" "sign_ext_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671222028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Mux Phase_2:dut\|ALU_Mux:alu_mux_inst " "Elaborating entity \"ALU_Mux\" for hierarchy \"Phase_2:dut\|ALU_Mux:alu_mux_inst\"" {  } { { "Phase_2.vhd" "alu_mux_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671222029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Phase_2:dut\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"Phase_2:dut\|ALU:alu_inst\"" {  } { { "Phase_2.vhd" "alu_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671222030 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[26\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744671222237 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[27\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744671222237 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[28\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744671222237 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[29\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744671222237 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[30\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744671222237 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[31\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744671222237 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744671222237 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1744671222237 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[8\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744671222772 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[9\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744671222772 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[10\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744671222772 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744671222772 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1744671222772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744671223340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "792 " "792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744671224330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744671224552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744671224552 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744671224654 "|de10_lite_top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744671224654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "853 " "Implemented 853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744671224654 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744671224654 ""} { "Info" "ICUT_CUT_TM_LCELLS" "765 " "Implemented 765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744671224654 ""} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Implemented 23 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744671224654 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744671224654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744671224688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 17:53:44 2025 " "Processing ended: Mon Apr 14 17:53:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744671224688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744671224688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744671224688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744671224688 ""}
