#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Wed Oct  9 13:07:32 2019
# Process ID: 12676
# Current directory: C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.runs/synth_1
# Command line: vivado.exe -log pj_final.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pj_final.tcl
# Log file: C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.runs/synth_1/pj_final.vds
# Journal file: C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pj_final.tcl -notrace
Command: synth_design -top pj_final -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 802.281 ; gain = 177.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pj_final' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/pj_final.v:23]
INFO: [Synth 8-6157] synthesizing module 'displayDriver' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/displayDriver.v:23]
INFO: [Synth 8-6157] synthesizing module 'freqDiv' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/freqDiv.v:22]
WARNING: [Synth 8-5788] Register cont_reg in module freqDiv is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/freqDiv.v:32]
INFO: [Synth 8-6155] done synthesizing module 'freqDiv' (1#1) [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/freqDiv.v:22]
INFO: [Synth 8-6157] synthesizing module 'seg7Driver' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/seg7Driver.v:22]
INFO: [Synth 8-6155] done synthesizing module 'seg7Driver' (2#1) [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/seg7Driver.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/displayDriver.v:65]
INFO: [Synth 8-6155] done synthesizing module 'displayDriver' (3#1) [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/displayDriver.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'num' does not match port width (16) of module 'displayDriver' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/pj_final.v:69]
INFO: [Synth 8-6157] synthesizing module 'EightPortArrayRandom' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:44]
WARNING: [Synth 8-3848] Net Data[83] in module/entity EightPortArrayRandom does not have driver. [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:64]
WARNING: [Synth 8-3848] Net Data[71] in module/entity EightPortArrayRandom does not have driver. [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:64]
INFO: [Synth 8-6155] done synthesizing module 'EightPortArrayRandom' (4#1) [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:44]
WARNING: [Synth 8-7023] instance 'memory' of module 'EightPortArrayRandom' has 17 connections declared, but only 9 given [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/pj_final.v:75]
INFO: [Synth 8-6157] synthesizing module 'Pico' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/Pico.v:23]
INFO: [Synth 8-6157] synthesizing module 'kcpsm6' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/diego/Downloads/KCPSM6_Release9_30Sept14/Verilog/kcpsm6.v:77]
	Parameter hwbuild bound to: 8'b01000001 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (5#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (6#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (7#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (8#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42746]
INFO: [Synth 8-6157] synthesizing module 'FD' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (9#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (10#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (10#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (10#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'FDR' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (11#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (11#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (11#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'FDS' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (12#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (12#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'RAM64M' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70416]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM64M' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70416]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized20' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized20' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized21' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized21' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39264]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39218]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70040]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (14#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70040]
INFO: [Synth 8-6155] done synthesizing module 'kcpsm6' (15#1) [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/diego/Downloads/KCPSM6_Release9_30Sept14/Verilog/kcpsm6.v:77]
INFO: [Synth 8-6157] synthesizing module 'count_primos' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/count_primos.v:104]
	Parameter C_JTAG_LOADER_ENABLE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_RAM_SIZE_KWORDS bound to: 2 - type: integer 
	Parameter BRAM_ADDRESS_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:75883]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001101011101001000010010001000101011010001001101101000101011010101100010000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1101000000000010001000000000111011010000000000100001000000000001110100110000000100100000000000110010000000001011110000010010000000010001000000010000001100000000000000000000111110010000000000101101000100000000000100110000000010010010000000011001000100000000 
	Parameter INIT_01 bound to: 256'b1101011100000000000101111100100000000110000000000001011000000000010100000000000000010000000000000101000000000000000100000000000101010000000000000000000000011100001000000001101011010110000000000011011000000001000001100000000000010110000000000010000000011000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000100000000000101010000000000000001000000000000101000000001111111010111111111010001011100000001001000000010100011000110100000001001100000000010 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 0 - type: integer 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 0 - type: integer 
	Parameter IS_ENARDEN_INVERTED bound to: 0 - type: integer 
	Parameter IS_ENBWREN_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTRAMB_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTREGB_INVERTED bound to: 0 - type: integer 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (16#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:75883]
WARNING: [Synth 8-7023] instance 'kcpsm6_rom' of module 'RAMB36E1' has 32 connections declared, but only 26 given [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/count_primos.v:690]
INFO: [Synth 8-6155] done synthesizing module 'count_primos' (17#1) [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/count_primos.v:104]
INFO: [Synth 8-6155] done synthesizing module 'Pico' (18#1) [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/Pico.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pj_final' (19#1) [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/new/pj_final.v:23]
WARNING: [Synth 8-3331] design Pico has unconnected port reset
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[15]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[14]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[13]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[12]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[11]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[10]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[9]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[8]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[7]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[6]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[5]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[4]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[3]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[2]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 869.730 ; gain = 245.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 869.730 ; gain = 245.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 869.730 ; gain = 245.316
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/constrs_1/new/pj_final.xdc]
Finished Parsing XDC File [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/constrs_1/new/pj_final.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/constrs_1/new/pj_final.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pj_final_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pj_final_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 987.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 496 instances were transformed.
  FD => FDRE: 192 instances
  FDR => FDRE: 72 instances
  FDS => FDSE: 8 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 200 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 987.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 987.410 ; gain = 362.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 987.410 ; gain = 362.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 987.410 ; gain = 362.996
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[255]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[252]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[251]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[250]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[249]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[248]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[247]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[246]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[245]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[244]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[243]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[242]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[241]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[240]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[239]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[238]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[237]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[236]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[235]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[234]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[233]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[232]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[231]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[230]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[229]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[228]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[227]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[226]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[225]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[224]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[223]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[222]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[221]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[220]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[219]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[218]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[217]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[216]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[215]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[214]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[213]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[212]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[211]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[210]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[209]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[208]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[207]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[206]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[205]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[204]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[203]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[202]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[201]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[200]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[199]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[198]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[196]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[194]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[193]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[192]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[191]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[190]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[188]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[187]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[185]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[184]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[183]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[182]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[181]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[180]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[179]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[177]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[176]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[175]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[174]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[173]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[170]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[168]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[166]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[165]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[164]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[163]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[162]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[157]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[156]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[154]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[153]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[152]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[151]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[150]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[148]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[146]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[145]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[141]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[140]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[139]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[137]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[136]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[135]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg[132]' [C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.srcs/sources_1/imports/new/EightPortArrayRandom.v:66]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 987.410 ; gain = 362.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pj_final 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module freqDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module seg7Driver 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 7     
Module displayDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Pico 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[15]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[14]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[13]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[12]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[11]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[10]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[9]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[8]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[7]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[6]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[5]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[4]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[3]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[2]
WARNING: [Synth 8-3331] design pj_final has unconnected port sw[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[237][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[234][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[233][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[229][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[228][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[227][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[226][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[225][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[247][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[245][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[241][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[223][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[222][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[219][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[217][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[216][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[213][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[210][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[209][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[207][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[206][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[205][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[203][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[200][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[199][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[198][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[202][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[193][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[190][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[187][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[224][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[183][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[180][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[238][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[173][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[204][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[174][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[184][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[165][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[164][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[163][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[215][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[235][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[252][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[157][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[153][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[152][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[150][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[231][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[146][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[232][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[131][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[211][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[148][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[141][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[140][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[139][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[156][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[136][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[168][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[126][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[121][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[181][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[118][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[117][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[128][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[194][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[249][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[109][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[106][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[177][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[123][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[101][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[100][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[240][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[176][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[188][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[94][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[191][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[91][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[89][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[88][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[192][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[248][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[85][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[84][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[239][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[137][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[79][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[151][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[77][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[76][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[196][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[74][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[73][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[243][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[70][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory/\Data_reg[69][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[68][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (memory/\Data_reg[67][6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'memory/Data_reg[255][6]' (LD) to 'memory/Data_reg[255][0]'
INFO: [Synth 8-3886] merging instance 'memory/Data_reg[255][7]' (LD) to 'memory/Data_reg[255][0]'
INFO: [Synth 8-3886] merging instance 'memory/Data_reg[255][4]' (LD) to 'memory/Data_reg[255][0]'
INFO: [Synth 8-3886] merging instance 'memory/Data_reg[255][5]' (LD) to 'memory/Data_reg[255][0]'
INFO: [Synth 8-3886] merging instance 'memory/Data_reg[255][2]' (LD) to 'memory/Data_reg[255][0]'
INFO: [Synth 8-3886] merging instance 'memory/Data_reg[255][3]' (LD) to 'memory/Data_reg[255][0]'
INFO: [Synth 8-3886] merging instance 'memory/Data_reg[255][0]' (LD) to 'memory/Data_reg[255][1]'
WARNING: [Synth 8-3332] Sequential element (Data_reg[252][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[252][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[252][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[252][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[252][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[252][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[252][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[252][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[251][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[251][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[251][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[251][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[251][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[251][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[251][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[251][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[250][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[250][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[250][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[250][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[250][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[250][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[250][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[250][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[249][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[249][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[249][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[249][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[249][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[249][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[249][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[249][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[248][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[248][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[248][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[248][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[248][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[248][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[248][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[248][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[247][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[247][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[247][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[247][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[247][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[247][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[247][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[247][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[246][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[246][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[246][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[246][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[246][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[246][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[246][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[246][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[245][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[245][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[245][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[245][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[245][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[245][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[245][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[245][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[244][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[244][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[244][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[244][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[244][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[244][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[244][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[244][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[243][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[243][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[243][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[243][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[243][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[243][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[243][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[243][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[242][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[242][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[242][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[242][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[242][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[242][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[242][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[242][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[241][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[241][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[241][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[241][4]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[241][3]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[241][2]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[241][1]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[241][0]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[240][7]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[240][6]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[240][5]) is unused and will be removed from module EightPortArrayRandom.
WARNING: [Synth 8-3332] Sequential element (Data_reg[240][4]) is unused and will be removed from module EightPortArrayRandom.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 987.410 ; gain = 362.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 987.410 ; gain = 362.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 987.410 ; gain = 362.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1012.867 ; gain = 388.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1018.801 ; gain = 394.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1018.801 ; gain = 394.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1018.801 ; gain = 394.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1018.801 ; gain = 394.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1018.801 ; gain = 394.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1018.801 ; gain = 394.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    19|
|3     |LUT1     |     5|
|4     |LUT2     |     8|
|5     |LUT3     |    30|
|6     |LUT4     |    29|
|7     |LUT5     |   235|
|8     |LUT6     |   229|
|9     |LUT6_2   |   200|
|10    |MUXCY    |   116|
|11    |MUXF7    |    23|
|12    |RAM32M   |    16|
|13    |RAM64M   |     8|
|14    |RAMB36E1 |     4|
|15    |XORCY    |   108|
|16    |FD       |   192|
|17    |FDCE     |    31|
|18    |FDR      |    68|
|19    |FDRE     |   265|
|20    |FDS      |     8|
|21    |FDSE     |     3|
|22    |IBUF     |     3|
|23    |OBUF     |    27|
+------+---------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |  1628|
|2     |  driver        |displayDriver  |   138|
|3     |    divisor     |freqDiv        |    82|
|4     |  p0            |Pico           |   327|
|5     |    processor   |kcpsm6_7       |   232|
|6     |    program_rom |count_primos_8 |     1|
|7     |  p1            |Pico_0         |   330|
|8     |    processor   |kcpsm6_5       |   236|
|9     |    program_rom |count_primos_6 |     1|
|10    |  p2            |Pico_1         |   327|
|11    |    processor   |kcpsm6_3       |   236|
|12    |    program_rom |count_primos_4 |     1|
|13    |  p3            |Pico_2         |   354|
|14    |    processor   |kcpsm6         |   236|
|15    |    program_rom |count_primos   |     1|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1018.801 ; gain = 394.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1451 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1018.801 ; gain = 276.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1018.801 ; gain = 394.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 762 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1030.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 532 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FD => FDRE: 192 instances
  FDR => FDRE: 68 instances
  FDS => FDSE: 8 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 200 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
231 Infos, 237 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1030.891 ; gain = 662.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/diego/Documents/Hardware Reconfigurable/ug-maestria-hr-pj-final/hr-proyecto-final-4/hr-proyecto-final.runs/synth_1/pj_final.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pj_final_utilization_synth.rpt -pb pj_final_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 13:08:28 2019...
