{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695321178241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695321178242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 15:32:58 2023 " "Processing started: Thu Sep 21 15:32:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695321178242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321178242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ir -c ir " "Command: quartus_map --read_settings_files=on --write_settings_files=off ir -c ir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321178242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695321178346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir_verilog " "Found entity 1: ir_verilog" {  } { { "ir_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/ir_verilog.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface_topo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface_topo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface_topo " "Found entity 1: vga_interface_topo" {  } { { "vga_interface_topo.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/vga_interface_topo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_interface " "Found entity 1: VGA_interface" {  } { { "VGA_interface.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/VGA_interface.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vertical_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_sync " "Found entity 1: vertical_sync" {  } { { "vertical_sync.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/vertical_sync.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_generator " "Found entity 1: pixel_generator" {  } { { "pixel_generator.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/pixel_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_sync " "Found entity 1: horizontal_sync" {  } { { "horizontal_sync.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/horizontal_sync.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_entity.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_entity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_entity " "Found entity 1: top_entity" {  } { { "top_entity.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/top_entity.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/leds.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "output_files/leds.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/output_files/leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_READ_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_READ_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_verilog " "Found entity 1: I2C_READ_verilog" {  } { { "I2C_READ_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/I2C_READ_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182779 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SEG_D_verilog.v(60) " "Verilog HDL information at SEG_D_verilog.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695321182779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG_D_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file SEG_D_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D_verilog " "Found entity 1: SEG_D_verilog" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LM75A_7SEG_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file LM75A_7SEG_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 LM75A_7SEG_verilog " "Found entity 1: LM75A_7SEG_verilog" {  } { { "LM75A_7SEG_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/LM75A_7SEG_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mp3.v 1 1 " "Found 1 design units, including 1 entities, in source file Mp3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mp3 " "Found entity 1: Mp3" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fur_Elise.v 1 1 " "Found 1 design units, including 1 entities, in source file Fur_Elise.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fur_Elise " "Found entity 1: Fur_Elise" {  } { { "Fur_Elise.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Fur_Elise.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BPM Fur_Elise.v 48 Over_The_Rainbow.v(46) " "Verilog HDL macro warning at Over_The_Rainbow.v(46): overriding existing definition for macro \"BPM\", which was defined in \"Fur_Elise.v\", line 48" {  } { { "Over_The_Rainbow.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Over_The_Rainbow.v" 46 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695321182782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BPS Fur_Elise.v 50 Over_The_Rainbow.v(48) " "Verilog HDL macro warning at Over_The_Rainbow.v(48): overriding existing definition for macro \"BPS\", which was defined in \"Fur_Elise.v\", line 50" {  } { { "Over_The_Rainbow.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Over_The_Rainbow.v" 48 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695321182782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 Fur_Elise.v 60 Over_The_Rainbow.v(56) " "Verilog HDL macro warning at Over_The_Rainbow.v(56): overriding existing definition for macro \"ov_t4\", which was defined in \"Fur_Elise.v\", line 60" {  } { { "Over_The_Rainbow.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Over_The_Rainbow.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695321182782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 Fur_Elise.v 61 Over_The_Rainbow.v(57) " "Verilog HDL macro warning at Over_The_Rainbow.v(57): overriding existing definition for macro \"ov_t2\", which was defined in \"Fur_Elise.v\", line 61" {  } { { "Over_The_Rainbow.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Over_The_Rainbow.v" 57 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695321182782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 Fur_Elise.v 62 Over_The_Rainbow.v(58) " "Verilog HDL macro warning at Over_The_Rainbow.v(58): overriding existing definition for macro \"ov_t1\", which was defined in \"Fur_Elise.v\", line 62" {  } { { "Over_The_Rainbow.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Over_The_Rainbow.v" 58 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695321182782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 Fur_Elise.v 63 Over_The_Rainbow.v(59) " "Verilog HDL macro warning at Over_The_Rainbow.v(59): overriding existing definition for macro \"ov_t1_2\", which was defined in \"Fur_Elise.v\", line 63" {  } { { "Over_The_Rainbow.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Over_The_Rainbow.v" 59 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695321182782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 Fur_Elise.v 64 Over_The_Rainbow.v(60) " "Verilog HDL macro warning at Over_The_Rainbow.v(60): overriding existing definition for macro \"ov_t1_4\", which was defined in \"Fur_Elise.v\", line 64" {  } { { "Over_The_Rainbow.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Over_The_Rainbow.v" 60 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1695321182782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Over_The_Rainbow.v 1 1 " "Found 1 design units, including 1 entities, in source file Over_The_Rainbow.v" { { "Info" "ISGN_ENTITY_NAME" "1 Over_The_Rainbow " "Found entity 1: Over_The_Rainbow" {  } { { "Over_The_Rainbow.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Over_The_Rainbow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_monitor " "Found entity 1: driver_monitor" {  } { { "driver_monitor.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/driver_monitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695321182783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "musica1_1 Mp3.v(47) " "Verilog HDL Implicit Net warning at Mp3.v(47): created implicit net for \"musica1_1\"" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "musica1_2 Mp3.v(48) " "Verilog HDL Implicit Net warning at Mp3.v(48): created implicit net for \"musica1_2\"" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "musica2_1 Mp3.v(49) " "Verilog HDL Implicit Net warning at Mp3.v(49): created implicit net for \"musica2_1\"" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "musica2_2 Mp3.v(50) " "Verilog HDL Implicit Net warning at Mp3.v(50): created implicit net for \"musica2_2\"" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_entity " "Elaborating entity \"top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695321182812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_verilog I2C_READ_verilog:inst2 " "Elaborating entity \"I2C_READ_verilog\" for hierarchy \"I2C_READ_verilog:inst2\"" {  } { { "top_entity.bdf" "inst2" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/top_entity.bdf" { { 408 344 504 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mp3 Mp3:inst4 " "Elaborating entity \"Mp3\" for hierarchy \"Mp3:inst4\"" {  } { { "top_entity.bdf" "inst4" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/top_entity.bdf" { { 48 560 752 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 Mp3.v(47) " "Verilog HDL assignment warning at Mp3.v(47): truncated value with size 128 to match size of target (1)" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 Mp3.v(48) " "Verilog HDL assignment warning at Mp3.v(48): truncated value with size 128 to match size of target (1)" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 Mp3.v(49) " "Verilog HDL assignment warning at Mp3.v(49): truncated value with size 128 to match size of target (1)" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 Mp3.v(50) " "Verilog HDL assignment warning at Mp3.v(50): truncated value with size 128 to match size of target (1)" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "play_pause Mp3.v(193) " "Verilog HDL Always Construct warning at Mp3.v(193): variable \"play_pause\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop Mp3.v(194) " "Verilog HDL Always Construct warning at Mp3.v(194): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica1t2 Mp3.v(195) " "Verilog HDL Always Construct warning at Mp3.v(195): variable \"musica1t2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica1t3 Mp3.v(196) " "Verilog HDL Always Construct warning at Mp3.v(196): variable \"musica1t3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica1t5 Mp3.v(197) " "Verilog HDL Always Construct warning at Mp3.v(197): variable \"musica1t5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica1_1 Mp3.v(198) " "Verilog HDL Always Construct warning at Mp3.v(198): variable \"musica1_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica1_2 Mp3.v(199) " "Verilog HDL Always Construct warning at Mp3.v(199): variable \"musica1_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "play_pause Mp3.v(203) " "Verilog HDL Always Construct warning at Mp3.v(203): variable \"play_pause\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop Mp3.v(204) " "Verilog HDL Always Construct warning at Mp3.v(204): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica2t2 Mp3.v(205) " "Verilog HDL Always Construct warning at Mp3.v(205): variable \"musica2t2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica2t3 Mp3.v(206) " "Verilog HDL Always Construct warning at Mp3.v(206): variable \"musica2t3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica2t5 Mp3.v(207) " "Verilog HDL Always Construct warning at Mp3.v(207): variable \"musica2t5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica2_1 Mp3.v(208) " "Verilog HDL Always Construct warning at Mp3.v(208): variable \"musica2_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "musica2_2 Mp3.v(209) " "Verilog HDL Always Construct warning at Mp3.v(209): variable \"musica2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "musica2play Mp3.v(189) " "Verilog HDL Always Construct warning at Mp3.v(189): inferring latch(es) for variable \"musica2play\", which holds its previous value in one or more paths through the always construct" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "musica2stop Mp3.v(189) " "Verilog HDL Always Construct warning at Mp3.v(189): inferring latch(es) for variable \"musica2stop\", which holds its previous value in one or more paths through the always construct" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "musica1play Mp3.v(189) " "Verilog HDL Always Construct warning at Mp3.v(189): inferring latch(es) for variable \"musica1play\", which holds its previous value in one or more paths through the always construct" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "musica1stop Mp3.v(189) " "Verilog HDL Always Construct warning at Mp3.v(189): inferring latch(es) for variable \"musica1stop\", which holds its previous value in one or more paths through the always construct" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 189 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "musica1stop Mp3.v(189) " "Inferred latch for \"musica1stop\" at Mp3.v(189)" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "musica1play Mp3.v(189) " "Inferred latch for \"musica1play\" at Mp3.v(189)" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "musica2stop Mp3.v(189) " "Inferred latch for \"musica2stop\" at Mp3.v(189)" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "musica2play Mp3.v(189) " "Inferred latch for \"musica2play\" at Mp3.v(189)" {  } { { "Mp3.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 "|top_entity|Mp3:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador Mp3:inst4\|temporizador:temp " "Elaborating entity \"temporizador\" for hierarchy \"Mp3:inst4\|temporizador:temp\"" {  } { { "Mp3.v" "temp" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock Mp3:inst4\|divisor_clock:div_clk " "Elaborating entity \"divisor_clock\" for hierarchy \"Mp3:inst4\|divisor_clock:div_clk\"" {  } { { "Mp3.v" "div_clk" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fur_Elise Mp3:inst4\|Fur_Elise:control " "Elaborating entity \"Fur_Elise\" for hierarchy \"Mp3:inst4\|Fur_Elise:control\"" {  } { { "Mp3.v" "control" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Over_The_Rainbow Mp3:inst4\|Over_The_Rainbow:contro " "Elaborating entity \"Over_The_Rainbow\" for hierarchy \"Mp3:inst4\|Over_The_Rainbow:contro\"" {  } { { "Mp3.v" "contro" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/Mp3.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_verilog ir_verilog:inst " "Elaborating entity \"ir_verilog\" for hierarchy \"ir_verilog:inst\"" {  } { { "top_entity.bdf" "inst" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/top_entity.bdf" { { 64 320 472 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_endereco ir_verilog.v(25) " "Verilog HDL or VHDL warning at ir_verilog.v(25): object \"c_endereco\" assigned a value but never read" {  } { { "ir_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/ir_verilog.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695321182821 "|top_entity|ir_verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endereco ir_verilog.v(25) " "Verilog HDL or VHDL warning at ir_verilog.v(25): object \"endereco\" assigned a value but never read" {  } { { "ir_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/ir_verilog.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695321182821 "|top_entity|ir_verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_comando ir_verilog.v(25) " "Verilog HDL or VHDL warning at ir_verilog.v(25): object \"c_comando\" assigned a value but never read" {  } { { "ir_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/ir_verilog.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695321182821 "|top_entity|ir_verilog:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_D_verilog SEG_D_verilog:inst3 " "Elaborating entity \"SEG_D_verilog\" for hierarchy \"SEG_D_verilog:inst3\"" {  } { { "top_entity.bdf" "inst3" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/top_entity.bdf" { { 528 600 776 640 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(69) " "Verilog HDL assignment warning at SEG_D_verilog.v(69): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(70) " "Verilog HDL assignment warning at SEG_D_verilog.v(70): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(71) " "Verilog HDL assignment warning at SEG_D_verilog.v(71): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(72) " "Verilog HDL assignment warning at SEG_D_verilog.v(72): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(73) " "Verilog HDL assignment warning at SEG_D_verilog.v(73): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(74) " "Verilog HDL assignment warning at SEG_D_verilog.v(74): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(75) " "Verilog HDL assignment warning at SEG_D_verilog.v(75): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(76) " "Verilog HDL assignment warning at SEG_D_verilog.v(76): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(77) " "Verilog HDL assignment warning at SEG_D_verilog.v(77): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(78) " "Verilog HDL assignment warning at SEG_D_verilog.v(78): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(79) " "Verilog HDL assignment warning at SEG_D_verilog.v(79): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 SEG_D_verilog.v(80) " "Verilog HDL assignment warning at SEG_D_verilog.v(80): truncated value with size 7 to match size of target (4)" {  } { { "SEG_D_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/SEG_D_verilog.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695321182822 "|top_entity|SEG_D_verilog:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:inst1 " "Elaborating entity \"leds\" for hierarchy \"leds:inst1\"" {  } { { "top_entity.bdf" "inst1" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/top_entity.bdf" { { 240 792 984 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321182823 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_READ_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/I2C_READ_verilog.v" 11 -1 0 } } { "I2C_READ_verilog.v" "" { Text "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/I2C_READ_verilog.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695321183237 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695321183237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] VCC " "Pin \"led\[4\]\" is stuck at VCC" {  } { { "top_entity.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/top_entity.bdf" { { 264 1016 1192 280 "led\[4..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695321183409 "|top_entity|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] VCC " "Pin \"led\[3\]\" is stuck at VCC" {  } { { "top_entity.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/top_entity.bdf" { { 264 1016 1192 280 "led\[4..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695321183409 "|top_entity|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "top_entity.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/top_entity.bdf" { { 264 1016 1192 280 "led\[4..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695321183409 "|top_entity|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] VCC " "Pin \"led\[1\]\" is stuck at VCC" {  } { { "top_entity.bdf" "" { Schematic "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/top_entity.bdf" { { 264 1016 1192 280 "led\[4..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695321183409 "|top_entity|led[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695321183409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695321183457 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695321183901 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_interface_topo 24 " "Ignored 24 assignments for entity \"vga_interface_topo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity vga_interface_topo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity vga_interface_topo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity vga_interface_topo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1695321183918 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1695321183918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/output_files/ir.map.smsg " "Generated suppressed messages file /home/hpsilva/Documents/ufpe_eletronica_digital/Projeto 4/ir/output_files/ir.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321183925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695321183988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695321183988 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "674 " "Implemented 674 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695321184047 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695321184047 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1695321184047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "651 " "Implemented 651 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695321184047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695321184047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695321184056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 15:33:04 2023 " "Processing ended: Thu Sep 21 15:33:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695321184056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695321184056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695321184056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695321184056 ""}
