<!--
Devices using this peripheral: 
      MK10D5
      MK10D7
      MK10F12
      MK11D5
      MK12D5
      MK20D5
      MK20D7
      MK20F12
      MK21D5
      MK21F12
      MK22D5
      MK22F12
      MK22F51212
      MK24F12
      MK30D7
      MK40D7
      MK50D7
      MK51D7
      MK60F12
      MK60F15
      MK61F12
      MK61F15
      MK63F12
      MK64F12
      MK70F12
      MK70F15
-->
      <peripheral>
         <?sourceFile "EWM_MK_0" ?>
         <name>EWM</name>
         <description>External Watchdog Monitor</description>
         <prependToName>EWM</prependToName>
         <baseAddress>0x40061000</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <?width "8" ?>
            <offset>0x0</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>CTRL</name>
               <description>Control Register</description>
               <addressOffset>0x0</addressOffset>
               <size>8</size>
               <resetMask>0xFF</resetMask>
               <fields>
                  <field>
                     <name>EWMEN</name>
                     <description>EWM enable\n
This bit when set, enables the EWM module</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>ASSIN</name>
                     <description>EWM_in&apos;s Assertion State Select\n
Default assert state of the EWM_in signal is logic zero (active low).\n
Setting ASSIN bit inverts the assert state to a logic one</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Active low</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Active high</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>INEN</name>
                     <description>Input Enable\n
This bit when set, enables the EWM_in port</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Input disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Input enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>INTEN</name>
                     <description>Interrupt Enable\n
This bit when set and EWM_out is asserted, an interrupt request is generated\n
To clear the interrupt request, user should clear this bit by writing 0</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Interrupt enabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Interrupt disabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>SERV</name>
               <description>Service Register\n
The EWM service mechanism requires the CPU to write two values to the SERV register:
\t- a first data byte of 0xB4, 
\t- followed by a second data byte of 0x2C</description>
               <addressOffset>0x1</addressOffset>
               <size>8</size>
               <resetMask>0xFF</resetMask>
               <fields>
                  <field>
                     <name>SERVICE</name>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>CMPL</name>
               <description>Compare Low Register\n
Sets the minimum time for the CPU to service the EWM counter.\n
This register can be written only once after a CPU reset</description>
               <addressOffset>0x2</addressOffset>
               <size>8</size>
               <resetMask>0xFF</resetMask>
               <fields>
                  <field>
                     <name>COMPAREL</name>
                     <description>Minimum</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>CMPH</name>
               <description>Compare High Register\n
Sets the maximum time for CPU to service the EWM counter.\n
This register can be written only once after a CPU reset</description>
               <addressOffset>0x3</addressOffset>
               <size>8</size>
               <resetValue>0xFF</resetValue>
               <resetMask>0xFF</resetMask>
               <fields>
                  <field>
                     <name>COMPAREH</name>
                     <description>Maximum</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
