read -sv run_verilog_mid/adder_32b_24_56_43a279a218e1aaf9cfdd3aabe49282fd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_24_56_43a279a218e1aaf9cfdd3aabe49282fd_yosys.v
