// Seed: 3863107227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    output supply0 id_4,
    input tri id_5,
    output logic id_6,
    input tri id_7,
    input tri id_8,
    input wire id_9,
    output wand id_10,
    output supply1 id_11,
    output supply1 id_12,
    input tri0 id_13,
    output wor id_14,
    output logic id_15,
    input wire id_16,
    output supply0 id_17,
    input tri1 id_18,
    input wand id_19,
    output uwire id_20
);
  assign id_6 = id_8 == id_8;
  logic id_22;
  ;
  wor id_23, id_24;
  assign id_24 = -1;
  struct packed {
    struct packed {
      logic id_25;
      logic [-1 : -1] id_26;
    } id_27;
    logic id_28;
  } [1 'b0 : 1 'b0] id_29 =
  id_14++;
  module_0 modCall_1 (
      id_26,
      id_22,
      id_27,
      id_28
  );
  initial begin : LABEL_0
    id_15 <= -1;
  end
  always @(posedge id_18) begin : LABEL_1
    assume (-1);
    id_6 = id_2;
  end
  assign id_20 = -1'b0;
endmodule
