{
"DESIGN_NAME": "design2",
"VERILOG_FILES": ["dir::design2.sv"],
"CLOCK_PERIOD": 25,
"CLOCK_PORT": null,
"RUN_CTS" : false,
"PL_RANDOM_GLB_PLACEMENT" : true,
"FP_SIZING" : "absolute",
"DIE_AREA" : " 0 0 111 111",
"PL_TARGET_DENSITY":  0.9,
"FP_PDN_AUTO_ADJUST" :false,
"FP_PDN_VPITCH" : 25,
"FP_PDN_HPITCH" : 25,
"FP_PDN_VOFFSET" : 5,
"FP_PDN_HOFFSET" : 5,
"USE_SYNLIG" : true

}
