

================================================================
== Vitis HLS Report for 'QAM'
================================================================
* Date:           Mon Dec  5 17:16:29 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.444 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70   |QAM_Pipeline_VITIS_LOOP_44_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105  |QAM_Pipeline_VITIS_LOOP_71_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      43|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     332|     409|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     169|    -|
|Register         |        -|     -|      73|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     405|     621|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70   |QAM_Pipeline_VITIS_LOOP_44_1  |        0|   0|  186|   70|    0|
    |grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105  |QAM_Pipeline_VITIS_LOOP_71_2  |        0|   0|  146|  319|    0|
    |mul_32s_32s_32_1_1_U35                   |mul_32s_32s_32_1_1            |        0|   3|    0|   20|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                              |        0|   3|  332|  409|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub57_fu_157_p2                                          |         +|   0|  0|  39|          32|           2|
    |grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|  43|          34|           4|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  43|          8|    1|          8|
    |data_in_TREADY_int_regslice   |  14|          3|    1|          3|
    |data_out_TDATA_int_regslice   |  14|          3|   64|        192|
    |data_out_TDEST_int_regslice   |  14|          3|    1|          3|
    |data_out_TID_int_regslice     |  14|          3|    1|          3|
    |data_out_TKEEP_int_regslice   |  14|          3|    8|         24|
    |data_out_TLAST_int_regslice   |  14|          3|    1|          3|
    |data_out_TSTRB_int_regslice   |  14|          3|    8|         24|
    |data_out_TUSER_int_regslice   |  14|          3|    1|          3|
    |data_out_TVALID_int_regslice  |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 169|         35|   87|        266|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   7|   0|    7|          0|
    |grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start_reg   |   1|   0|    1|          0|
    |grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start_reg  |   1|   0|    1|          0|
    |mul_reg_185                                           |  32|   0|   32|          0|
    |sub57_reg_190                                         |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |  73|   0|   73|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|                QAM|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|                QAM|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TDEST    |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_in_TUSER    |   in|    1|          axis|   data_in_V_user_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TID      |   in|    1|          axis|     data_in_V_id_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TDEST   |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
|data_out_TUSER   |  out|    1|          axis|  data_out_V_user_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TID     |  out|    1|          axis|    data_out_V_id_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sym_num_3_loc = alloca i64 1"   --->   Operation 8 'alloca' 'sym_num_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'DATA_LEN_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%qam_num_2_loc = alloca i64 1"   --->   Operation 10 'alloca' 'qam_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 12 [2/2] (1.10ns)   --->   "%call_ln0 = call void @QAM_Pipeline_VITIS_LOOP_44_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %qam_num_2_loc, i32 %DATA_LEN_1_loc, i32 %sym_num_3_loc"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @QAM_Pipeline_VITIS_LOOP_44_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i32 %qam_num_2_loc, i32 %DATA_LEN_1_loc, i32 %sym_num_3_loc"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%empty_23 = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty_23' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.44>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%qam_num_2_loc_load = load i32 %qam_num_2_loc"   --->   Operation 15 'load' 'qam_num_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc_load = load i32 %DATA_LEN_1_loc"   --->   Operation 16 'load' 'DATA_LEN_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%sym_num_3_loc_load = load i32 %sym_num_3_loc"   --->   Operation 17 'load' 'sym_num_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (3.42ns)   --->   "%mul = mul i32 %DATA_LEN_1_loc_load, i32 %sym_num_3_loc_load"   --->   Operation 18 'mul' 'mul' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 19 [1/1] (1.01ns)   --->   "%sub57 = add i32 %mul, i32 4294967295"   --->   Operation 19 'add' 'sub57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%empty_24 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (3.00ns)   --->   "%call_ln0 = call void @QAM_Pipeline_VITIS_LOOP_71_2, i32 %mul, i32 %sub57, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i32 %qam_num_2_loc_load"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 3.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @QAM_Pipeline_VITIS_LOOP_71_2, i32 %mul, i32 %sub57, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, i32 %qam_num_2_loc_load"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_user_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_id_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_dest_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_user_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_id_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_dest_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln128 = ret" [../QAM.cpp:128]   --->   Operation 41 'ret' 'ret_ln128' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sym_num_3_loc       (alloca       ) [ 00111100]
DATA_LEN_1_loc      (alloca       ) [ 00111100]
qam_num_2_loc       (alloca       ) [ 00111100]
empty               (wait         ) [ 00000000]
call_ln0            (call         ) [ 00000000]
empty_23            (wait         ) [ 00000000]
qam_num_2_loc_load  (load         ) [ 00000010]
DATA_LEN_1_loc_load (load         ) [ 00000000]
sym_num_3_loc_load  (load         ) [ 00000000]
mul                 (mul          ) [ 00000010]
sub57               (add          ) [ 00000010]
empty_24            (wait         ) [ 00000000]
call_ln0            (call         ) [ 00000000]
spectopmodule_ln0   (spectopmodule) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
ret_ln128           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QAM_Pipeline_VITIS_LOOP_44_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QAM_Pipeline_VITIS_LOOP_71_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="sym_num_3_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sym_num_3_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="DATA_LEN_1_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DATA_LEN_1_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="qam_num_2_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qam_num_2_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="0" index="3" bw="8" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="0" index="5" bw="1" slack="0"/>
<pin id="77" dir="0" index="6" bw="1" slack="0"/>
<pin id="78" dir="0" index="7" bw="1" slack="0"/>
<pin id="79" dir="0" index="8" bw="64" slack="0"/>
<pin id="80" dir="0" index="9" bw="8" slack="0"/>
<pin id="81" dir="0" index="10" bw="8" slack="0"/>
<pin id="82" dir="0" index="11" bw="1" slack="0"/>
<pin id="83" dir="0" index="12" bw="1" slack="0"/>
<pin id="84" dir="0" index="13" bw="1" slack="0"/>
<pin id="85" dir="0" index="14" bw="1" slack="0"/>
<pin id="86" dir="0" index="15" bw="32" slack="1"/>
<pin id="87" dir="0" index="16" bw="32" slack="1"/>
<pin id="88" dir="0" index="17" bw="32" slack="1"/>
<pin id="89" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="0" index="3" bw="64" slack="0"/>
<pin id="110" dir="0" index="4" bw="8" slack="0"/>
<pin id="111" dir="0" index="5" bw="8" slack="0"/>
<pin id="112" dir="0" index="6" bw="1" slack="0"/>
<pin id="113" dir="0" index="7" bw="1" slack="0"/>
<pin id="114" dir="0" index="8" bw="1" slack="0"/>
<pin id="115" dir="0" index="9" bw="1" slack="0"/>
<pin id="116" dir="0" index="10" bw="64" slack="0"/>
<pin id="117" dir="0" index="11" bw="8" slack="0"/>
<pin id="118" dir="0" index="12" bw="8" slack="0"/>
<pin id="119" dir="0" index="13" bw="1" slack="0"/>
<pin id="120" dir="0" index="14" bw="1" slack="0"/>
<pin id="121" dir="0" index="15" bw="1" slack="0"/>
<pin id="122" dir="0" index="16" bw="1" slack="0"/>
<pin id="123" dir="0" index="17" bw="32" slack="0"/>
<pin id="124" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="qam_num_2_loc_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="4"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qam_num_2_loc_load/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="DATA_LEN_1_loc_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="4"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DATA_LEN_1_loc_load/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sym_num_3_loc_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="4"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sym_num_3_loc_load/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mul_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sub57_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub57/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="sym_num_3_loc_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sym_num_3_loc "/>
</bind>
</comp>

<comp id="170" class="1005" name="DATA_LEN_1_loc_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_LEN_1_loc "/>
</bind>
</comp>

<comp id="176" class="1005" name="qam_num_2_loc_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qam_num_2_loc "/>
</bind>
</comp>

<comp id="185" class="1005" name="mul_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="190" class="1005" name="sub57_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub57 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="70" pin=10"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="70" pin=11"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="70" pin=12"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="70" pin=13"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="70" pin=14"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="105" pin=4"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="105" pin=5"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="105" pin=6"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="105" pin=7"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="105" pin=8"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="105" pin=9"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="105" pin=10"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="105" pin=11"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="105" pin=12"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="105" pin=13"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="105" pin=14"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="105" pin=15"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="105" pin=16"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="105" pin=17"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="161"><net_src comp="150" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="157" pin="2"/><net_sink comp="105" pin=2"/></net>

<net id="167"><net_src comp="58" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="70" pin=17"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="173"><net_src comp="62" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="70" pin=16"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="179"><net_src comp="66" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="70" pin=15"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="188"><net_src comp="150" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="193"><net_src comp="157" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {2 3 5 6 }
	Port: data_out_V_keep_V | {2 3 5 6 }
	Port: data_out_V_strb_V | {2 3 5 6 }
	Port: data_out_V_user_V | {2 3 5 6 }
	Port: data_out_V_last_V | {2 3 5 6 }
	Port: data_out_V_id_V | {2 3 5 6 }
	Port: data_out_V_dest_V | {2 3 5 6 }
 - Input state : 
	Port: QAM : data_in_V_data_V | {2 3 5 6 }
	Port: QAM : data_in_V_keep_V | {2 3 5 6 }
	Port: QAM : data_in_V_strb_V | {2 3 5 6 }
	Port: QAM : data_in_V_user_V | {2 3 5 6 }
	Port: QAM : data_in_V_last_V | {2 3 5 6 }
	Port: QAM : data_in_V_id_V | {2 3 5 6 }
	Port: QAM : data_in_V_dest_V | {2 3 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		mul : 1
		sub57 : 2
		call_ln0 : 3
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   call   |  grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70 |    0    |   182   |    26   |
|          | grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105 |    0    |   212   |   222   |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |               sub57_fu_157              |    0    |    0    |    39   |
|----------|-----------------------------------------|---------|---------|---------|
|    mul   |                mul_fu_150               |    3    |    0    |    20   |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    3    |   394   |   307   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|DATA_LEN_1_loc_reg_170|   32   |
|      mul_reg_185     |   32   |
| qam_num_2_loc_reg_176|   32   |
|     sub57_reg_190    |   32   |
| sym_num_3_loc_reg_164|   32   |
+----------------------+--------+
|         Total        |   160  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
| grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105 |  p1  |   2  |  32  |   64   ||    9    |
| grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   128  ||  0.854  ||    18   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   394  |   307  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   554  |   325  |
+-----------+--------+--------+--------+--------+
