Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 17 10:52:20 2017
| Host         : 2002-12 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file playlist_timing_summary_routed.rpt -rpx playlist_timing_summary_routed.rpx
| Design       : playlist
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.511        0.000                      0                  333        0.057        0.000                      0                  333        4.500        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.511        0.000                      0                  333        0.057        0.000                      0                  333        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 mem/temp_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 2.017ns (46.372%)  route 2.333ns (53.628%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.758     5.360    mem/clk1_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.242 r  mem/temp_reg_1/DOADO[1]
                         net (fo=10, routed)          1.626     7.869    mem/out[3]
    SLICE_X68Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  mem/temp[7]_i_20/O
                         net (fo=1, routed)           0.706     8.699    volumecontrol/temp_reg_2
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  volumecontrol/temp[7]_i_9/O
                         net (fo=1, routed)           0.000     8.823    volumecontrol/temp[7]_i_9_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.373 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  volumecontrol/temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    volumecontrol/temp_reg[11]_i_1_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.710 r  volumecontrol/temp_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.710    volumecontrol/temp0[12]
    SLICE_X69Y93         FDRE                                         r  volumecontrol/temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.512    14.935    volumecontrol/clk1_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  volumecontrol/temp_reg[12]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X69Y93         FDRE (Setup_fdre_C_D)        0.062    15.220    volumecontrol/temp_reg[12]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 mem/temp_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 2.014ns (46.335%)  route 2.333ns (53.665%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.758     5.360    mem/clk1_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.242 r  mem/temp_reg_1/DOADO[1]
                         net (fo=10, routed)          1.626     7.869    mem/out[3]
    SLICE_X68Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  mem/temp[7]_i_20/O
                         net (fo=1, routed)           0.706     8.699    volumecontrol/temp_reg_2
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  volumecontrol/temp[7]_i_9/O
                         net (fo=1, routed)           0.000     8.823    volumecontrol/temp[7]_i_9_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.373 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.707 r  volumecontrol/temp_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.707    volumecontrol/temp0[9]
    SLICE_X69Y92         FDRE                                         r  volumecontrol/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X69Y92         FDRE                                         r  volumecontrol/temp_reg[9]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y92         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 mem/temp_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.993ns (46.074%)  route 2.333ns (53.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.758     5.360    mem/clk1_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.242 r  mem/temp_reg_1/DOADO[1]
                         net (fo=10, routed)          1.626     7.869    mem/out[3]
    SLICE_X68Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  mem/temp[7]_i_20/O
                         net (fo=1, routed)           0.706     8.699    volumecontrol/temp_reg_2
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  volumecontrol/temp[7]_i_9/O
                         net (fo=1, routed)           0.000     8.823    volumecontrol/temp[7]_i_9_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.373 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.686 r  volumecontrol/temp_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.686    volumecontrol/temp0[11]
    SLICE_X69Y92         FDRE                                         r  volumecontrol/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X69Y92         FDRE                                         r  volumecontrol/temp_reg[11]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y92         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 mem/temp_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.951ns (45.545%)  route 2.333ns (54.455%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.758     5.360    mem/clk1_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.242 r  mem/temp_reg_1/DOADO[1]
                         net (fo=10, routed)          1.626     7.869    mem/out[3]
    SLICE_X68Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  mem/temp[7]_i_20/O
                         net (fo=1, routed)           0.706     8.699    volumecontrol/temp_reg_2
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  volumecontrol/temp[7]_i_9/O
                         net (fo=1, routed)           0.000     8.823    volumecontrol/temp[7]_i_9_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.373 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  volumecontrol/temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    volumecontrol/temp_reg[11]_i_1_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.644 r  volumecontrol/temp_reg[13]_i_2/CO[1]
                         net (fo=1, routed)           0.000     9.644    volumecontrol/temp0[13]
    SLICE_X69Y93         FDRE                                         r  volumecontrol/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.512    14.935    volumecontrol/clk1_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  volumecontrol/temp_reg[13]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X69Y93         FDRE (Setup_fdre_C_D)        0.046    15.204    volumecontrol/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 playlistaddrcounter1/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/temp_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.779ns (20.517%)  route 3.018ns (79.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.701     5.303    playlistaddrcounter1/clk1_IBUF_BUFG
    SLICE_X76Y103        FDRE                                         r  playlistaddrcounter1/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.478     5.781 r  playlistaddrcounter1/temp_reg[4]/Q
                         net (fo=8, routed)           0.983     6.764    playlistaddrcounter1/paddrout[4]
    SLICE_X76Y102        LUT6 (Prop_lut6_I1_O)        0.301     7.065 r  playlistaddrcounter1/temp[3]_i_1/O
                         net (fo=6, routed)           2.035     9.100    mem/pwropt
    RAMB36_X1Y18         RAMB36E1                                     r  mem/temp_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.548    14.970    mem/clk1_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  mem/temp_reg_3/CLKARDCLK
                         clock pessimism              0.180    15.150    
                         clock uncertainty           -0.035    15.115    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.672    mem/temp_reg_3
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 mem/temp_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.919ns (45.135%)  route 2.333ns (54.865%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.758     5.360    mem/clk1_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.242 r  mem/temp_reg_1/DOADO[1]
                         net (fo=10, routed)          1.626     7.869    mem/out[3]
    SLICE_X68Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  mem/temp[7]_i_20/O
                         net (fo=1, routed)           0.706     8.699    volumecontrol/temp_reg_2
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  volumecontrol/temp[7]_i_9/O
                         net (fo=1, routed)           0.000     8.823    volumecontrol/temp[7]_i_9_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.373 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.612 r  volumecontrol/temp_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.612    volumecontrol/temp0[10]
    SLICE_X69Y92         FDRE                                         r  volumecontrol/temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X69Y92         FDRE                                         r  volumecontrol/temp_reg[10]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y92         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 mem/temp_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.903ns (44.928%)  route 2.333ns (55.072%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.758     5.360    mem/clk1_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.242 r  mem/temp_reg_1/DOADO[1]
                         net (fo=10, routed)          1.626     7.869    mem/out[3]
    SLICE_X68Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  mem/temp[7]_i_20/O
                         net (fo=1, routed)           0.706     8.699    volumecontrol/temp_reg_2
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  volumecontrol/temp[7]_i_9/O
                         net (fo=1, routed)           0.000     8.823    volumecontrol/temp[7]_i_9_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.373 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.596 r  volumecontrol/temp_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.596    volumecontrol/temp0[8]
    SLICE_X69Y92         FDRE                                         r  volumecontrol/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X69Y92         FDRE                                         r  volumecontrol/temp_reg[8]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y92         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 mem/temp_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.770ns (43.143%)  route 2.333ns (56.857%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.758     5.360    mem/clk1_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.242 r  mem/temp_reg_1/DOADO[1]
                         net (fo=10, routed)          1.626     7.869    mem/out[3]
    SLICE_X68Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  mem/temp[7]_i_20/O
                         net (fo=1, routed)           0.706     8.699    volumecontrol/temp_reg_2
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  volumecontrol/temp[7]_i_9/O
                         net (fo=1, routed)           0.000     8.823    volumecontrol/temp[7]_i_9_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.463 r  volumecontrol/temp_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.463    volumecontrol/temp0[7]
    SLICE_X69Y91         FDRE                                         r  volumecontrol/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X69Y91         FDRE                                         r  volumecontrol/temp_reg[7]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y91         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 mem/temp_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.710ns (42.299%)  route 2.333ns (57.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.758     5.360    mem/clk1_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.242 r  mem/temp_reg_1/DOADO[1]
                         net (fo=10, routed)          1.626     7.869    mem/out[3]
    SLICE_X68Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.993 r  mem/temp[7]_i_20/O
                         net (fo=1, routed)           0.706     8.699    volumecontrol/temp_reg_2
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  volumecontrol/temp[7]_i_9/O
                         net (fo=1, routed)           0.000     8.823    volumecontrol/temp[7]_i_9_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.403 r  volumecontrol/temp_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.403    volumecontrol/temp0[6]
    SLICE_X69Y91         FDRE                                         r  volumecontrol/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X69Y91         FDRE                                         r  volumecontrol/temp_reg[6]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y91         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 pdm1/error_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdm1/error_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.778ns (43.581%)  route 2.302ns (56.419%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.633     5.236    pdm1/clk1_IBUF_BUFG
    SLICE_X68Y93         FDRE                                         r  pdm1/error_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  pdm1/error_sig_reg[0]/Q
                         net (fo=6, routed)           1.298     6.990    pdm1/error_sig[0]
    SLICE_X68Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  pdm1/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     7.114    pdm1/geqOp_carry_i_8_n_0
    SLICE_X68Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.646 r  pdm1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    pdm1/geqOp_carry_n_0
    SLICE_X68Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.939 r  pdm1/geqOp_carry__0/CO[0]
                         net (fo=11, routed)          1.004     8.942    pdm1/geqOp
    SLICE_X69Y94         LUT3 (Prop_lut3_I2_O)        0.373     9.315 r  pdm1/error_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     9.315    pdm1/error_sig[6]_i_1_n_0
    SLICE_X69Y94         FDRE                                         r  pdm1/error_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.512    14.935    pdm1/clk1_IBUF_BUFG
    SLICE_X69Y94         FDRE                                         r  pdm1/error_sig_reg[6]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X69Y94         FDRE (Setup_fdre_C_D)        0.031    15.206    pdm1/error_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 playlistmemory1/pm_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder1/limit_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.215ns (48.635%)  route 0.227ns (51.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.592     1.511    playlistmemory1/clk1_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  playlistmemory1/pm_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  playlistmemory1/pm_do_reg[4]/Q
                         net (fo=6, routed)           0.227     1.902    decoder1/Q[0]
    SLICE_X75Y93         LUT4 (Prop_lut4_I3_O)        0.051     1.953 r  decoder1/limit[5]_i_1/O
                         net (fo=1, routed)           0.000     1.953    decoder1/limit[5]_i_1_n_0
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.870     2.035    decoder1/clk1_IBUF_BUFG
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[5]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.107     1.896    decoder1/limit_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 playlistmemory1/pm_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder1/limit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.212ns (47.379%)  route 0.235ns (52.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.592     1.511    playlistmemory1/clk1_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  playlistmemory1/pm_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  playlistmemory1/pm_do_reg[4]/Q
                         net (fo=6, routed)           0.235     1.911    decoder1/Q[0]
    SLICE_X75Y93         LUT4 (Prop_lut4_I2_O)        0.048     1.959 r  decoder1/limit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.959    decoder1/limit[1]_i_1_n_0
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.870     2.035    decoder1/clk1_IBUF_BUFG
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[1]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.107     1.896    decoder1/limit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 playlistmemory1/pm_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder1/limit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.213ns (47.390%)  route 0.236ns (52.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.592     1.511    playlistmemory1/clk1_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  playlistmemory1/pm_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  playlistmemory1/pm_do_reg[4]/Q
                         net (fo=6, routed)           0.236     1.912    decoder1/Q[0]
    SLICE_X75Y93         LUT4 (Prop_lut4_I3_O)        0.049     1.961 r  decoder1/limit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.961    decoder1/limit[3]_i_1_n_0
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.870     2.035    decoder1/clk1_IBUF_BUFG
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[3]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.107     1.896    decoder1/limit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 playlistmemory1/pm_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder1/limit_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.929%)  route 0.227ns (52.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.592     1.511    playlistmemory1/clk1_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  playlistmemory1/pm_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  playlistmemory1/pm_do_reg[4]/Q
                         net (fo=6, routed)           0.227     1.902    decoder1/Q[0]
    SLICE_X75Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.947 r  decoder1/limit[4]_i_1/O
                         net (fo=1, routed)           0.000     1.947    decoder1/limit[4]_i_1_n_0
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.870     2.035    decoder1/clk1_IBUF_BUFG
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[4]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.092     1.881    decoder1/limit_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 playlistmemory1/pm_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder1/limit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.023%)  route 0.235ns (52.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.592     1.511    playlistmemory1/clk1_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  playlistmemory1/pm_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  playlistmemory1/pm_do_reg[4]/Q
                         net (fo=6, routed)           0.235     1.911    decoder1/Q[0]
    SLICE_X75Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.956 r  decoder1/limit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.956    decoder1/limit[0]_i_1_n_0
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.870     2.035    decoder1/clk1_IBUF_BUFG
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[0]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.091     1.880    decoder1/limit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 playlistmemory1/pm_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder1/limit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.918%)  route 0.236ns (53.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.592     1.511    playlistmemory1/clk1_IBUF_BUFG
    SLICE_X76Y100        FDRE                                         r  playlistmemory1/pm_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  playlistmemory1/pm_do_reg[4]/Q
                         net (fo=6, routed)           0.236     1.912    decoder1/Q[0]
    SLICE_X75Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.957 r  decoder1/limit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    decoder1/limit[2]_i_1_n_0
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.870     2.035    decoder1/clk1_IBUF_BUFG
    SLICE_X75Y93         FDRE                                         r  decoder1/limit_reg[2]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X75Y93         FDRE (Hold_fdre_C_D)         0.092     1.881    decoder1/limit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/temp_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.880%)  route 0.231ns (62.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.593     1.512    addrcounter/clk1_IBUF_BUFG
    SLICE_X72Y88         FDRE                                         r  addrcounter/temp_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  addrcounter/temp_reg_rep[3]/Q
                         net (fo=5, routed)           0.231     1.885    mem/sel[3]
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.909     2.074    mem/clk1_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/CLKARDCLK
                         clock pessimism             -0.501     1.573    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.756    mem/temp_reg_1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/temp_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.523%)  route 0.235ns (62.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.594     1.513    addrcounter/clk1_IBUF_BUFG
    SLICE_X72Y90         FDRE                                         r  addrcounter/temp_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  addrcounter/temp_reg_rep[12]/Q
                         net (fo=5, routed)           0.235     1.889    mem/sel[12]
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.909     2.074    mem/clk1_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  mem/temp_reg_1/CLKARDCLK
                         clock pessimism             -0.501     1.573    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.756    mem/temp_reg_1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 volumecontrol/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdm1/datain_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     1.486    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y92         FDCE                                         r  volumecontrol/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  volumecontrol/data_out_reg[7]/Q
                         net (fo=1, routed)           0.119     1.747    pdm1/Q[7]
    SLICE_X67Y92         FDRE                                         r  pdm1/datain_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.839     2.004    pdm1/clk1_IBUF_BUFG
    SLICE_X67Y92         FDRE                                         r  pdm1/datain_temp_reg[7]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.072     1.596    pdm1/datain_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/temp_reg_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.452%)  route 0.252ns (60.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.595     1.514    addrcounter/clk1_IBUF_BUFG
    SLICE_X74Y88         FDRE                                         r  addrcounter/temp_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  addrcounter/temp_reg_rep[0]/Q
                         net (fo=5, routed)           0.252     1.930    mem/sel[0]
    RAMB36_X2Y17         RAMB36E1                                     r  mem/temp_reg_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.907     2.072    mem/clk1_IBUF_BUFG
    RAMB36_X2Y17         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.593    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.776    mem/temp_reg_0
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    mem/temp_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    mem/temp_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18    mem/temp_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19    mem/temp_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    mem/temp_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk1_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y88    addrcounter/temp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y90    addrcounter/temp_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y90    addrcounter/temp_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y91    addrcounter/temp_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100   playlistmemory1/pm_do_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100   playlistmemory1/pm_do_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100   playlistmemory1/pm_do_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100   playlistmemory1/pm_do_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y101   playlistmemory1/temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y101   playlistmemory1/temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y101   playlistmemory1/temp_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y101   playlistmemory1/temp_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y102   playlistaddrcounter1/temp_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y79    playlistcounter1/temp_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78    playlistcounter1/temp_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78    playlistcounter1/temp_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y93    decoder1/limit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y93    decoder1/limit_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y93    decoder1/limit_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y93    decoder1/limit_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y93    decoder1/limit_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y93    decoder1/limit_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78    playlistcounter1/temp_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78    playlistcounter1/temp_reg[11]/C



