Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: mecobo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mecobo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mecobo"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : mecobo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_control.v" into library work
Parsing module <xbar_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/scheduler.v" into library work
Parsing module <scheduler>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/sample_collector.v" into library work
Parsing module <sample_collector>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/sample_fifo/sample_fifo.v" into library work
Parsing module <sample_fifo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ebi.v" into library work
Parsing module <ebi>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/cmd_fifo/command_fifo.v" into library work
Parsing module <command_fifo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_clock.v" into library work
Parsing module <xbar_clock>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/pincontrol.v" into library work
Parsing module <pincontrol>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/main_clocks.v" into library work
Parsing module <main_clocks>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/dac_control.v" into library work
Parsing module <dac_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/adccontrol.v" into library work
Parsing module <adc_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/toplevel.v" into library work
Parsing module <mecobo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/mem.v" into library work
Parsing module <mem>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ram.v" into library work
Parsing module <dp_ram>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/tb.v" into library work
Parsing module <toplevel_tb>.
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing module <glbl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 200: Port prog_empty is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 218: Port dac_fifo_dout is not connected to this instance

Elaborating module <mecobo>.

Elaborating module <main_clocks>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=90,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=53,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=15,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <xbar_clock>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=5.0,CLKFX_DIVIDE=2,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2=0,CLKIN_PERIOD=200.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT=0)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/xbar_clock.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <ODDR2>.

Elaborating module <ebi>.
"/home/lykkebo/mecobo/fpga/ebi.v" Line 142. $display ebi: 0\n
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/ebi.v" Line 166: Assignment to status_register_old ignored, since the identifier is never used

Elaborating module <command_fifo>.
WARNING:HDLCompiler:1499 - "/home/lykkebo/mecobo/fpga/cmd_fifo/command_fifo.v" Line 39: Empty module <command_fifo> remains a black box.

Elaborating module <scheduler>.
WARNING:HDLCompiler:189 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 229: Size mismatch in connection of port <cmd_bus_data_out>. Formal port size is 32-bit while actual signal size is 16-bit.

Elaborating module <pincontrol(POSITION=0)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=1)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=2)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=3)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=4)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=5)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=6)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=7)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=8)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=9)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=10)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=11)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=12)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=13)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=14)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=15)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 315: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <adc_control(MIN_CHANNEL=100,MAX_CHANNEL=107)>.
WARNING:HDLCompiler:872 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 73: Using initial value of last_executed_command since it is never assigned
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 132: Assignment to clock_divide_register ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 330: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 332: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 351: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <dac_control(POSITION=240)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/dac_control.v" Line 149: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <xbar_control(POSITION=241)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/xbar_control.v" Line 168: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <sample_collector>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 231: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 238: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <sample_fifo>.
WARNING:HDLCompiler:1499 - "/home/lykkebo/mecobo/fpga/sample_fifo/sample_fifo.v" Line 39: Empty module <sample_fifo> remains a black box.
WARNING:HDLCompiler:634 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 251: Net <pinControl[0].cmd_bus_rd> does not have a driver.
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 218: Input port dac_fifo_dout[15] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mecobo>.
    Related source file is "/home/lykkebo/mecobo/fpga/toplevel.v".
WARNING:Xst:2898 - Port 'dac_fifo_dout', unconnected in block instance 'sched', is tied to GND.
WARNING:Xst:2898 - Port 'dac_fifo_empty', unconnected in block instance 'sched', is tied to GND.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 200: Output port <wr_ack> of the instance <cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 200: Output port <prog_empty> of the instance <cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 218: Output port <dac_fifo_rd_en> of the instance <sched> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pinControl[0].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[1].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[2].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[3].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[4].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[5].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[6].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[7].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[8].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[9].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[10].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[11].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[12].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[13].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[14].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pinControl[15].cmd_bus_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 27-bit register for signal <led_heartbeat>.
    Found 27-bit adder for signal <led_heartbeat[26]_GND_1_o_add_3_OUT> created at line 114.
    Found 1-bit tristate buffer for signal <ebi_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<0>> created at line 71
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <mecobo> synthesized.

Synthesizing Unit <main_clocks>.
    Related source file is "/home/lykkebo/mecobo/fpga/main_clocks.v".
    Summary:
	no macro.
Unit <main_clocks> synthesized.

Synthesizing Unit <xbar_clock>.
    Related source file is "/home/lykkebo/mecobo/fpga/xbar_clock.v".
    Summary:
	no macro.
Unit <xbar_clock> synthesized.

Synthesizing Unit <ebi>.
    Related source file is "/home/lykkebo/mecobo/fpga/ebi.v".
WARNING:Xst:647 - Input <addr<18:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <status_register>.
    Found 16-bit register for signal <fifo_captured_data>.
    Found 176-bit register for signal <n0134[175:0]>.
    Found 1-bit register for signal <irq>.
    Found 16-bit register for signal <data_out>.
    Found 16-bit register for signal <ebi_last_word>.
    Found 1-bit register for signal <rd_d>.
    Found 1-bit register for signal <wr_d>.
    Found 1-bit register for signal <rd_dd>.
    Found 1-bit register for signal <wr_dd>.
    Found 32-bit register for signal <clock_reg>.
    Found 1-bit register for signal <time_running>.
    Found 6-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 24                                             |
    | Inputs             | 12                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <clock_reg[31]_GND_25_o_add_86_OUT> created at line 286.
    Found 8-bit comparator lessequal for signal <n0055> created at line 218
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 278 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ebi> synthesized.

Synthesizing Unit <scheduler>.
    Related source file is "/home/lykkebo/mecobo/fpga/scheduler.v".
WARNING:Xst:647 - Input <dac_fifo_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dac_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dac_fifo_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <state>.
    Found 80-bit register for signal <command>.
    Found 32-bit comparator lessequal for signal <n0023> created at line 120
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <scheduler> synthesized.

Synthesizing Unit <pincontrol_1>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00000000
    Found 1-bit register for signal <reset_clk_DFF_344>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_12_o_dff_15_OUT>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 36                                             |
    | Inputs             | 13                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_29_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_29_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_1>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_1> synthesized.

Synthesizing Unit <pincontrol_2>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00000001
    Found 1-bit register for signal <reset_clk_DFF_381>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_13_o_dff_15_OUT>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_63_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_63_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_2>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_2> synthesized.

Synthesizing Unit <pincontrol_3>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00000010
    Found 1-bit register for signal <reset_clk_DFF_414>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_14_o_dff_15_OUT>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_97_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_97_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_3>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_3> synthesized.

Synthesizing Unit <pincontrol_4>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00000011
    Found 1-bit register for signal <reset_clk_DFF_447>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_15_o_dff_15_OUT>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_131_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_131_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_4>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_4> synthesized.

Synthesizing Unit <pincontrol_5>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00000100
    Found 1-bit register for signal <reset_clk_DFF_480>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_16_o_dff_15_OUT>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_165_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_165_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_5>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_5> synthesized.

Synthesizing Unit <pincontrol_6>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00000101
    Found 1-bit register for signal <reset_clk_DFF_513>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_17_o_dff_15_OUT>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_199_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_199_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_6>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_6> synthesized.

Synthesizing Unit <pincontrol_7>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00000110
    Found 1-bit register for signal <reset_clk_DFF_546>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_18_o_dff_15_OUT>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_233_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_233_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_7>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_7> synthesized.

Synthesizing Unit <pincontrol_8>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00000111
    Found 1-bit register for signal <reset_clk_DFF_579>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_19_o_dff_15_OUT>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_267_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_267_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_8>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_8> synthesized.

Synthesizing Unit <pincontrol_9>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00001000
    Found 1-bit register for signal <reset_clk_DFF_612>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_20_o_dff_15_OUT>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_301_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_301_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_9>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_9> synthesized.

Synthesizing Unit <pincontrol_10>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00001001
    Found 1-bit register for signal <reset_clk_DFF_645>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_21_o_dff_15_OUT>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_335_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_335_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_10>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_10> synthesized.

Synthesizing Unit <pincontrol_11>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00001010
    Found 1-bit register for signal <reset_clk_DFF_678>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_22_o_dff_15_OUT>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_369_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_369_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_11>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_11> synthesized.

Synthesizing Unit <pincontrol_12>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00001011
    Found 1-bit register for signal <reset_clk_DFF_711>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_23_o_dff_15_OUT>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_403_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_403_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_12>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_12> synthesized.

Synthesizing Unit <pincontrol_13>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00001100
    Found 1-bit register for signal <reset_clk_DFF_744>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_24_o_dff_15_OUT>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_437_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_437_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_13>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_13> synthesized.

Synthesizing Unit <pincontrol_14>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00001101
    Found 1-bit register for signal <reset_clk_DFF_777>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_25_o_dff_15_OUT>.
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_471_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_471_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_14>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_14> synthesized.

Synthesizing Unit <pincontrol_15>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00001110
    Found 1-bit register for signal <reset_clk_DFF_810>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_26_o_dff_15_OUT>.
    Found finite state machine <FSM_15> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_505_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_505_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_15>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_15> synthesized.

Synthesizing Unit <pincontrol_16>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8'b00001111
    Found 1-bit register for signal <reset_clk_DFF_843>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <rec_start_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <sample_cnt>.
    Found 1-bit register for signal <sample_register>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_27_o_dff_15_OUT>.
    Found finite state machine <FSM_16> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_539_o_sub_106_OUT> created at line 311.
    Found 16-bit adder for signal <sample_cnt[15]_GND_539_o_add_108_OUT> created at line 315.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_117_OUT> created at line 334.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 99
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 99
    Found 1-bit tristate buffer for signal <pin> created at line 129
    Found 32-bit comparator greater for signal <rec_start_time[31]_current_time[31]_LessThan_60_o> created at line 213
    Found 32-bit comparator greater for signal <n0097> created at line 213
    Found 32-bit comparator greater for signal <n0117> created at line 237
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_16>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_16> synthesized.

Synthesizing Unit <adc_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/adccontrol.v".
        MIN_CHANNEL = 100
        MAX_CHANNEL = 107
        NUM_STATES = 5
        init = 5'b00001
        program_adc = 5'b00010
        get_values = 5'b00100
        copy = 5'b01000
        writeback = 5'b10000
WARNING:Xst:647 - Input <addr<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <Z_28_o_dff_119_OUT>.
    Found 1-bit register for signal <reset_clk_DFF_876>.
    Found 128-bit register for signal <n1380[127:0]>.
    Found 256-bit register for signal <n1384[255:0]>.
    Found 256-bit register for signal <n1385[255:0]>.
    Found 32-bit register for signal <current_command>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <sample_register<0><15>>.
    Found 1-bit register for signal <sample_register<0><14>>.
    Found 1-bit register for signal <sample_register<0><13>>.
    Found 1-bit register for signal <sample_register<0><12>>.
    Found 1-bit register for signal <sample_register<0><11>>.
    Found 1-bit register for signal <sample_register<0><10>>.
    Found 1-bit register for signal <sample_register<0><9>>.
    Found 1-bit register for signal <sample_register<0><8>>.
    Found 1-bit register for signal <sample_register<0><7>>.
    Found 1-bit register for signal <sample_register<0><6>>.
    Found 1-bit register for signal <sample_register<0><5>>.
    Found 1-bit register for signal <sample_register<0><4>>.
    Found 1-bit register for signal <sample_register<0><3>>.
    Found 1-bit register for signal <sample_register<0><2>>.
    Found 1-bit register for signal <sample_register<0><1>>.
    Found 1-bit register for signal <sample_register<0><0>>.
    Found 1-bit register for signal <sequence_number<0><15>>.
    Found 1-bit register for signal <sequence_number<0><14>>.
    Found 1-bit register for signal <sequence_number<0><13>>.
    Found 1-bit register for signal <sequence_number<0><12>>.
    Found 1-bit register for signal <sequence_number<0><11>>.
    Found 1-bit register for signal <sequence_number<0><10>>.
    Found 1-bit register for signal <sequence_number<0><9>>.
    Found 1-bit register for signal <sequence_number<0><8>>.
    Found 1-bit register for signal <sequence_number<0><7>>.
    Found 1-bit register for signal <sequence_number<0><6>>.
    Found 1-bit register for signal <sequence_number<0><5>>.
    Found 1-bit register for signal <sequence_number<0><4>>.
    Found 1-bit register for signal <sequence_number<0><3>>.
    Found 1-bit register for signal <sequence_number<0><2>>.
    Found 1-bit register for signal <sequence_number<0><1>>.
    Found 1-bit register for signal <sequence_number<0><0>>.
    Found 1-bit register for signal <fast_clk_counter<0><15>>.
    Found 1-bit register for signal <fast_clk_counter<0><14>>.
    Found 1-bit register for signal <fast_clk_counter<0><13>>.
    Found 1-bit register for signal <fast_clk_counter<0><12>>.
    Found 1-bit register for signal <fast_clk_counter<0><11>>.
    Found 1-bit register for signal <fast_clk_counter<0><10>>.
    Found 1-bit register for signal <fast_clk_counter<0><9>>.
    Found 1-bit register for signal <fast_clk_counter<0><8>>.
    Found 1-bit register for signal <fast_clk_counter<0><7>>.
    Found 1-bit register for signal <fast_clk_counter<0><6>>.
    Found 1-bit register for signal <fast_clk_counter<0><5>>.
    Found 1-bit register for signal <fast_clk_counter<0><4>>.
    Found 1-bit register for signal <fast_clk_counter<0><3>>.
    Found 1-bit register for signal <fast_clk_counter<0><2>>.
    Found 1-bit register for signal <fast_clk_counter<0><1>>.
    Found 1-bit register for signal <fast_clk_counter<0><0>>.
    Found 1-bit register for signal <sample_register<1><15>>.
    Found 1-bit register for signal <sample_register<1><14>>.
    Found 1-bit register for signal <sample_register<1><13>>.
    Found 1-bit register for signal <sample_register<1><12>>.
    Found 1-bit register for signal <sample_register<1><11>>.
    Found 1-bit register for signal <sample_register<1><10>>.
    Found 1-bit register for signal <sample_register<1><9>>.
    Found 1-bit register for signal <sample_register<1><8>>.
    Found 1-bit register for signal <sample_register<1><7>>.
    Found 1-bit register for signal <sample_register<1><6>>.
    Found 1-bit register for signal <sample_register<1><5>>.
    Found 1-bit register for signal <sample_register<1><4>>.
    Found 1-bit register for signal <sample_register<1><3>>.
    Found 1-bit register for signal <sample_register<1><2>>.
    Found 1-bit register for signal <sample_register<1><1>>.
    Found 1-bit register for signal <sample_register<1><0>>.
    Found 1-bit register for signal <sequence_number<1><15>>.
    Found 1-bit register for signal <sequence_number<1><14>>.
    Found 1-bit register for signal <sequence_number<1><13>>.
    Found 1-bit register for signal <sequence_number<1><12>>.
    Found 1-bit register for signal <sequence_number<1><11>>.
    Found 1-bit register for signal <sequence_number<1><10>>.
    Found 1-bit register for signal <sequence_number<1><9>>.
    Found 1-bit register for signal <sequence_number<1><8>>.
    Found 1-bit register for signal <sequence_number<1><7>>.
    Found 1-bit register for signal <sequence_number<1><6>>.
    Found 1-bit register for signal <sequence_number<1><5>>.
    Found 1-bit register for signal <sequence_number<1><4>>.
    Found 1-bit register for signal <sequence_number<1><3>>.
    Found 1-bit register for signal <sequence_number<1><2>>.
    Found 1-bit register for signal <sequence_number<1><1>>.
    Found 1-bit register for signal <sequence_number<1><0>>.
    Found 1-bit register for signal <fast_clk_counter<1><15>>.
    Found 1-bit register for signal <fast_clk_counter<1><14>>.
    Found 1-bit register for signal <fast_clk_counter<1><13>>.
    Found 1-bit register for signal <fast_clk_counter<1><12>>.
    Found 1-bit register for signal <fast_clk_counter<1><11>>.
    Found 1-bit register for signal <fast_clk_counter<1><10>>.
    Found 1-bit register for signal <fast_clk_counter<1><9>>.
    Found 1-bit register for signal <fast_clk_counter<1><8>>.
    Found 1-bit register for signal <fast_clk_counter<1><7>>.
    Found 1-bit register for signal <fast_clk_counter<1><6>>.
    Found 1-bit register for signal <fast_clk_counter<1><5>>.
    Found 1-bit register for signal <fast_clk_counter<1><4>>.
    Found 1-bit register for signal <fast_clk_counter<1><3>>.
    Found 1-bit register for signal <fast_clk_counter<1><2>>.
    Found 1-bit register for signal <fast_clk_counter<1><1>>.
    Found 1-bit register for signal <fast_clk_counter<1><0>>.
    Found 1-bit register for signal <sample_register<2><15>>.
    Found 1-bit register for signal <sample_register<2><14>>.
    Found 1-bit register for signal <sample_register<2><13>>.
    Found 1-bit register for signal <sample_register<2><12>>.
    Found 1-bit register for signal <sample_register<2><11>>.
    Found 1-bit register for signal <sample_register<2><10>>.
    Found 1-bit register for signal <sample_register<2><9>>.
    Found 1-bit register for signal <sample_register<2><8>>.
    Found 1-bit register for signal <sample_register<2><7>>.
    Found 1-bit register for signal <sample_register<2><6>>.
    Found 1-bit register for signal <sample_register<2><5>>.
    Found 1-bit register for signal <sample_register<2><4>>.
    Found 1-bit register for signal <sample_register<2><3>>.
    Found 1-bit register for signal <sample_register<2><2>>.
    Found 1-bit register for signal <sample_register<2><1>>.
    Found 1-bit register for signal <sample_register<2><0>>.
    Found 1-bit register for signal <sequence_number<2><15>>.
    Found 1-bit register for signal <sequence_number<2><14>>.
    Found 1-bit register for signal <sequence_number<2><13>>.
    Found 1-bit register for signal <sequence_number<2><12>>.
    Found 1-bit register for signal <sequence_number<2><11>>.
    Found 1-bit register for signal <sequence_number<2><10>>.
    Found 1-bit register for signal <sequence_number<2><9>>.
    Found 1-bit register for signal <sequence_number<2><8>>.
    Found 1-bit register for signal <sequence_number<2><7>>.
    Found 1-bit register for signal <sequence_number<2><6>>.
    Found 1-bit register for signal <sequence_number<2><5>>.
    Found 1-bit register for signal <sequence_number<2><4>>.
    Found 1-bit register for signal <sequence_number<2><3>>.
    Found 1-bit register for signal <sequence_number<2><2>>.
    Found 1-bit register for signal <sequence_number<2><1>>.
    Found 1-bit register for signal <sequence_number<2><0>>.
    Found 1-bit register for signal <fast_clk_counter<2><15>>.
    Found 1-bit register for signal <fast_clk_counter<2><14>>.
    Found 1-bit register for signal <fast_clk_counter<2><13>>.
    Found 1-bit register for signal <fast_clk_counter<2><12>>.
    Found 1-bit register for signal <fast_clk_counter<2><11>>.
    Found 1-bit register for signal <fast_clk_counter<2><10>>.
    Found 1-bit register for signal <fast_clk_counter<2><9>>.
    Found 1-bit register for signal <fast_clk_counter<2><8>>.
    Found 1-bit register for signal <fast_clk_counter<2><7>>.
    Found 1-bit register for signal <fast_clk_counter<2><6>>.
    Found 1-bit register for signal <fast_clk_counter<2><5>>.
    Found 1-bit register for signal <fast_clk_counter<2><4>>.
    Found 1-bit register for signal <fast_clk_counter<2><3>>.
    Found 1-bit register for signal <fast_clk_counter<2><2>>.
    Found 1-bit register for signal <fast_clk_counter<2><1>>.
    Found 1-bit register for signal <fast_clk_counter<2><0>>.
    Found 1-bit register for signal <sample_register<3><15>>.
    Found 1-bit register for signal <sample_register<3><14>>.
    Found 1-bit register for signal <sample_register<3><13>>.
    Found 1-bit register for signal <sample_register<3><12>>.
    Found 1-bit register for signal <sample_register<3><11>>.
    Found 1-bit register for signal <sample_register<3><10>>.
    Found 1-bit register for signal <sample_register<3><9>>.
    Found 1-bit register for signal <sample_register<3><8>>.
    Found 1-bit register for signal <sample_register<3><7>>.
    Found 1-bit register for signal <sample_register<3><6>>.
    Found 1-bit register for signal <sample_register<3><5>>.
    Found 1-bit register for signal <sample_register<3><4>>.
    Found 1-bit register for signal <sample_register<3><3>>.
    Found 1-bit register for signal <sample_register<3><2>>.
    Found 1-bit register for signal <sample_register<3><1>>.
    Found 1-bit register for signal <sample_register<3><0>>.
    Found 1-bit register for signal <sequence_number<3><15>>.
    Found 1-bit register for signal <sequence_number<3><14>>.
    Found 1-bit register for signal <sequence_number<3><13>>.
    Found 1-bit register for signal <sequence_number<3><12>>.
    Found 1-bit register for signal <sequence_number<3><11>>.
    Found 1-bit register for signal <sequence_number<3><10>>.
    Found 1-bit register for signal <sequence_number<3><9>>.
    Found 1-bit register for signal <sequence_number<3><8>>.
    Found 1-bit register for signal <sequence_number<3><7>>.
    Found 1-bit register for signal <sequence_number<3><6>>.
    Found 1-bit register for signal <sequence_number<3><5>>.
    Found 1-bit register for signal <sequence_number<3><4>>.
    Found 1-bit register for signal <sequence_number<3><3>>.
    Found 1-bit register for signal <sequence_number<3><2>>.
    Found 1-bit register for signal <sequence_number<3><1>>.
    Found 1-bit register for signal <sequence_number<3><0>>.
    Found 1-bit register for signal <fast_clk_counter<3><15>>.
    Found 1-bit register for signal <fast_clk_counter<3><14>>.
    Found 1-bit register for signal <fast_clk_counter<3><13>>.
    Found 1-bit register for signal <fast_clk_counter<3><12>>.
    Found 1-bit register for signal <fast_clk_counter<3><11>>.
    Found 1-bit register for signal <fast_clk_counter<3><10>>.
    Found 1-bit register for signal <fast_clk_counter<3><9>>.
    Found 1-bit register for signal <fast_clk_counter<3><8>>.
    Found 1-bit register for signal <fast_clk_counter<3><7>>.
    Found 1-bit register for signal <fast_clk_counter<3><6>>.
    Found 1-bit register for signal <fast_clk_counter<3><5>>.
    Found 1-bit register for signal <fast_clk_counter<3><4>>.
    Found 1-bit register for signal <fast_clk_counter<3><3>>.
    Found 1-bit register for signal <fast_clk_counter<3><2>>.
    Found 1-bit register for signal <fast_clk_counter<3><1>>.
    Found 1-bit register for signal <fast_clk_counter<3><0>>.
    Found 1-bit register for signal <sample_register<4><15>>.
    Found 1-bit register for signal <sample_register<4><14>>.
    Found 1-bit register for signal <sample_register<4><13>>.
    Found 1-bit register for signal <sample_register<4><12>>.
    Found 1-bit register for signal <sample_register<4><11>>.
    Found 1-bit register for signal <sample_register<4><10>>.
    Found 1-bit register for signal <sample_register<4><9>>.
    Found 1-bit register for signal <sample_register<4><8>>.
    Found 1-bit register for signal <sample_register<4><7>>.
    Found 1-bit register for signal <sample_register<4><6>>.
    Found 1-bit register for signal <sample_register<4><5>>.
    Found 1-bit register for signal <sample_register<4><4>>.
    Found 1-bit register for signal <sample_register<4><3>>.
    Found 1-bit register for signal <sample_register<4><2>>.
    Found 1-bit register for signal <sample_register<4><1>>.
    Found 1-bit register for signal <sample_register<4><0>>.
    Found 1-bit register for signal <sequence_number<4><15>>.
    Found 1-bit register for signal <sequence_number<4><14>>.
    Found 1-bit register for signal <sequence_number<4><13>>.
    Found 1-bit register for signal <sequence_number<4><12>>.
    Found 1-bit register for signal <sequence_number<4><11>>.
    Found 1-bit register for signal <sequence_number<4><10>>.
    Found 1-bit register for signal <sequence_number<4><9>>.
    Found 1-bit register for signal <sequence_number<4><8>>.
    Found 1-bit register for signal <sequence_number<4><7>>.
    Found 1-bit register for signal <sequence_number<4><6>>.
    Found 1-bit register for signal <sequence_number<4><5>>.
    Found 1-bit register for signal <sequence_number<4><4>>.
    Found 1-bit register for signal <sequence_number<4><3>>.
    Found 1-bit register for signal <sequence_number<4><2>>.
    Found 1-bit register for signal <sequence_number<4><1>>.
    Found 1-bit register for signal <sequence_number<4><0>>.
    Found 1-bit register for signal <fast_clk_counter<4><15>>.
    Found 1-bit register for signal <fast_clk_counter<4><14>>.
    Found 1-bit register for signal <fast_clk_counter<4><13>>.
    Found 1-bit register for signal <fast_clk_counter<4><12>>.
    Found 1-bit register for signal <fast_clk_counter<4><11>>.
    Found 1-bit register for signal <fast_clk_counter<4><10>>.
    Found 1-bit register for signal <fast_clk_counter<4><9>>.
    Found 1-bit register for signal <fast_clk_counter<4><8>>.
    Found 1-bit register for signal <fast_clk_counter<4><7>>.
    Found 1-bit register for signal <fast_clk_counter<4><6>>.
    Found 1-bit register for signal <fast_clk_counter<4><5>>.
    Found 1-bit register for signal <fast_clk_counter<4><4>>.
    Found 1-bit register for signal <fast_clk_counter<4><3>>.
    Found 1-bit register for signal <fast_clk_counter<4><2>>.
    Found 1-bit register for signal <fast_clk_counter<4><1>>.
    Found 1-bit register for signal <fast_clk_counter<4><0>>.
    Found 1-bit register for signal <sample_register<5><15>>.
    Found 1-bit register for signal <sample_register<5><14>>.
    Found 1-bit register for signal <sample_register<5><13>>.
    Found 1-bit register for signal <sample_register<5><12>>.
    Found 1-bit register for signal <sample_register<5><11>>.
    Found 1-bit register for signal <sample_register<5><10>>.
    Found 1-bit register for signal <sample_register<5><9>>.
    Found 1-bit register for signal <sample_register<5><8>>.
    Found 1-bit register for signal <sample_register<5><7>>.
    Found 1-bit register for signal <sample_register<5><6>>.
    Found 1-bit register for signal <sample_register<5><5>>.
    Found 1-bit register for signal <sample_register<5><4>>.
    Found 1-bit register for signal <sample_register<5><3>>.
    Found 1-bit register for signal <sample_register<5><2>>.
    Found 1-bit register for signal <sample_register<5><1>>.
    Found 1-bit register for signal <sample_register<5><0>>.
    Found 1-bit register for signal <sequence_number<5><15>>.
    Found 1-bit register for signal <sequence_number<5><14>>.
    Found 1-bit register for signal <sequence_number<5><13>>.
    Found 1-bit register for signal <sequence_number<5><12>>.
    Found 1-bit register for signal <sequence_number<5><11>>.
    Found 1-bit register for signal <sequence_number<5><10>>.
    Found 1-bit register for signal <sequence_number<5><9>>.
    Found 1-bit register for signal <sequence_number<5><8>>.
    Found 1-bit register for signal <sequence_number<5><7>>.
    Found 1-bit register for signal <sequence_number<5><6>>.
    Found 1-bit register for signal <sequence_number<5><5>>.
    Found 1-bit register for signal <sequence_number<5><4>>.
    Found 1-bit register for signal <sequence_number<5><3>>.
    Found 1-bit register for signal <sequence_number<5><2>>.
    Found 1-bit register for signal <sequence_number<5><1>>.
    Found 1-bit register for signal <sequence_number<5><0>>.
    Found 1-bit register for signal <fast_clk_counter<5><15>>.
    Found 1-bit register for signal <fast_clk_counter<5><14>>.
    Found 1-bit register for signal <fast_clk_counter<5><13>>.
    Found 1-bit register for signal <fast_clk_counter<5><12>>.
    Found 1-bit register for signal <fast_clk_counter<5><11>>.
    Found 1-bit register for signal <fast_clk_counter<5><10>>.
    Found 1-bit register for signal <fast_clk_counter<5><9>>.
    Found 1-bit register for signal <fast_clk_counter<5><8>>.
    Found 1-bit register for signal <fast_clk_counter<5><7>>.
    Found 1-bit register for signal <fast_clk_counter<5><6>>.
    Found 1-bit register for signal <fast_clk_counter<5><5>>.
    Found 1-bit register for signal <fast_clk_counter<5><4>>.
    Found 1-bit register for signal <fast_clk_counter<5><3>>.
    Found 1-bit register for signal <fast_clk_counter<5><2>>.
    Found 1-bit register for signal <fast_clk_counter<5><1>>.
    Found 1-bit register for signal <fast_clk_counter<5><0>>.
    Found 1-bit register for signal <sample_register<6><15>>.
    Found 1-bit register for signal <sample_register<6><14>>.
    Found 1-bit register for signal <sample_register<6><13>>.
    Found 1-bit register for signal <sample_register<6><12>>.
    Found 1-bit register for signal <sample_register<6><11>>.
    Found 1-bit register for signal <sample_register<6><10>>.
    Found 1-bit register for signal <sample_register<6><9>>.
    Found 1-bit register for signal <sample_register<6><8>>.
    Found 1-bit register for signal <sample_register<6><7>>.
    Found 1-bit register for signal <sample_register<6><6>>.
    Found 1-bit register for signal <sample_register<6><5>>.
    Found 1-bit register for signal <sample_register<6><4>>.
    Found 1-bit register for signal <sample_register<6><3>>.
    Found 1-bit register for signal <sample_register<6><2>>.
    Found 1-bit register for signal <sample_register<6><1>>.
    Found 1-bit register for signal <sample_register<6><0>>.
    Found 1-bit register for signal <sequence_number<6><15>>.
    Found 1-bit register for signal <sequence_number<6><14>>.
    Found 1-bit register for signal <sequence_number<6><13>>.
    Found 1-bit register for signal <sequence_number<6><12>>.
    Found 1-bit register for signal <sequence_number<6><11>>.
    Found 1-bit register for signal <sequence_number<6><10>>.
    Found 1-bit register for signal <sequence_number<6><9>>.
    Found 1-bit register for signal <sequence_number<6><8>>.
    Found 1-bit register for signal <sequence_number<6><7>>.
    Found 1-bit register for signal <sequence_number<6><6>>.
    Found 1-bit register for signal <sequence_number<6><5>>.
    Found 1-bit register for signal <sequence_number<6><4>>.
    Found 1-bit register for signal <sequence_number<6><3>>.
    Found 1-bit register for signal <sequence_number<6><2>>.
    Found 1-bit register for signal <sequence_number<6><1>>.
    Found 1-bit register for signal <sequence_number<6><0>>.
    Found 1-bit register for signal <fast_clk_counter<6><15>>.
    Found 1-bit register for signal <fast_clk_counter<6><14>>.
    Found 1-bit register for signal <fast_clk_counter<6><13>>.
    Found 1-bit register for signal <fast_clk_counter<6><12>>.
    Found 1-bit register for signal <fast_clk_counter<6><11>>.
    Found 1-bit register for signal <fast_clk_counter<6><10>>.
    Found 1-bit register for signal <fast_clk_counter<6><9>>.
    Found 1-bit register for signal <fast_clk_counter<6><8>>.
    Found 1-bit register for signal <fast_clk_counter<6><7>>.
    Found 1-bit register for signal <fast_clk_counter<6><6>>.
    Found 1-bit register for signal <fast_clk_counter<6><5>>.
    Found 1-bit register for signal <fast_clk_counter<6><4>>.
    Found 1-bit register for signal <fast_clk_counter<6><3>>.
    Found 1-bit register for signal <fast_clk_counter<6><2>>.
    Found 1-bit register for signal <fast_clk_counter<6><1>>.
    Found 1-bit register for signal <fast_clk_counter<6><0>>.
    Found 1-bit register for signal <sample_register<7><15>>.
    Found 1-bit register for signal <sample_register<7><14>>.
    Found 1-bit register for signal <sample_register<7><13>>.
    Found 1-bit register for signal <sample_register<7><12>>.
    Found 1-bit register for signal <sample_register<7><11>>.
    Found 1-bit register for signal <sample_register<7><10>>.
    Found 1-bit register for signal <sample_register<7><9>>.
    Found 1-bit register for signal <sample_register<7><8>>.
    Found 1-bit register for signal <sample_register<7><7>>.
    Found 1-bit register for signal <sample_register<7><6>>.
    Found 1-bit register for signal <sample_register<7><5>>.
    Found 1-bit register for signal <sample_register<7><4>>.
    Found 1-bit register for signal <sample_register<7><3>>.
    Found 1-bit register for signal <sample_register<7><2>>.
    Found 1-bit register for signal <sample_register<7><1>>.
    Found 1-bit register for signal <sample_register<7><0>>.
    Found 1-bit register for signal <sequence_number<7><15>>.
    Found 1-bit register for signal <sequence_number<7><14>>.
    Found 1-bit register for signal <sequence_number<7><13>>.
    Found 1-bit register for signal <sequence_number<7><12>>.
    Found 1-bit register for signal <sequence_number<7><11>>.
    Found 1-bit register for signal <sequence_number<7><10>>.
    Found 1-bit register for signal <sequence_number<7><9>>.
    Found 1-bit register for signal <sequence_number<7><8>>.
    Found 1-bit register for signal <sequence_number<7><7>>.
    Found 1-bit register for signal <sequence_number<7><6>>.
    Found 1-bit register for signal <sequence_number<7><5>>.
    Found 1-bit register for signal <sequence_number<7><4>>.
    Found 1-bit register for signal <sequence_number<7><3>>.
    Found 1-bit register for signal <sequence_number<7><2>>.
    Found 1-bit register for signal <sequence_number<7><1>>.
    Found 1-bit register for signal <sequence_number<7><0>>.
    Found 1-bit register for signal <fast_clk_counter<7><15>>.
    Found 1-bit register for signal <fast_clk_counter<7><14>>.
    Found 1-bit register for signal <fast_clk_counter<7><13>>.
    Found 1-bit register for signal <fast_clk_counter<7><12>>.
    Found 1-bit register for signal <fast_clk_counter<7><11>>.
    Found 1-bit register for signal <fast_clk_counter<7><10>>.
    Found 1-bit register for signal <fast_clk_counter<7><9>>.
    Found 1-bit register for signal <fast_clk_counter<7><8>>.
    Found 1-bit register for signal <fast_clk_counter<7><7>>.
    Found 1-bit register for signal <fast_clk_counter<7><6>>.
    Found 1-bit register for signal <fast_clk_counter<7><5>>.
    Found 1-bit register for signal <fast_clk_counter<7><4>>.
    Found 1-bit register for signal <fast_clk_counter<7><3>>.
    Found 1-bit register for signal <fast_clk_counter<7><2>>.
    Found 1-bit register for signal <fast_clk_counter<7><1>>.
    Found 1-bit register for signal <fast_clk_counter<7><0>>.
    Found 4-bit register for signal <adc_clocktick_counter>.
    Found 16-bit register for signal <shift_out_register>.
    Found 128-bit register for signal <n1383[127:0]>.
    Found 16-bit register for signal <shift_in_register>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_17> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sequence_number[0][15]_GND_573_o_add_153_OUT> created at line 330.
    Found 16-bit adder for signal <fast_clk_counter[0][15]_GND_573_o_add_154_OUT> created at line 332.
    Found 16-bit adder for signal <sequence_number[1][15]_GND_573_o_add_157_OUT> created at line 330.
    Found 16-bit adder for signal <fast_clk_counter[1][15]_GND_573_o_add_158_OUT> created at line 332.
    Found 16-bit adder for signal <sequence_number[2][15]_GND_573_o_add_161_OUT> created at line 330.
    Found 16-bit adder for signal <fast_clk_counter[2][15]_GND_573_o_add_162_OUT> created at line 332.
    Found 16-bit adder for signal <sequence_number[3][15]_GND_573_o_add_165_OUT> created at line 330.
    Found 16-bit adder for signal <fast_clk_counter[3][15]_GND_573_o_add_166_OUT> created at line 332.
    Found 16-bit adder for signal <sequence_number[4][15]_GND_573_o_add_169_OUT> created at line 330.
    Found 16-bit adder for signal <fast_clk_counter[4][15]_GND_573_o_add_170_OUT> created at line 332.
    Found 16-bit adder for signal <sequence_number[5][15]_GND_573_o_add_173_OUT> created at line 330.
    Found 16-bit adder for signal <fast_clk_counter[5][15]_GND_573_o_add_174_OUT> created at line 332.
    Found 16-bit adder for signal <sequence_number[6][15]_GND_573_o_add_177_OUT> created at line 330.
    Found 16-bit adder for signal <fast_clk_counter[6][15]_GND_573_o_add_178_OUT> created at line 332.
    Found 16-bit adder for signal <sequence_number[7][15]_GND_573_o_add_181_OUT> created at line 330.
    Found 16-bit adder for signal <fast_clk_counter[7][15]_GND_573_o_add_182_OUT> created at line 332.
    Found 4-bit adder for signal <adc_clocktick_counter[3]_GND_573_o_add_184_OUT> created at line 351.
    Found 3-bit subtractor for signal <chan_idx<2:0>> created at line 69.
    Found 4-bit subtractor for signal <int_chan_idx> created at line 70.
    Found 32-bit 8-to-1 multiplexer for signal <chan_idx[2]_rec_start_time[7][31]_wide_mux_34_OUT> created at line 120.
    Found 32-bit 8-to-1 multiplexer for signal <chan_idx[2]_end_time[7][31]_wide_mux_38_OUT> created at line 120.
    Found 16-bit 8-to-1 multiplexer for signal <int_chan_idx[2]_sample_register[7][15]_wide_mux_99_OUT> created at line 194.
    Found 16-bit 8-to-1 multiplexer for signal <int_chan_idx[2]_sequence_number[7][15]_wide_mux_102_OUT> created at line 198.
    Found 32-bit 8-to-1 multiplexer for signal <n1516> created at line 147.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 132
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 132
    Found 32-bit comparator greater for signal <chan_idx[2]_current_time[31]_LessThan_38_o> created at line 120
    Found 32-bit comparator greater for signal <current_time[31]_chan_idx[2]_LessThan_40_o> created at line 120
    Found 4-bit comparator lessequal for signal <n0045> created at line 173
    Found 16-bit comparator equal for signal <fast_clk_counter[0][15]_overflow_register[0][15]_equal_153_o> created at line 327
    Found 16-bit comparator equal for signal <fast_clk_counter[1][15]_overflow_register[1][15]_equal_157_o> created at line 327
    Found 16-bit comparator equal for signal <fast_clk_counter[2][15]_overflow_register[2][15]_equal_161_o> created at line 327
    Found 16-bit comparator equal for signal <fast_clk_counter[3][15]_overflow_register[3][15]_equal_165_o> created at line 327
    Found 16-bit comparator equal for signal <fast_clk_counter[4][15]_overflow_register[4][15]_equal_169_o> created at line 327
    Found 16-bit comparator equal for signal <fast_clk_counter[5][15]_overflow_register[5][15]_equal_173_o> created at line 327
    Found 16-bit comparator equal for signal <fast_clk_counter[6][15]_overflow_register[6][15]_equal_177_o> created at line 327
    Found 16-bit comparator equal for signal <fast_clk_counter[7][15]_overflow_register[7][15]_equal_181_o> created at line 327
    Summary:
	inferred  19 Adder/Subtractor(s).
	inferred 1269 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  52 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <adc_control> synthesized.

Synthesizing Unit <dac_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/dac_control.v".
        POSITION = 240
        init = 3'b001
        load = 3'b010
        pulse = 3'b100
    Found 32-bit register for signal <command_bus_data>.
    Found 3-bit register for signal <state>.
    Found 16-bit register for signal <shift_out_register>.
    Found 4-bit register for signal <counter>.
    Found 16-bit register for signal <out_data>.
    Found finite state machine <FSM_18> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Power Up State     | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter[3]_GND_606_o_add_33_OUT> created at line 149.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dac_control> synthesized.

Synthesizing Unit <xbar_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/xbar_control.v".
        POSITION = 241
        init = 5'b00001
        load = 5'b00010
        pulse_pclk = 5'b00100
        pulse_xbar_clk = 5'b01000
        load_shift = 5'b10000
    Found 32-bit register for signal <command>.
    Found 16-bit register for signal <data_out>.
    Found 5-bit register for signal <state>.
    Found 32-bit register for signal <shift_out_register>.
    Found 9-bit register for signal <counter>.
    Found 512-bit register for signal <n0077[511:0]>.
    Found finite state machine <FSM_19> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_607_o_add_64_OUT> created at line 168.
    Found 32-bit 16-to-1 multiplexer for signal <counter[8]_xbar_config_reg[15][31]_wide_mux_67_OUT> created at line 171.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 601 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <xbar_control> synthesized.

Synthesizing Unit <sample_collector>.
    Related source file is "/home/lykkebo/mecobo/fpga/sample_collector.v".
        POSITION = 242
        MAX_COLLECTION_UNITS = 64
        idle = 5'b00001
        store = 5'b00010
        increment = 5'b00100
        fetch = 5'b01000
        fetch_wait = 5'b10000
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 258: Output port <wr_ack> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 258: Output port <overflow> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 258: Output port <valid> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 258: Output port <underflow> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <collection_channels<0><7>>.
    Found 1-bit register for signal <collection_channels<0><6>>.
    Found 1-bit register for signal <collection_channels<0><5>>.
    Found 1-bit register for signal <collection_channels<0><4>>.
    Found 1-bit register for signal <collection_channels<0><3>>.
    Found 1-bit register for signal <collection_channels<0><2>>.
    Found 1-bit register for signal <collection_channels<0><1>>.
    Found 1-bit register for signal <collection_channels<0><0>>.
    Found 1-bit register for signal <collection_channels<1><7>>.
    Found 1-bit register for signal <collection_channels<1><6>>.
    Found 1-bit register for signal <collection_channels<1><5>>.
    Found 1-bit register for signal <collection_channels<1><4>>.
    Found 1-bit register for signal <collection_channels<1><3>>.
    Found 1-bit register for signal <collection_channels<1><2>>.
    Found 1-bit register for signal <collection_channels<1><1>>.
    Found 1-bit register for signal <collection_channels<1><0>>.
    Found 1-bit register for signal <collection_channels<2><7>>.
    Found 1-bit register for signal <collection_channels<2><6>>.
    Found 1-bit register for signal <collection_channels<2><5>>.
    Found 1-bit register for signal <collection_channels<2><4>>.
    Found 1-bit register for signal <collection_channels<2><3>>.
    Found 1-bit register for signal <collection_channels<2><2>>.
    Found 1-bit register for signal <collection_channels<2><1>>.
    Found 1-bit register for signal <collection_channels<2><0>>.
    Found 1-bit register for signal <collection_channels<3><7>>.
    Found 1-bit register for signal <collection_channels<3><6>>.
    Found 1-bit register for signal <collection_channels<3><5>>.
    Found 1-bit register for signal <collection_channels<3><4>>.
    Found 1-bit register for signal <collection_channels<3><3>>.
    Found 1-bit register for signal <collection_channels<3><2>>.
    Found 1-bit register for signal <collection_channels<3><1>>.
    Found 1-bit register for signal <collection_channels<3><0>>.
    Found 1-bit register for signal <collection_channels<4><7>>.
    Found 1-bit register for signal <collection_channels<4><6>>.
    Found 1-bit register for signal <collection_channels<4><5>>.
    Found 1-bit register for signal <collection_channels<4><4>>.
    Found 1-bit register for signal <collection_channels<4><3>>.
    Found 1-bit register for signal <collection_channels<4><2>>.
    Found 1-bit register for signal <collection_channels<4><1>>.
    Found 1-bit register for signal <collection_channels<4><0>>.
    Found 1-bit register for signal <collection_channels<5><7>>.
    Found 1-bit register for signal <collection_channels<5><6>>.
    Found 1-bit register for signal <collection_channels<5><5>>.
    Found 1-bit register for signal <collection_channels<5><4>>.
    Found 1-bit register for signal <collection_channels<5><3>>.
    Found 1-bit register for signal <collection_channels<5><2>>.
    Found 1-bit register for signal <collection_channels<5><1>>.
    Found 1-bit register for signal <collection_channels<5><0>>.
    Found 1-bit register for signal <collection_channels<6><7>>.
    Found 1-bit register for signal <collection_channels<6><6>>.
    Found 1-bit register for signal <collection_channels<6><5>>.
    Found 1-bit register for signal <collection_channels<6><4>>.
    Found 1-bit register for signal <collection_channels<6><3>>.
    Found 1-bit register for signal <collection_channels<6><2>>.
    Found 1-bit register for signal <collection_channels<6><1>>.
    Found 1-bit register for signal <collection_channels<6><0>>.
    Found 1-bit register for signal <collection_channels<7><7>>.
    Found 1-bit register for signal <collection_channels<7><6>>.
    Found 1-bit register for signal <collection_channels<7><5>>.
    Found 1-bit register for signal <collection_channels<7><4>>.
    Found 1-bit register for signal <collection_channels<7><3>>.
    Found 1-bit register for signal <collection_channels<7><2>>.
    Found 1-bit register for signal <collection_channels<7><1>>.
    Found 1-bit register for signal <collection_channels<7><0>>.
    Found 1-bit register for signal <collection_channels<8><7>>.
    Found 1-bit register for signal <collection_channels<8><6>>.
    Found 1-bit register for signal <collection_channels<8><5>>.
    Found 1-bit register for signal <collection_channels<8><4>>.
    Found 1-bit register for signal <collection_channels<8><3>>.
    Found 1-bit register for signal <collection_channels<8><2>>.
    Found 1-bit register for signal <collection_channels<8><1>>.
    Found 1-bit register for signal <collection_channels<8><0>>.
    Found 1-bit register for signal <collection_channels<9><7>>.
    Found 1-bit register for signal <collection_channels<9><6>>.
    Found 1-bit register for signal <collection_channels<9><5>>.
    Found 1-bit register for signal <collection_channels<9><4>>.
    Found 1-bit register for signal <collection_channels<9><3>>.
    Found 1-bit register for signal <collection_channels<9><2>>.
    Found 1-bit register for signal <collection_channels<9><1>>.
    Found 1-bit register for signal <collection_channels<9><0>>.
    Found 1-bit register for signal <collection_channels<10><7>>.
    Found 1-bit register for signal <collection_channels<10><6>>.
    Found 1-bit register for signal <collection_channels<10><5>>.
    Found 1-bit register for signal <collection_channels<10><4>>.
    Found 1-bit register for signal <collection_channels<10><3>>.
    Found 1-bit register for signal <collection_channels<10><2>>.
    Found 1-bit register for signal <collection_channels<10><1>>.
    Found 1-bit register for signal <collection_channels<10><0>>.
    Found 1-bit register for signal <collection_channels<11><7>>.
    Found 1-bit register for signal <collection_channels<11><6>>.
    Found 1-bit register for signal <collection_channels<11><5>>.
    Found 1-bit register for signal <collection_channels<11><4>>.
    Found 1-bit register for signal <collection_channels<11><3>>.
    Found 1-bit register for signal <collection_channels<11><2>>.
    Found 1-bit register for signal <collection_channels<11><1>>.
    Found 1-bit register for signal <collection_channels<11><0>>.
    Found 1-bit register for signal <collection_channels<12><7>>.
    Found 1-bit register for signal <collection_channels<12><6>>.
    Found 1-bit register for signal <collection_channels<12><5>>.
    Found 1-bit register for signal <collection_channels<12><4>>.
    Found 1-bit register for signal <collection_channels<12><3>>.
    Found 1-bit register for signal <collection_channels<12><2>>.
    Found 1-bit register for signal <collection_channels<12><1>>.
    Found 1-bit register for signal <collection_channels<12><0>>.
    Found 1-bit register for signal <collection_channels<13><7>>.
    Found 1-bit register for signal <collection_channels<13><6>>.
    Found 1-bit register for signal <collection_channels<13><5>>.
    Found 1-bit register for signal <collection_channels<13><4>>.
    Found 1-bit register for signal <collection_channels<13><3>>.
    Found 1-bit register for signal <collection_channels<13><2>>.
    Found 1-bit register for signal <collection_channels<13><1>>.
    Found 1-bit register for signal <collection_channels<13><0>>.
    Found 1-bit register for signal <collection_channels<14><7>>.
    Found 1-bit register for signal <collection_channels<14><6>>.
    Found 1-bit register for signal <collection_channels<14><5>>.
    Found 1-bit register for signal <collection_channels<14><4>>.
    Found 1-bit register for signal <collection_channels<14><3>>.
    Found 1-bit register for signal <collection_channels<14><2>>.
    Found 1-bit register for signal <collection_channels<14><1>>.
    Found 1-bit register for signal <collection_channels<14><0>>.
    Found 1-bit register for signal <collection_channels<15><7>>.
    Found 1-bit register for signal <collection_channels<15><6>>.
    Found 1-bit register for signal <collection_channels<15><5>>.
    Found 1-bit register for signal <collection_channels<15><4>>.
    Found 1-bit register for signal <collection_channels<15><3>>.
    Found 1-bit register for signal <collection_channels<15><2>>.
    Found 1-bit register for signal <collection_channels<15><1>>.
    Found 1-bit register for signal <collection_channels<15><0>>.
    Found 1-bit register for signal <collection_channels<16><7>>.
    Found 1-bit register for signal <collection_channels<16><6>>.
    Found 1-bit register for signal <collection_channels<16><5>>.
    Found 1-bit register for signal <collection_channels<16><4>>.
    Found 1-bit register for signal <collection_channels<16><3>>.
    Found 1-bit register for signal <collection_channels<16><2>>.
    Found 1-bit register for signal <collection_channels<16><1>>.
    Found 1-bit register for signal <collection_channels<16><0>>.
    Found 1-bit register for signal <collection_channels<17><7>>.
    Found 1-bit register for signal <collection_channels<17><6>>.
    Found 1-bit register for signal <collection_channels<17><5>>.
    Found 1-bit register for signal <collection_channels<17><4>>.
    Found 1-bit register for signal <collection_channels<17><3>>.
    Found 1-bit register for signal <collection_channels<17><2>>.
    Found 1-bit register for signal <collection_channels<17><1>>.
    Found 1-bit register for signal <collection_channels<17><0>>.
    Found 1-bit register for signal <collection_channels<18><7>>.
    Found 1-bit register for signal <collection_channels<18><6>>.
    Found 1-bit register for signal <collection_channels<18><5>>.
    Found 1-bit register for signal <collection_channels<18><4>>.
    Found 1-bit register for signal <collection_channels<18><3>>.
    Found 1-bit register for signal <collection_channels<18><2>>.
    Found 1-bit register for signal <collection_channels<18><1>>.
    Found 1-bit register for signal <collection_channels<18><0>>.
    Found 1-bit register for signal <collection_channels<19><7>>.
    Found 1-bit register for signal <collection_channels<19><6>>.
    Found 1-bit register for signal <collection_channels<19><5>>.
    Found 1-bit register for signal <collection_channels<19><4>>.
    Found 1-bit register for signal <collection_channels<19><3>>.
    Found 1-bit register for signal <collection_channels<19><2>>.
    Found 1-bit register for signal <collection_channels<19><1>>.
    Found 1-bit register for signal <collection_channels<19><0>>.
    Found 1-bit register for signal <collection_channels<20><7>>.
    Found 1-bit register for signal <collection_channels<20><6>>.
    Found 1-bit register for signal <collection_channels<20><5>>.
    Found 1-bit register for signal <collection_channels<20><4>>.
    Found 1-bit register for signal <collection_channels<20><3>>.
    Found 1-bit register for signal <collection_channels<20><2>>.
    Found 1-bit register for signal <collection_channels<20><1>>.
    Found 1-bit register for signal <collection_channels<20><0>>.
    Found 1-bit register for signal <collection_channels<21><7>>.
    Found 1-bit register for signal <collection_channels<21><6>>.
    Found 1-bit register for signal <collection_channels<21><5>>.
    Found 1-bit register for signal <collection_channels<21><4>>.
    Found 1-bit register for signal <collection_channels<21><3>>.
    Found 1-bit register for signal <collection_channels<21><2>>.
    Found 1-bit register for signal <collection_channels<21><1>>.
    Found 1-bit register for signal <collection_channels<21><0>>.
    Found 1-bit register for signal <collection_channels<22><7>>.
    Found 1-bit register for signal <collection_channels<22><6>>.
    Found 1-bit register for signal <collection_channels<22><5>>.
    Found 1-bit register for signal <collection_channels<22><4>>.
    Found 1-bit register for signal <collection_channels<22><3>>.
    Found 1-bit register for signal <collection_channels<22><2>>.
    Found 1-bit register for signal <collection_channels<22><1>>.
    Found 1-bit register for signal <collection_channels<22><0>>.
    Found 1-bit register for signal <collection_channels<23><7>>.
    Found 1-bit register for signal <collection_channels<23><6>>.
    Found 1-bit register for signal <collection_channels<23><5>>.
    Found 1-bit register for signal <collection_channels<23><4>>.
    Found 1-bit register for signal <collection_channels<23><3>>.
    Found 1-bit register for signal <collection_channels<23><2>>.
    Found 1-bit register for signal <collection_channels<23><1>>.
    Found 1-bit register for signal <collection_channels<23><0>>.
    Found 1-bit register for signal <collection_channels<24><7>>.
    Found 1-bit register for signal <collection_channels<24><6>>.
    Found 1-bit register for signal <collection_channels<24><5>>.
    Found 1-bit register for signal <collection_channels<24><4>>.
    Found 1-bit register for signal <collection_channels<24><3>>.
    Found 1-bit register for signal <collection_channels<24><2>>.
    Found 1-bit register for signal <collection_channels<24><1>>.
    Found 1-bit register for signal <collection_channels<24><0>>.
    Found 1-bit register for signal <collection_channels<25><7>>.
    Found 1-bit register for signal <collection_channels<25><6>>.
    Found 1-bit register for signal <collection_channels<25><5>>.
    Found 1-bit register for signal <collection_channels<25><4>>.
    Found 1-bit register for signal <collection_channels<25><3>>.
    Found 1-bit register for signal <collection_channels<25><2>>.
    Found 1-bit register for signal <collection_channels<25><1>>.
    Found 1-bit register for signal <collection_channels<25><0>>.
    Found 1-bit register for signal <collection_channels<26><7>>.
    Found 1-bit register for signal <collection_channels<26><6>>.
    Found 1-bit register for signal <collection_channels<26><5>>.
    Found 1-bit register for signal <collection_channels<26><4>>.
    Found 1-bit register for signal <collection_channels<26><3>>.
    Found 1-bit register for signal <collection_channels<26><2>>.
    Found 1-bit register for signal <collection_channels<26><1>>.
    Found 1-bit register for signal <collection_channels<26><0>>.
    Found 1-bit register for signal <collection_channels<27><7>>.
    Found 1-bit register for signal <collection_channels<27><6>>.
    Found 1-bit register for signal <collection_channels<27><5>>.
    Found 1-bit register for signal <collection_channels<27><4>>.
    Found 1-bit register for signal <collection_channels<27><3>>.
    Found 1-bit register for signal <collection_channels<27><2>>.
    Found 1-bit register for signal <collection_channels<27><1>>.
    Found 1-bit register for signal <collection_channels<27><0>>.
    Found 1-bit register for signal <collection_channels<28><7>>.
    Found 1-bit register for signal <collection_channels<28><6>>.
    Found 1-bit register for signal <collection_channels<28><5>>.
    Found 1-bit register for signal <collection_channels<28><4>>.
    Found 1-bit register for signal <collection_channels<28><3>>.
    Found 1-bit register for signal <collection_channels<28><2>>.
    Found 1-bit register for signal <collection_channels<28><1>>.
    Found 1-bit register for signal <collection_channels<28><0>>.
    Found 1-bit register for signal <collection_channels<29><7>>.
    Found 1-bit register for signal <collection_channels<29><6>>.
    Found 1-bit register for signal <collection_channels<29><5>>.
    Found 1-bit register for signal <collection_channels<29><4>>.
    Found 1-bit register for signal <collection_channels<29><3>>.
    Found 1-bit register for signal <collection_channels<29><2>>.
    Found 1-bit register for signal <collection_channels<29><1>>.
    Found 1-bit register for signal <collection_channels<29><0>>.
    Found 1-bit register for signal <collection_channels<30><7>>.
    Found 1-bit register for signal <collection_channels<30><6>>.
    Found 1-bit register for signal <collection_channels<30><5>>.
    Found 1-bit register for signal <collection_channels<30><4>>.
    Found 1-bit register for signal <collection_channels<30><3>>.
    Found 1-bit register for signal <collection_channels<30><2>>.
    Found 1-bit register for signal <collection_channels<30><1>>.
    Found 1-bit register for signal <collection_channels<30><0>>.
    Found 1-bit register for signal <collection_channels<31><7>>.
    Found 1-bit register for signal <collection_channels<31><6>>.
    Found 1-bit register for signal <collection_channels<31><5>>.
    Found 1-bit register for signal <collection_channels<31><4>>.
    Found 1-bit register for signal <collection_channels<31><3>>.
    Found 1-bit register for signal <collection_channels<31><2>>.
    Found 1-bit register for signal <collection_channels<31><1>>.
    Found 1-bit register for signal <collection_channels<31><0>>.
    Found 1-bit register for signal <collection_channels<32><7>>.
    Found 1-bit register for signal <collection_channels<32><6>>.
    Found 1-bit register for signal <collection_channels<32><5>>.
    Found 1-bit register for signal <collection_channels<32><4>>.
    Found 1-bit register for signal <collection_channels<32><3>>.
    Found 1-bit register for signal <collection_channels<32><2>>.
    Found 1-bit register for signal <collection_channels<32><1>>.
    Found 1-bit register for signal <collection_channels<32><0>>.
    Found 1-bit register for signal <collection_channels<33><7>>.
    Found 1-bit register for signal <collection_channels<33><6>>.
    Found 1-bit register for signal <collection_channels<33><5>>.
    Found 1-bit register for signal <collection_channels<33><4>>.
    Found 1-bit register for signal <collection_channels<33><3>>.
    Found 1-bit register for signal <collection_channels<33><2>>.
    Found 1-bit register for signal <collection_channels<33><1>>.
    Found 1-bit register for signal <collection_channels<33><0>>.
    Found 1-bit register for signal <collection_channels<34><7>>.
    Found 1-bit register for signal <collection_channels<34><6>>.
    Found 1-bit register for signal <collection_channels<34><5>>.
    Found 1-bit register for signal <collection_channels<34><4>>.
    Found 1-bit register for signal <collection_channels<34><3>>.
    Found 1-bit register for signal <collection_channels<34><2>>.
    Found 1-bit register for signal <collection_channels<34><1>>.
    Found 1-bit register for signal <collection_channels<34><0>>.
    Found 1-bit register for signal <collection_channels<35><7>>.
    Found 1-bit register for signal <collection_channels<35><6>>.
    Found 1-bit register for signal <collection_channels<35><5>>.
    Found 1-bit register for signal <collection_channels<35><4>>.
    Found 1-bit register for signal <collection_channels<35><3>>.
    Found 1-bit register for signal <collection_channels<35><2>>.
    Found 1-bit register for signal <collection_channels<35><1>>.
    Found 1-bit register for signal <collection_channels<35><0>>.
    Found 1-bit register for signal <collection_channels<36><7>>.
    Found 1-bit register for signal <collection_channels<36><6>>.
    Found 1-bit register for signal <collection_channels<36><5>>.
    Found 1-bit register for signal <collection_channels<36><4>>.
    Found 1-bit register for signal <collection_channels<36><3>>.
    Found 1-bit register for signal <collection_channels<36><2>>.
    Found 1-bit register for signal <collection_channels<36><1>>.
    Found 1-bit register for signal <collection_channels<36><0>>.
    Found 1-bit register for signal <collection_channels<37><7>>.
    Found 1-bit register for signal <collection_channels<37><6>>.
    Found 1-bit register for signal <collection_channels<37><5>>.
    Found 1-bit register for signal <collection_channels<37><4>>.
    Found 1-bit register for signal <collection_channels<37><3>>.
    Found 1-bit register for signal <collection_channels<37><2>>.
    Found 1-bit register for signal <collection_channels<37><1>>.
    Found 1-bit register for signal <collection_channels<37><0>>.
    Found 1-bit register for signal <collection_channels<38><7>>.
    Found 1-bit register for signal <collection_channels<38><6>>.
    Found 1-bit register for signal <collection_channels<38><5>>.
    Found 1-bit register for signal <collection_channels<38><4>>.
    Found 1-bit register for signal <collection_channels<38><3>>.
    Found 1-bit register for signal <collection_channels<38><2>>.
    Found 1-bit register for signal <collection_channels<38><1>>.
    Found 1-bit register for signal <collection_channels<38><0>>.
    Found 1-bit register for signal <collection_channels<39><7>>.
    Found 1-bit register for signal <collection_channels<39><6>>.
    Found 1-bit register for signal <collection_channels<39><5>>.
    Found 1-bit register for signal <collection_channels<39><4>>.
    Found 1-bit register for signal <collection_channels<39><3>>.
    Found 1-bit register for signal <collection_channels<39><2>>.
    Found 1-bit register for signal <collection_channels<39><1>>.
    Found 1-bit register for signal <collection_channels<39><0>>.
    Found 1-bit register for signal <collection_channels<40><7>>.
    Found 1-bit register for signal <collection_channels<40><6>>.
    Found 1-bit register for signal <collection_channels<40><5>>.
    Found 1-bit register for signal <collection_channels<40><4>>.
    Found 1-bit register for signal <collection_channels<40><3>>.
    Found 1-bit register for signal <collection_channels<40><2>>.
    Found 1-bit register for signal <collection_channels<40><1>>.
    Found 1-bit register for signal <collection_channels<40><0>>.
    Found 1-bit register for signal <collection_channels<41><7>>.
    Found 1-bit register for signal <collection_channels<41><6>>.
    Found 1-bit register for signal <collection_channels<41><5>>.
    Found 1-bit register for signal <collection_channels<41><4>>.
    Found 1-bit register for signal <collection_channels<41><3>>.
    Found 1-bit register for signal <collection_channels<41><2>>.
    Found 1-bit register for signal <collection_channels<41><1>>.
    Found 1-bit register for signal <collection_channels<41><0>>.
    Found 1-bit register for signal <collection_channels<42><7>>.
    Found 1-bit register for signal <collection_channels<42><6>>.
    Found 1-bit register for signal <collection_channels<42><5>>.
    Found 1-bit register for signal <collection_channels<42><4>>.
    Found 1-bit register for signal <collection_channels<42><3>>.
    Found 1-bit register for signal <collection_channels<42><2>>.
    Found 1-bit register for signal <collection_channels<42><1>>.
    Found 1-bit register for signal <collection_channels<42><0>>.
    Found 1-bit register for signal <collection_channels<43><7>>.
    Found 1-bit register for signal <collection_channels<43><6>>.
    Found 1-bit register for signal <collection_channels<43><5>>.
    Found 1-bit register for signal <collection_channels<43><4>>.
    Found 1-bit register for signal <collection_channels<43><3>>.
    Found 1-bit register for signal <collection_channels<43><2>>.
    Found 1-bit register for signal <collection_channels<43><1>>.
    Found 1-bit register for signal <collection_channels<43><0>>.
    Found 1-bit register for signal <collection_channels<44><7>>.
    Found 1-bit register for signal <collection_channels<44><6>>.
    Found 1-bit register for signal <collection_channels<44><5>>.
    Found 1-bit register for signal <collection_channels<44><4>>.
    Found 1-bit register for signal <collection_channels<44><3>>.
    Found 1-bit register for signal <collection_channels<44><2>>.
    Found 1-bit register for signal <collection_channels<44><1>>.
    Found 1-bit register for signal <collection_channels<44><0>>.
    Found 1-bit register for signal <collection_channels<45><7>>.
    Found 1-bit register for signal <collection_channels<45><6>>.
    Found 1-bit register for signal <collection_channels<45><5>>.
    Found 1-bit register for signal <collection_channels<45><4>>.
    Found 1-bit register for signal <collection_channels<45><3>>.
    Found 1-bit register for signal <collection_channels<45><2>>.
    Found 1-bit register for signal <collection_channels<45><1>>.
    Found 1-bit register for signal <collection_channels<45><0>>.
    Found 1-bit register for signal <collection_channels<46><7>>.
    Found 1-bit register for signal <collection_channels<46><6>>.
    Found 1-bit register for signal <collection_channels<46><5>>.
    Found 1-bit register for signal <collection_channels<46><4>>.
    Found 1-bit register for signal <collection_channels<46><3>>.
    Found 1-bit register for signal <collection_channels<46><2>>.
    Found 1-bit register for signal <collection_channels<46><1>>.
    Found 1-bit register for signal <collection_channels<46><0>>.
    Found 1-bit register for signal <collection_channels<47><7>>.
    Found 1-bit register for signal <collection_channels<47><6>>.
    Found 1-bit register for signal <collection_channels<47><5>>.
    Found 1-bit register for signal <collection_channels<47><4>>.
    Found 1-bit register for signal <collection_channels<47><3>>.
    Found 1-bit register for signal <collection_channels<47><2>>.
    Found 1-bit register for signal <collection_channels<47><1>>.
    Found 1-bit register for signal <collection_channels<47><0>>.
    Found 1-bit register for signal <collection_channels<48><7>>.
    Found 1-bit register for signal <collection_channels<48><6>>.
    Found 1-bit register for signal <collection_channels<48><5>>.
    Found 1-bit register for signal <collection_channels<48><4>>.
    Found 1-bit register for signal <collection_channels<48><3>>.
    Found 1-bit register for signal <collection_channels<48><2>>.
    Found 1-bit register for signal <collection_channels<48><1>>.
    Found 1-bit register for signal <collection_channels<48><0>>.
    Found 1-bit register for signal <collection_channels<49><7>>.
    Found 1-bit register for signal <collection_channels<49><6>>.
    Found 1-bit register for signal <collection_channels<49><5>>.
    Found 1-bit register for signal <collection_channels<49><4>>.
    Found 1-bit register for signal <collection_channels<49><3>>.
    Found 1-bit register for signal <collection_channels<49><2>>.
    Found 1-bit register for signal <collection_channels<49><1>>.
    Found 1-bit register for signal <collection_channels<49><0>>.
    Found 1-bit register for signal <collection_channels<50><7>>.
    Found 1-bit register for signal <collection_channels<50><6>>.
    Found 1-bit register for signal <collection_channels<50><5>>.
    Found 1-bit register for signal <collection_channels<50><4>>.
    Found 1-bit register for signal <collection_channels<50><3>>.
    Found 1-bit register for signal <collection_channels<50><2>>.
    Found 1-bit register for signal <collection_channels<50><1>>.
    Found 1-bit register for signal <collection_channels<50><0>>.
    Found 1-bit register for signal <collection_channels<51><7>>.
    Found 1-bit register for signal <collection_channels<51><6>>.
    Found 1-bit register for signal <collection_channels<51><5>>.
    Found 1-bit register for signal <collection_channels<51><4>>.
    Found 1-bit register for signal <collection_channels<51><3>>.
    Found 1-bit register for signal <collection_channels<51><2>>.
    Found 1-bit register for signal <collection_channels<51><1>>.
    Found 1-bit register for signal <collection_channels<51><0>>.
    Found 1-bit register for signal <collection_channels<52><7>>.
    Found 1-bit register for signal <collection_channels<52><6>>.
    Found 1-bit register for signal <collection_channels<52><5>>.
    Found 1-bit register for signal <collection_channels<52><4>>.
    Found 1-bit register for signal <collection_channels<52><3>>.
    Found 1-bit register for signal <collection_channels<52><2>>.
    Found 1-bit register for signal <collection_channels<52><1>>.
    Found 1-bit register for signal <collection_channels<52><0>>.
    Found 1-bit register for signal <collection_channels<53><7>>.
    Found 1-bit register for signal <collection_channels<53><6>>.
    Found 1-bit register for signal <collection_channels<53><5>>.
    Found 1-bit register for signal <collection_channels<53><4>>.
    Found 1-bit register for signal <collection_channels<53><3>>.
    Found 1-bit register for signal <collection_channels<53><2>>.
    Found 1-bit register for signal <collection_channels<53><1>>.
    Found 1-bit register for signal <collection_channels<53><0>>.
    Found 1-bit register for signal <collection_channels<54><7>>.
    Found 1-bit register for signal <collection_channels<54><6>>.
    Found 1-bit register for signal <collection_channels<54><5>>.
    Found 1-bit register for signal <collection_channels<54><4>>.
    Found 1-bit register for signal <collection_channels<54><3>>.
    Found 1-bit register for signal <collection_channels<54><2>>.
    Found 1-bit register for signal <collection_channels<54><1>>.
    Found 1-bit register for signal <collection_channels<54><0>>.
    Found 1-bit register for signal <collection_channels<55><7>>.
    Found 1-bit register for signal <collection_channels<55><6>>.
    Found 1-bit register for signal <collection_channels<55><5>>.
    Found 1-bit register for signal <collection_channels<55><4>>.
    Found 1-bit register for signal <collection_channels<55><3>>.
    Found 1-bit register for signal <collection_channels<55><2>>.
    Found 1-bit register for signal <collection_channels<55><1>>.
    Found 1-bit register for signal <collection_channels<55><0>>.
    Found 1-bit register for signal <collection_channels<56><7>>.
    Found 1-bit register for signal <collection_channels<56><6>>.
    Found 1-bit register for signal <collection_channels<56><5>>.
    Found 1-bit register for signal <collection_channels<56><4>>.
    Found 1-bit register for signal <collection_channels<56><3>>.
    Found 1-bit register for signal <collection_channels<56><2>>.
    Found 1-bit register for signal <collection_channels<56><1>>.
    Found 1-bit register for signal <collection_channels<56><0>>.
    Found 1-bit register for signal <collection_channels<57><7>>.
    Found 1-bit register for signal <collection_channels<57><6>>.
    Found 1-bit register for signal <collection_channels<57><5>>.
    Found 1-bit register for signal <collection_channels<57><4>>.
    Found 1-bit register for signal <collection_channels<57><3>>.
    Found 1-bit register for signal <collection_channels<57><2>>.
    Found 1-bit register for signal <collection_channels<57><1>>.
    Found 1-bit register for signal <collection_channels<57><0>>.
    Found 1-bit register for signal <collection_channels<58><7>>.
    Found 1-bit register for signal <collection_channels<58><6>>.
    Found 1-bit register for signal <collection_channels<58><5>>.
    Found 1-bit register for signal <collection_channels<58><4>>.
    Found 1-bit register for signal <collection_channels<58><3>>.
    Found 1-bit register for signal <collection_channels<58><2>>.
    Found 1-bit register for signal <collection_channels<58><1>>.
    Found 1-bit register for signal <collection_channels<58><0>>.
    Found 1-bit register for signal <collection_channels<59><7>>.
    Found 1-bit register for signal <collection_channels<59><6>>.
    Found 1-bit register for signal <collection_channels<59><5>>.
    Found 1-bit register for signal <collection_channels<59><4>>.
    Found 1-bit register for signal <collection_channels<59><3>>.
    Found 1-bit register for signal <collection_channels<59><2>>.
    Found 1-bit register for signal <collection_channels<59><1>>.
    Found 1-bit register for signal <collection_channels<59><0>>.
    Found 1-bit register for signal <collection_channels<60><7>>.
    Found 1-bit register for signal <collection_channels<60><6>>.
    Found 1-bit register for signal <collection_channels<60><5>>.
    Found 1-bit register for signal <collection_channels<60><4>>.
    Found 1-bit register for signal <collection_channels<60><3>>.
    Found 1-bit register for signal <collection_channels<60><2>>.
    Found 1-bit register for signal <collection_channels<60><1>>.
    Found 1-bit register for signal <collection_channels<60><0>>.
    Found 1-bit register for signal <collection_channels<61><7>>.
    Found 1-bit register for signal <collection_channels<61><6>>.
    Found 1-bit register for signal <collection_channels<61><5>>.
    Found 1-bit register for signal <collection_channels<61><4>>.
    Found 1-bit register for signal <collection_channels<61><3>>.
    Found 1-bit register for signal <collection_channels<61><2>>.
    Found 1-bit register for signal <collection_channels<61><1>>.
    Found 1-bit register for signal <collection_channels<61><0>>.
    Found 1-bit register for signal <collection_channels<62><7>>.
    Found 1-bit register for signal <collection_channels<62><6>>.
    Found 1-bit register for signal <collection_channels<62><5>>.
    Found 1-bit register for signal <collection_channels<62><4>>.
    Found 1-bit register for signal <collection_channels<62><3>>.
    Found 1-bit register for signal <collection_channels<62><2>>.
    Found 1-bit register for signal <collection_channels<62><1>>.
    Found 1-bit register for signal <collection_channels<62><0>>.
    Found 1-bit register for signal <collection_channels<63><7>>.
    Found 1-bit register for signal <collection_channels<63><6>>.
    Found 1-bit register for signal <collection_channels<63><5>>.
    Found 1-bit register for signal <collection_channels<63><4>>.
    Found 1-bit register for signal <collection_channels<63><3>>.
    Found 1-bit register for signal <collection_channels<63><2>>.
    Found 1-bit register for signal <collection_channels<63><1>>.
    Found 1-bit register for signal <collection_channels<63><0>>.
    Found 1-bit register for signal <last_fetched<0><31>>.
    Found 1-bit register for signal <last_fetched<0><30>>.
    Found 1-bit register for signal <last_fetched<0><29>>.
    Found 1-bit register for signal <last_fetched<0><28>>.
    Found 1-bit register for signal <last_fetched<0><27>>.
    Found 1-bit register for signal <last_fetched<0><26>>.
    Found 1-bit register for signal <last_fetched<0><25>>.
    Found 1-bit register for signal <last_fetched<0><24>>.
    Found 1-bit register for signal <last_fetched<0><23>>.
    Found 1-bit register for signal <last_fetched<0><22>>.
    Found 1-bit register for signal <last_fetched<0><21>>.
    Found 1-bit register for signal <last_fetched<0><20>>.
    Found 1-bit register for signal <last_fetched<0><19>>.
    Found 1-bit register for signal <last_fetched<0><18>>.
    Found 1-bit register for signal <last_fetched<0><17>>.
    Found 1-bit register for signal <last_fetched<0><16>>.
    Found 1-bit register for signal <last_fetched<0><15>>.
    Found 1-bit register for signal <last_fetched<0><14>>.
    Found 1-bit register for signal <last_fetched<0><13>>.
    Found 1-bit register for signal <last_fetched<0><12>>.
    Found 1-bit register for signal <last_fetched<0><11>>.
    Found 1-bit register for signal <last_fetched<0><10>>.
    Found 1-bit register for signal <last_fetched<0><9>>.
    Found 1-bit register for signal <last_fetched<0><8>>.
    Found 1-bit register for signal <last_fetched<0><7>>.
    Found 1-bit register for signal <last_fetched<0><6>>.
    Found 1-bit register for signal <last_fetched<0><5>>.
    Found 1-bit register for signal <last_fetched<0><4>>.
    Found 1-bit register for signal <last_fetched<0><3>>.
    Found 1-bit register for signal <last_fetched<0><2>>.
    Found 1-bit register for signal <last_fetched<0><1>>.
    Found 1-bit register for signal <last_fetched<0><0>>.
    Found 1-bit register for signal <last_fetched<1><31>>.
    Found 1-bit register for signal <last_fetched<1><30>>.
    Found 1-bit register for signal <last_fetched<1><29>>.
    Found 1-bit register for signal <last_fetched<1><28>>.
    Found 1-bit register for signal <last_fetched<1><27>>.
    Found 1-bit register for signal <last_fetched<1><26>>.
    Found 1-bit register for signal <last_fetched<1><25>>.
    Found 1-bit register for signal <last_fetched<1><24>>.
    Found 1-bit register for signal <last_fetched<1><23>>.
    Found 1-bit register for signal <last_fetched<1><22>>.
    Found 1-bit register for signal <last_fetched<1><21>>.
    Found 1-bit register for signal <last_fetched<1><20>>.
    Found 1-bit register for signal <last_fetched<1><19>>.
    Found 1-bit register for signal <last_fetched<1><18>>.
    Found 1-bit register for signal <last_fetched<1><17>>.
    Found 1-bit register for signal <last_fetched<1><16>>.
    Found 1-bit register for signal <last_fetched<1><15>>.
    Found 1-bit register for signal <last_fetched<1><14>>.
    Found 1-bit register for signal <last_fetched<1><13>>.
    Found 1-bit register for signal <last_fetched<1><12>>.
    Found 1-bit register for signal <last_fetched<1><11>>.
    Found 1-bit register for signal <last_fetched<1><10>>.
    Found 1-bit register for signal <last_fetched<1><9>>.
    Found 1-bit register for signal <last_fetched<1><8>>.
    Found 1-bit register for signal <last_fetched<1><7>>.
    Found 1-bit register for signal <last_fetched<1><6>>.
    Found 1-bit register for signal <last_fetched<1><5>>.
    Found 1-bit register for signal <last_fetched<1><4>>.
    Found 1-bit register for signal <last_fetched<1><3>>.
    Found 1-bit register for signal <last_fetched<1><2>>.
    Found 1-bit register for signal <last_fetched<1><1>>.
    Found 1-bit register for signal <last_fetched<1><0>>.
    Found 1-bit register for signal <last_fetched<2><31>>.
    Found 1-bit register for signal <last_fetched<2><30>>.
    Found 1-bit register for signal <last_fetched<2><29>>.
    Found 1-bit register for signal <last_fetched<2><28>>.
    Found 1-bit register for signal <last_fetched<2><27>>.
    Found 1-bit register for signal <last_fetched<2><26>>.
    Found 1-bit register for signal <last_fetched<2><25>>.
    Found 1-bit register for signal <last_fetched<2><24>>.
    Found 1-bit register for signal <last_fetched<2><23>>.
    Found 1-bit register for signal <last_fetched<2><22>>.
    Found 1-bit register for signal <last_fetched<2><21>>.
    Found 1-bit register for signal <last_fetched<2><20>>.
    Found 1-bit register for signal <last_fetched<2><19>>.
    Found 1-bit register for signal <last_fetched<2><18>>.
    Found 1-bit register for signal <last_fetched<2><17>>.
    Found 1-bit register for signal <last_fetched<2><16>>.
    Found 1-bit register for signal <last_fetched<2><15>>.
    Found 1-bit register for signal <last_fetched<2><14>>.
    Found 1-bit register for signal <last_fetched<2><13>>.
    Found 1-bit register for signal <last_fetched<2><12>>.
    Found 1-bit register for signal <last_fetched<2><11>>.
    Found 1-bit register for signal <last_fetched<2><10>>.
    Found 1-bit register for signal <last_fetched<2><9>>.
    Found 1-bit register for signal <last_fetched<2><8>>.
    Found 1-bit register for signal <last_fetched<2><7>>.
    Found 1-bit register for signal <last_fetched<2><6>>.
    Found 1-bit register for signal <last_fetched<2><5>>.
    Found 1-bit register for signal <last_fetched<2><4>>.
    Found 1-bit register for signal <last_fetched<2><3>>.
    Found 1-bit register for signal <last_fetched<2><2>>.
    Found 1-bit register for signal <last_fetched<2><1>>.
    Found 1-bit register for signal <last_fetched<2><0>>.
    Found 1-bit register for signal <last_fetched<3><31>>.
    Found 1-bit register for signal <last_fetched<3><30>>.
    Found 1-bit register for signal <last_fetched<3><29>>.
    Found 1-bit register for signal <last_fetched<3><28>>.
    Found 1-bit register for signal <last_fetched<3><27>>.
    Found 1-bit register for signal <last_fetched<3><26>>.
    Found 1-bit register for signal <last_fetched<3><25>>.
    Found 1-bit register for signal <last_fetched<3><24>>.
    Found 1-bit register for signal <last_fetched<3><23>>.
    Found 1-bit register for signal <last_fetched<3><22>>.
    Found 1-bit register for signal <last_fetched<3><21>>.
    Found 1-bit register for signal <last_fetched<3><20>>.
    Found 1-bit register for signal <last_fetched<3><19>>.
    Found 1-bit register for signal <last_fetched<3><18>>.
    Found 1-bit register for signal <last_fetched<3><17>>.
    Found 1-bit register for signal <last_fetched<3><16>>.
    Found 1-bit register for signal <last_fetched<3><15>>.
    Found 1-bit register for signal <last_fetched<3><14>>.
    Found 1-bit register for signal <last_fetched<3><13>>.
    Found 1-bit register for signal <last_fetched<3><12>>.
    Found 1-bit register for signal <last_fetched<3><11>>.
    Found 1-bit register for signal <last_fetched<3><10>>.
    Found 1-bit register for signal <last_fetched<3><9>>.
    Found 1-bit register for signal <last_fetched<3><8>>.
    Found 1-bit register for signal <last_fetched<3><7>>.
    Found 1-bit register for signal <last_fetched<3><6>>.
    Found 1-bit register for signal <last_fetched<3><5>>.
    Found 1-bit register for signal <last_fetched<3><4>>.
    Found 1-bit register for signal <last_fetched<3><3>>.
    Found 1-bit register for signal <last_fetched<3><2>>.
    Found 1-bit register for signal <last_fetched<3><1>>.
    Found 1-bit register for signal <last_fetched<3><0>>.
    Found 1-bit register for signal <last_fetched<4><31>>.
    Found 1-bit register for signal <last_fetched<4><30>>.
    Found 1-bit register for signal <last_fetched<4><29>>.
    Found 1-bit register for signal <last_fetched<4><28>>.
    Found 1-bit register for signal <last_fetched<4><27>>.
    Found 1-bit register for signal <last_fetched<4><26>>.
    Found 1-bit register for signal <last_fetched<4><25>>.
    Found 1-bit register for signal <last_fetched<4><24>>.
    Found 1-bit register for signal <last_fetched<4><23>>.
    Found 1-bit register for signal <last_fetched<4><22>>.
    Found 1-bit register for signal <last_fetched<4><21>>.
    Found 1-bit register for signal <last_fetched<4><20>>.
    Found 1-bit register for signal <last_fetched<4><19>>.
    Found 1-bit register for signal <last_fetched<4><18>>.
    Found 1-bit register for signal <last_fetched<4><17>>.
    Found 1-bit register for signal <last_fetched<4><16>>.
    Found 1-bit register for signal <last_fetched<4><15>>.
    Found 1-bit register for signal <last_fetched<4><14>>.
    Found 1-bit register for signal <last_fetched<4><13>>.
    Found 1-bit register for signal <last_fetched<4><12>>.
    Found 1-bit register for signal <last_fetched<4><11>>.
    Found 1-bit register for signal <last_fetched<4><10>>.
    Found 1-bit register for signal <last_fetched<4><9>>.
    Found 1-bit register for signal <last_fetched<4><8>>.
    Found 1-bit register for signal <last_fetched<4><7>>.
    Found 1-bit register for signal <last_fetched<4><6>>.
    Found 1-bit register for signal <last_fetched<4><5>>.
    Found 1-bit register for signal <last_fetched<4><4>>.
    Found 1-bit register for signal <last_fetched<4><3>>.
    Found 1-bit register for signal <last_fetched<4><2>>.
    Found 1-bit register for signal <last_fetched<4><1>>.
    Found 1-bit register for signal <last_fetched<4><0>>.
    Found 1-bit register for signal <last_fetched<5><31>>.
    Found 1-bit register for signal <last_fetched<5><30>>.
    Found 1-bit register for signal <last_fetched<5><29>>.
    Found 1-bit register for signal <last_fetched<5><28>>.
    Found 1-bit register for signal <last_fetched<5><27>>.
    Found 1-bit register for signal <last_fetched<5><26>>.
    Found 1-bit register for signal <last_fetched<5><25>>.
    Found 1-bit register for signal <last_fetched<5><24>>.
    Found 1-bit register for signal <last_fetched<5><23>>.
    Found 1-bit register for signal <last_fetched<5><22>>.
    Found 1-bit register for signal <last_fetched<5><21>>.
    Found 1-bit register for signal <last_fetched<5><20>>.
    Found 1-bit register for signal <last_fetched<5><19>>.
    Found 1-bit register for signal <last_fetched<5><18>>.
    Found 1-bit register for signal <last_fetched<5><17>>.
    Found 1-bit register for signal <last_fetched<5><16>>.
    Found 1-bit register for signal <last_fetched<5><15>>.
    Found 1-bit register for signal <last_fetched<5><14>>.
    Found 1-bit register for signal <last_fetched<5><13>>.
    Found 1-bit register for signal <last_fetched<5><12>>.
    Found 1-bit register for signal <last_fetched<5><11>>.
    Found 1-bit register for signal <last_fetched<5><10>>.
    Found 1-bit register for signal <last_fetched<5><9>>.
    Found 1-bit register for signal <last_fetched<5><8>>.
    Found 1-bit register for signal <last_fetched<5><7>>.
    Found 1-bit register for signal <last_fetched<5><6>>.
    Found 1-bit register for signal <last_fetched<5><5>>.
    Found 1-bit register for signal <last_fetched<5><4>>.
    Found 1-bit register for signal <last_fetched<5><3>>.
    Found 1-bit register for signal <last_fetched<5><2>>.
    Found 1-bit register for signal <last_fetched<5><1>>.
    Found 1-bit register for signal <last_fetched<5><0>>.
    Found 1-bit register for signal <last_fetched<6><31>>.
    Found 1-bit register for signal <last_fetched<6><30>>.
    Found 1-bit register for signal <last_fetched<6><29>>.
    Found 1-bit register for signal <last_fetched<6><28>>.
    Found 1-bit register for signal <last_fetched<6><27>>.
    Found 1-bit register for signal <last_fetched<6><26>>.
    Found 1-bit register for signal <last_fetched<6><25>>.
    Found 1-bit register for signal <last_fetched<6><24>>.
    Found 1-bit register for signal <last_fetched<6><23>>.
    Found 1-bit register for signal <last_fetched<6><22>>.
    Found 1-bit register for signal <last_fetched<6><21>>.
    Found 1-bit register for signal <last_fetched<6><20>>.
    Found 1-bit register for signal <last_fetched<6><19>>.
    Found 1-bit register for signal <last_fetched<6><18>>.
    Found 1-bit register for signal <last_fetched<6><17>>.
    Found 1-bit register for signal <last_fetched<6><16>>.
    Found 1-bit register for signal <last_fetched<6><15>>.
    Found 1-bit register for signal <last_fetched<6><14>>.
    Found 1-bit register for signal <last_fetched<6><13>>.
    Found 1-bit register for signal <last_fetched<6><12>>.
    Found 1-bit register for signal <last_fetched<6><11>>.
    Found 1-bit register for signal <last_fetched<6><10>>.
    Found 1-bit register for signal <last_fetched<6><9>>.
    Found 1-bit register for signal <last_fetched<6><8>>.
    Found 1-bit register for signal <last_fetched<6><7>>.
    Found 1-bit register for signal <last_fetched<6><6>>.
    Found 1-bit register for signal <last_fetched<6><5>>.
    Found 1-bit register for signal <last_fetched<6><4>>.
    Found 1-bit register for signal <last_fetched<6><3>>.
    Found 1-bit register for signal <last_fetched<6><2>>.
    Found 1-bit register for signal <last_fetched<6><1>>.
    Found 1-bit register for signal <last_fetched<6><0>>.
    Found 1-bit register for signal <last_fetched<7><31>>.
    Found 1-bit register for signal <last_fetched<7><30>>.
    Found 1-bit register for signal <last_fetched<7><29>>.
    Found 1-bit register for signal <last_fetched<7><28>>.
    Found 1-bit register for signal <last_fetched<7><27>>.
    Found 1-bit register for signal <last_fetched<7><26>>.
    Found 1-bit register for signal <last_fetched<7><25>>.
    Found 1-bit register for signal <last_fetched<7><24>>.
    Found 1-bit register for signal <last_fetched<7><23>>.
    Found 1-bit register for signal <last_fetched<7><22>>.
    Found 1-bit register for signal <last_fetched<7><21>>.
    Found 1-bit register for signal <last_fetched<7><20>>.
    Found 1-bit register for signal <last_fetched<7><19>>.
    Found 1-bit register for signal <last_fetched<7><18>>.
    Found 1-bit register for signal <last_fetched<7><17>>.
    Found 1-bit register for signal <last_fetched<7><16>>.
    Found 1-bit register for signal <last_fetched<7><15>>.
    Found 1-bit register for signal <last_fetched<7><14>>.
    Found 1-bit register for signal <last_fetched<7><13>>.
    Found 1-bit register for signal <last_fetched<7><12>>.
    Found 1-bit register for signal <last_fetched<7><11>>.
    Found 1-bit register for signal <last_fetched<7><10>>.
    Found 1-bit register for signal <last_fetched<7><9>>.
    Found 1-bit register for signal <last_fetched<7><8>>.
    Found 1-bit register for signal <last_fetched<7><7>>.
    Found 1-bit register for signal <last_fetched<7><6>>.
    Found 1-bit register for signal <last_fetched<7><5>>.
    Found 1-bit register for signal <last_fetched<7><4>>.
    Found 1-bit register for signal <last_fetched<7><3>>.
    Found 1-bit register for signal <last_fetched<7><2>>.
    Found 1-bit register for signal <last_fetched<7><1>>.
    Found 1-bit register for signal <last_fetched<7><0>>.
    Found 1-bit register for signal <last_fetched<8><31>>.
    Found 1-bit register for signal <last_fetched<8><30>>.
    Found 1-bit register for signal <last_fetched<8><29>>.
    Found 1-bit register for signal <last_fetched<8><28>>.
    Found 1-bit register for signal <last_fetched<8><27>>.
    Found 1-bit register for signal <last_fetched<8><26>>.
    Found 1-bit register for signal <last_fetched<8><25>>.
    Found 1-bit register for signal <last_fetched<8><24>>.
    Found 1-bit register for signal <last_fetched<8><23>>.
    Found 1-bit register for signal <last_fetched<8><22>>.
    Found 1-bit register for signal <last_fetched<8><21>>.
    Found 1-bit register for signal <last_fetched<8><20>>.
    Found 1-bit register for signal <last_fetched<8><19>>.
    Found 1-bit register for signal <last_fetched<8><18>>.
    Found 1-bit register for signal <last_fetched<8><17>>.
    Found 1-bit register for signal <last_fetched<8><16>>.
    Found 1-bit register for signal <last_fetched<8><15>>.
    Found 1-bit register for signal <last_fetched<8><14>>.
    Found 1-bit register for signal <last_fetched<8><13>>.
    Found 1-bit register for signal <last_fetched<8><12>>.
    Found 1-bit register for signal <last_fetched<8><11>>.
    Found 1-bit register for signal <last_fetched<8><10>>.
    Found 1-bit register for signal <last_fetched<8><9>>.
    Found 1-bit register for signal <last_fetched<8><8>>.
    Found 1-bit register for signal <last_fetched<8><7>>.
    Found 1-bit register for signal <last_fetched<8><6>>.
    Found 1-bit register for signal <last_fetched<8><5>>.
    Found 1-bit register for signal <last_fetched<8><4>>.
    Found 1-bit register for signal <last_fetched<8><3>>.
    Found 1-bit register for signal <last_fetched<8><2>>.
    Found 1-bit register for signal <last_fetched<8><1>>.
    Found 1-bit register for signal <last_fetched<8><0>>.
    Found 1-bit register for signal <last_fetched<9><31>>.
    Found 1-bit register for signal <last_fetched<9><30>>.
    Found 1-bit register for signal <last_fetched<9><29>>.
    Found 1-bit register for signal <last_fetched<9><28>>.
    Found 1-bit register for signal <last_fetched<9><27>>.
    Found 1-bit register for signal <last_fetched<9><26>>.
    Found 1-bit register for signal <last_fetched<9><25>>.
    Found 1-bit register for signal <last_fetched<9><24>>.
    Found 1-bit register for signal <last_fetched<9><23>>.
    Found 1-bit register for signal <last_fetched<9><22>>.
    Found 1-bit register for signal <last_fetched<9><21>>.
    Found 1-bit register for signal <last_fetched<9><20>>.
    Found 1-bit register for signal <last_fetched<9><19>>.
    Found 1-bit register for signal <last_fetched<9><18>>.
    Found 1-bit register for signal <last_fetched<9><17>>.
    Found 1-bit register for signal <last_fetched<9><16>>.
    Found 1-bit register for signal <last_fetched<9><15>>.
    Found 1-bit register for signal <last_fetched<9><14>>.
    Found 1-bit register for signal <last_fetched<9><13>>.
    Found 1-bit register for signal <last_fetched<9><12>>.
    Found 1-bit register for signal <last_fetched<9><11>>.
    Found 1-bit register for signal <last_fetched<9><10>>.
    Found 1-bit register for signal <last_fetched<9><9>>.
    Found 1-bit register for signal <last_fetched<9><8>>.
    Found 1-bit register for signal <last_fetched<9><7>>.
    Found 1-bit register for signal <last_fetched<9><6>>.
    Found 1-bit register for signal <last_fetched<9><5>>.
    Found 1-bit register for signal <last_fetched<9><4>>.
    Found 1-bit register for signal <last_fetched<9><3>>.
    Found 1-bit register for signal <last_fetched<9><2>>.
    Found 1-bit register for signal <last_fetched<9><1>>.
    Found 1-bit register for signal <last_fetched<9><0>>.
    Found 1-bit register for signal <last_fetched<10><31>>.
    Found 1-bit register for signal <last_fetched<10><30>>.
    Found 1-bit register for signal <last_fetched<10><29>>.
    Found 1-bit register for signal <last_fetched<10><28>>.
    Found 1-bit register for signal <last_fetched<10><27>>.
    Found 1-bit register for signal <last_fetched<10><26>>.
    Found 1-bit register for signal <last_fetched<10><25>>.
    Found 1-bit register for signal <last_fetched<10><24>>.
    Found 1-bit register for signal <last_fetched<10><23>>.
    Found 1-bit register for signal <last_fetched<10><22>>.
    Found 1-bit register for signal <last_fetched<10><21>>.
    Found 1-bit register for signal <last_fetched<10><20>>.
    Found 1-bit register for signal <last_fetched<10><19>>.
    Found 1-bit register for signal <last_fetched<10><18>>.
    Found 1-bit register for signal <last_fetched<10><17>>.
    Found 1-bit register for signal <last_fetched<10><16>>.
    Found 1-bit register for signal <last_fetched<10><15>>.
    Found 1-bit register for signal <last_fetched<10><14>>.
    Found 1-bit register for signal <last_fetched<10><13>>.
    Found 1-bit register for signal <last_fetched<10><12>>.
    Found 1-bit register for signal <last_fetched<10><11>>.
    Found 1-bit register for signal <last_fetched<10><10>>.
    Found 1-bit register for signal <last_fetched<10><9>>.
    Found 1-bit register for signal <last_fetched<10><8>>.
    Found 1-bit register for signal <last_fetched<10><7>>.
    Found 1-bit register for signal <last_fetched<10><6>>.
    Found 1-bit register for signal <last_fetched<10><5>>.
    Found 1-bit register for signal <last_fetched<10><4>>.
    Found 1-bit register for signal <last_fetched<10><3>>.
    Found 1-bit register for signal <last_fetched<10><2>>.
    Found 1-bit register for signal <last_fetched<10><1>>.
    Found 1-bit register for signal <last_fetched<10><0>>.
    Found 1-bit register for signal <last_fetched<11><31>>.
    Found 1-bit register for signal <last_fetched<11><30>>.
    Found 1-bit register for signal <last_fetched<11><29>>.
    Found 1-bit register for signal <last_fetched<11><28>>.
    Found 1-bit register for signal <last_fetched<11><27>>.
    Found 1-bit register for signal <last_fetched<11><26>>.
    Found 1-bit register for signal <last_fetched<11><25>>.
    Found 1-bit register for signal <last_fetched<11><24>>.
    Found 1-bit register for signal <last_fetched<11><23>>.
    Found 1-bit register for signal <last_fetched<11><22>>.
    Found 1-bit register for signal <last_fetched<11><21>>.
    Found 1-bit register for signal <last_fetched<11><20>>.
    Found 1-bit register for signal <last_fetched<11><19>>.
    Found 1-bit register for signal <last_fetched<11><18>>.
    Found 1-bit register for signal <last_fetched<11><17>>.
    Found 1-bit register for signal <last_fetched<11><16>>.
    Found 1-bit register for signal <last_fetched<11><15>>.
    Found 1-bit register for signal <last_fetched<11><14>>.
    Found 1-bit register for signal <last_fetched<11><13>>.
    Found 1-bit register for signal <last_fetched<11><12>>.
    Found 1-bit register for signal <last_fetched<11><11>>.
    Found 1-bit register for signal <last_fetched<11><10>>.
    Found 1-bit register for signal <last_fetched<11><9>>.
    Found 1-bit register for signal <last_fetched<11><8>>.
    Found 1-bit register for signal <last_fetched<11><7>>.
    Found 1-bit register for signal <last_fetched<11><6>>.
    Found 1-bit register for signal <last_fetched<11><5>>.
    Found 1-bit register for signal <last_fetched<11><4>>.
    Found 1-bit register for signal <last_fetched<11><3>>.
    Found 1-bit register for signal <last_fetched<11><2>>.
    Found 1-bit register for signal <last_fetched<11><1>>.
    Found 1-bit register for signal <last_fetched<11><0>>.
    Found 1-bit register for signal <last_fetched<12><31>>.
    Found 1-bit register for signal <last_fetched<12><30>>.
    Found 1-bit register for signal <last_fetched<12><29>>.
    Found 1-bit register for signal <last_fetched<12><28>>.
    Found 1-bit register for signal <last_fetched<12><27>>.
    Found 1-bit register for signal <last_fetched<12><26>>.
    Found 1-bit register for signal <last_fetched<12><25>>.
    Found 1-bit register for signal <last_fetched<12><24>>.
    Found 1-bit register for signal <last_fetched<12><23>>.
    Found 1-bit register for signal <last_fetched<12><22>>.
    Found 1-bit register for signal <last_fetched<12><21>>.
    Found 1-bit register for signal <last_fetched<12><20>>.
    Found 1-bit register for signal <last_fetched<12><19>>.
    Found 1-bit register for signal <last_fetched<12><18>>.
    Found 1-bit register for signal <last_fetched<12><17>>.
    Found 1-bit register for signal <last_fetched<12><16>>.
    Found 1-bit register for signal <last_fetched<12><15>>.
    Found 1-bit register for signal <last_fetched<12><14>>.
    Found 1-bit register for signal <last_fetched<12><13>>.
    Found 1-bit register for signal <last_fetched<12><12>>.
    Found 1-bit register for signal <last_fetched<12><11>>.
    Found 1-bit register for signal <last_fetched<12><10>>.
    Found 1-bit register for signal <last_fetched<12><9>>.
    Found 1-bit register for signal <last_fetched<12><8>>.
    Found 1-bit register for signal <last_fetched<12><7>>.
    Found 1-bit register for signal <last_fetched<12><6>>.
    Found 1-bit register for signal <last_fetched<12><5>>.
    Found 1-bit register for signal <last_fetched<12><4>>.
    Found 1-bit register for signal <last_fetched<12><3>>.
    Found 1-bit register for signal <last_fetched<12><2>>.
    Found 1-bit register for signal <last_fetched<12><1>>.
    Found 1-bit register for signal <last_fetched<12><0>>.
    Found 1-bit register for signal <last_fetched<13><31>>.
    Found 1-bit register for signal <last_fetched<13><30>>.
    Found 1-bit register for signal <last_fetched<13><29>>.
    Found 1-bit register for signal <last_fetched<13><28>>.
    Found 1-bit register for signal <last_fetched<13><27>>.
    Found 1-bit register for signal <last_fetched<13><26>>.
    Found 1-bit register for signal <last_fetched<13><25>>.
    Found 1-bit register for signal <last_fetched<13><24>>.
    Found 1-bit register for signal <last_fetched<13><23>>.
    Found 1-bit register for signal <last_fetched<13><22>>.
    Found 1-bit register for signal <last_fetched<13><21>>.
    Found 1-bit register for signal <last_fetched<13><20>>.
    Found 1-bit register for signal <last_fetched<13><19>>.
    Found 1-bit register for signal <last_fetched<13><18>>.
    Found 1-bit register for signal <last_fetched<13><17>>.
    Found 1-bit register for signal <last_fetched<13><16>>.
    Found 1-bit register for signal <last_fetched<13><15>>.
    Found 1-bit register for signal <last_fetched<13><14>>.
    Found 1-bit register for signal <last_fetched<13><13>>.
    Found 1-bit register for signal <last_fetched<13><12>>.
    Found 1-bit register for signal <last_fetched<13><11>>.
    Found 1-bit register for signal <last_fetched<13><10>>.
    Found 1-bit register for signal <last_fetched<13><9>>.
    Found 1-bit register for signal <last_fetched<13><8>>.
    Found 1-bit register for signal <last_fetched<13><7>>.
    Found 1-bit register for signal <last_fetched<13><6>>.
    Found 1-bit register for signal <last_fetched<13><5>>.
    Found 1-bit register for signal <last_fetched<13><4>>.
    Found 1-bit register for signal <last_fetched<13><3>>.
    Found 1-bit register for signal <last_fetched<13><2>>.
    Found 1-bit register for signal <last_fetched<13><1>>.
    Found 1-bit register for signal <last_fetched<13><0>>.
    Found 1-bit register for signal <last_fetched<14><31>>.
    Found 1-bit register for signal <last_fetched<14><30>>.
    Found 1-bit register for signal <last_fetched<14><29>>.
    Found 1-bit register for signal <last_fetched<14><28>>.
    Found 1-bit register for signal <last_fetched<14><27>>.
    Found 1-bit register for signal <last_fetched<14><26>>.
    Found 1-bit register for signal <last_fetched<14><25>>.
    Found 1-bit register for signal <last_fetched<14><24>>.
    Found 1-bit register for signal <last_fetched<14><23>>.
    Found 1-bit register for signal <last_fetched<14><22>>.
    Found 1-bit register for signal <last_fetched<14><21>>.
    Found 1-bit register for signal <last_fetched<14><20>>.
    Found 1-bit register for signal <last_fetched<14><19>>.
    Found 1-bit register for signal <last_fetched<14><18>>.
    Found 1-bit register for signal <last_fetched<14><17>>.
    Found 1-bit register for signal <last_fetched<14><16>>.
    Found 1-bit register for signal <last_fetched<14><15>>.
    Found 1-bit register for signal <last_fetched<14><14>>.
    Found 1-bit register for signal <last_fetched<14><13>>.
    Found 1-bit register for signal <last_fetched<14><12>>.
    Found 1-bit register for signal <last_fetched<14><11>>.
    Found 1-bit register for signal <last_fetched<14><10>>.
    Found 1-bit register for signal <last_fetched<14><9>>.
    Found 1-bit register for signal <last_fetched<14><8>>.
    Found 1-bit register for signal <last_fetched<14><7>>.
    Found 1-bit register for signal <last_fetched<14><6>>.
    Found 1-bit register for signal <last_fetched<14><5>>.
    Found 1-bit register for signal <last_fetched<14><4>>.
    Found 1-bit register for signal <last_fetched<14><3>>.
    Found 1-bit register for signal <last_fetched<14><2>>.
    Found 1-bit register for signal <last_fetched<14><1>>.
    Found 1-bit register for signal <last_fetched<14><0>>.
    Found 1-bit register for signal <last_fetched<15><31>>.
    Found 1-bit register for signal <last_fetched<15><30>>.
    Found 1-bit register for signal <last_fetched<15><29>>.
    Found 1-bit register for signal <last_fetched<15><28>>.
    Found 1-bit register for signal <last_fetched<15><27>>.
    Found 1-bit register for signal <last_fetched<15><26>>.
    Found 1-bit register for signal <last_fetched<15><25>>.
    Found 1-bit register for signal <last_fetched<15><24>>.
    Found 1-bit register for signal <last_fetched<15><23>>.
    Found 1-bit register for signal <last_fetched<15><22>>.
    Found 1-bit register for signal <last_fetched<15><21>>.
    Found 1-bit register for signal <last_fetched<15><20>>.
    Found 1-bit register for signal <last_fetched<15><19>>.
    Found 1-bit register for signal <last_fetched<15><18>>.
    Found 1-bit register for signal <last_fetched<15><17>>.
    Found 1-bit register for signal <last_fetched<15><16>>.
    Found 1-bit register for signal <last_fetched<15><15>>.
    Found 1-bit register for signal <last_fetched<15><14>>.
    Found 1-bit register for signal <last_fetched<15><13>>.
    Found 1-bit register for signal <last_fetched<15><12>>.
    Found 1-bit register for signal <last_fetched<15><11>>.
    Found 1-bit register for signal <last_fetched<15><10>>.
    Found 1-bit register for signal <last_fetched<15><9>>.
    Found 1-bit register for signal <last_fetched<15><8>>.
    Found 1-bit register for signal <last_fetched<15><7>>.
    Found 1-bit register for signal <last_fetched<15><6>>.
    Found 1-bit register for signal <last_fetched<15><5>>.
    Found 1-bit register for signal <last_fetched<15><4>>.
    Found 1-bit register for signal <last_fetched<15><3>>.
    Found 1-bit register for signal <last_fetched<15><2>>.
    Found 1-bit register for signal <last_fetched<15><1>>.
    Found 1-bit register for signal <last_fetched<15><0>>.
    Found 1-bit register for signal <last_fetched<16><31>>.
    Found 1-bit register for signal <last_fetched<16><30>>.
    Found 1-bit register for signal <last_fetched<16><29>>.
    Found 1-bit register for signal <last_fetched<16><28>>.
    Found 1-bit register for signal <last_fetched<16><27>>.
    Found 1-bit register for signal <last_fetched<16><26>>.
    Found 1-bit register for signal <last_fetched<16><25>>.
    Found 1-bit register for signal <last_fetched<16><24>>.
    Found 1-bit register for signal <last_fetched<16><23>>.
    Found 1-bit register for signal <last_fetched<16><22>>.
    Found 1-bit register for signal <last_fetched<16><21>>.
    Found 1-bit register for signal <last_fetched<16><20>>.
    Found 1-bit register for signal <last_fetched<16><19>>.
    Found 1-bit register for signal <last_fetched<16><18>>.
    Found 1-bit register for signal <last_fetched<16><17>>.
    Found 1-bit register for signal <last_fetched<16><16>>.
    Found 1-bit register for signal <last_fetched<16><15>>.
    Found 1-bit register for signal <last_fetched<16><14>>.
    Found 1-bit register for signal <last_fetched<16><13>>.
    Found 1-bit register for signal <last_fetched<16><12>>.
    Found 1-bit register for signal <last_fetched<16><11>>.
    Found 1-bit register for signal <last_fetched<16><10>>.
    Found 1-bit register for signal <last_fetched<16><9>>.
    Found 1-bit register for signal <last_fetched<16><8>>.
    Found 1-bit register for signal <last_fetched<16><7>>.
    Found 1-bit register for signal <last_fetched<16><6>>.
    Found 1-bit register for signal <last_fetched<16><5>>.
    Found 1-bit register for signal <last_fetched<16><4>>.
    Found 1-bit register for signal <last_fetched<16><3>>.
    Found 1-bit register for signal <last_fetched<16><2>>.
    Found 1-bit register for signal <last_fetched<16><1>>.
    Found 1-bit register for signal <last_fetched<16><0>>.
    Found 1-bit register for signal <last_fetched<17><31>>.
    Found 1-bit register for signal <last_fetched<17><30>>.
    Found 1-bit register for signal <last_fetched<17><29>>.
    Found 1-bit register for signal <last_fetched<17><28>>.
    Found 1-bit register for signal <last_fetched<17><27>>.
    Found 1-bit register for signal <last_fetched<17><26>>.
    Found 1-bit register for signal <last_fetched<17><25>>.
    Found 1-bit register for signal <last_fetched<17><24>>.
    Found 1-bit register for signal <last_fetched<17><23>>.
    Found 1-bit register for signal <last_fetched<17><22>>.
    Found 1-bit register for signal <last_fetched<17><21>>.
    Found 1-bit register for signal <last_fetched<17><20>>.
    Found 1-bit register for signal <last_fetched<17><19>>.
    Found 1-bit register for signal <last_fetched<17><18>>.
    Found 1-bit register for signal <last_fetched<17><17>>.
    Found 1-bit register for signal <last_fetched<17><16>>.
    Found 1-bit register for signal <last_fetched<17><15>>.
    Found 1-bit register for signal <last_fetched<17><14>>.
    Found 1-bit register for signal <last_fetched<17><13>>.
    Found 1-bit register for signal <last_fetched<17><12>>.
    Found 1-bit register for signal <last_fetched<17><11>>.
    Found 1-bit register for signal <last_fetched<17><10>>.
    Found 1-bit register for signal <last_fetched<17><9>>.
    Found 1-bit register for signal <last_fetched<17><8>>.
    Found 1-bit register for signal <last_fetched<17><7>>.
    Found 1-bit register for signal <last_fetched<17><6>>.
    Found 1-bit register for signal <last_fetched<17><5>>.
    Found 1-bit register for signal <last_fetched<17><4>>.
    Found 1-bit register for signal <last_fetched<17><3>>.
    Found 1-bit register for signal <last_fetched<17><2>>.
    Found 1-bit register for signal <last_fetched<17><1>>.
    Found 1-bit register for signal <last_fetched<17><0>>.
    Found 1-bit register for signal <last_fetched<18><31>>.
    Found 1-bit register for signal <last_fetched<18><30>>.
    Found 1-bit register for signal <last_fetched<18><29>>.
    Found 1-bit register for signal <last_fetched<18><28>>.
    Found 1-bit register for signal <last_fetched<18><27>>.
    Found 1-bit register for signal <last_fetched<18><26>>.
    Found 1-bit register for signal <last_fetched<18><25>>.
    Found 1-bit register for signal <last_fetched<18><24>>.
    Found 1-bit register for signal <last_fetched<18><23>>.
    Found 1-bit register for signal <last_fetched<18><22>>.
    Found 1-bit register for signal <last_fetched<18><21>>.
    Found 1-bit register for signal <last_fetched<18><20>>.
    Found 1-bit register for signal <last_fetched<18><19>>.
    Found 1-bit register for signal <last_fetched<18><18>>.
    Found 1-bit register for signal <last_fetched<18><17>>.
    Found 1-bit register for signal <last_fetched<18><16>>.
    Found 1-bit register for signal <last_fetched<18><15>>.
    Found 1-bit register for signal <last_fetched<18><14>>.
    Found 1-bit register for signal <last_fetched<18><13>>.
    Found 1-bit register for signal <last_fetched<18><12>>.
    Found 1-bit register for signal <last_fetched<18><11>>.
    Found 1-bit register for signal <last_fetched<18><10>>.
    Found 1-bit register for signal <last_fetched<18><9>>.
    Found 1-bit register for signal <last_fetched<18><8>>.
    Found 1-bit register for signal <last_fetched<18><7>>.
    Found 1-bit register for signal <last_fetched<18><6>>.
    Found 1-bit register for signal <last_fetched<18><5>>.
    Found 1-bit register for signal <last_fetched<18><4>>.
    Found 1-bit register for signal <last_fetched<18><3>>.
    Found 1-bit register for signal <last_fetched<18><2>>.
    Found 1-bit register for signal <last_fetched<18><1>>.
    Found 1-bit register for signal <last_fetched<18><0>>.
    Found 1-bit register for signal <last_fetched<19><31>>.
    Found 1-bit register for signal <last_fetched<19><30>>.
    Found 1-bit register for signal <last_fetched<19><29>>.
    Found 1-bit register for signal <last_fetched<19><28>>.
    Found 1-bit register for signal <last_fetched<19><27>>.
    Found 1-bit register for signal <last_fetched<19><26>>.
    Found 1-bit register for signal <last_fetched<19><25>>.
    Found 1-bit register for signal <last_fetched<19><24>>.
    Found 1-bit register for signal <last_fetched<19><23>>.
    Found 1-bit register for signal <last_fetched<19><22>>.
    Found 1-bit register for signal <last_fetched<19><21>>.
    Found 1-bit register for signal <last_fetched<19><20>>.
    Found 1-bit register for signal <last_fetched<19><19>>.
    Found 1-bit register for signal <last_fetched<19><18>>.
    Found 1-bit register for signal <last_fetched<19><17>>.
    Found 1-bit register for signal <last_fetched<19><16>>.
    Found 1-bit register for signal <last_fetched<19><15>>.
    Found 1-bit register for signal <last_fetched<19><14>>.
    Found 1-bit register for signal <last_fetched<19><13>>.
    Found 1-bit register for signal <last_fetched<19><12>>.
    Found 1-bit register for signal <last_fetched<19><11>>.
    Found 1-bit register for signal <last_fetched<19><10>>.
    Found 1-bit register for signal <last_fetched<19><9>>.
    Found 1-bit register for signal <last_fetched<19><8>>.
    Found 1-bit register for signal <last_fetched<19><7>>.
    Found 1-bit register for signal <last_fetched<19><6>>.
    Found 1-bit register for signal <last_fetched<19><5>>.
    Found 1-bit register for signal <last_fetched<19><4>>.
    Found 1-bit register for signal <last_fetched<19><3>>.
    Found 1-bit register for signal <last_fetched<19><2>>.
    Found 1-bit register for signal <last_fetched<19><1>>.
    Found 1-bit register for signal <last_fetched<19><0>>.
    Found 1-bit register for signal <last_fetched<20><31>>.
    Found 1-bit register for signal <last_fetched<20><30>>.
    Found 1-bit register for signal <last_fetched<20><29>>.
    Found 1-bit register for signal <last_fetched<20><28>>.
    Found 1-bit register for signal <last_fetched<20><27>>.
    Found 1-bit register for signal <last_fetched<20><26>>.
    Found 1-bit register for signal <last_fetched<20><25>>.
    Found 1-bit register for signal <last_fetched<20><24>>.
    Found 1-bit register for signal <last_fetched<20><23>>.
    Found 1-bit register for signal <last_fetched<20><22>>.
    Found 1-bit register for signal <last_fetched<20><21>>.
    Found 1-bit register for signal <last_fetched<20><20>>.
    Found 1-bit register for signal <last_fetched<20><19>>.
    Found 1-bit register for signal <last_fetched<20><18>>.
    Found 1-bit register for signal <last_fetched<20><17>>.
    Found 1-bit register for signal <last_fetched<20><16>>.
    Found 1-bit register for signal <last_fetched<20><15>>.
    Found 1-bit register for signal <last_fetched<20><14>>.
    Found 1-bit register for signal <last_fetched<20><13>>.
    Found 1-bit register for signal <last_fetched<20><12>>.
    Found 1-bit register for signal <last_fetched<20><11>>.
    Found 1-bit register for signal <last_fetched<20><10>>.
    Found 1-bit register for signal <last_fetched<20><9>>.
    Found 1-bit register for signal <last_fetched<20><8>>.
    Found 1-bit register for signal <last_fetched<20><7>>.
    Found 1-bit register for signal <last_fetched<20><6>>.
    Found 1-bit register for signal <last_fetched<20><5>>.
    Found 1-bit register for signal <last_fetched<20><4>>.
    Found 1-bit register for signal <last_fetched<20><3>>.
    Found 1-bit register for signal <last_fetched<20><2>>.
    Found 1-bit register for signal <last_fetched<20><1>>.
    Found 1-bit register for signal <last_fetched<20><0>>.
    Found 1-bit register for signal <last_fetched<21><31>>.
    Found 1-bit register for signal <last_fetched<21><30>>.
    Found 1-bit register for signal <last_fetched<21><29>>.
    Found 1-bit register for signal <last_fetched<21><28>>.
    Found 1-bit register for signal <last_fetched<21><27>>.
    Found 1-bit register for signal <last_fetched<21><26>>.
    Found 1-bit register for signal <last_fetched<21><25>>.
    Found 1-bit register for signal <last_fetched<21><24>>.
    Found 1-bit register for signal <last_fetched<21><23>>.
    Found 1-bit register for signal <last_fetched<21><22>>.
    Found 1-bit register for signal <last_fetched<21><21>>.
    Found 1-bit register for signal <last_fetched<21><20>>.
    Found 1-bit register for signal <last_fetched<21><19>>.
    Found 1-bit register for signal <last_fetched<21><18>>.
    Found 1-bit register for signal <last_fetched<21><17>>.
    Found 1-bit register for signal <last_fetched<21><16>>.
    Found 1-bit register for signal <last_fetched<21><15>>.
    Found 1-bit register for signal <last_fetched<21><14>>.
    Found 1-bit register for signal <last_fetched<21><13>>.
    Found 1-bit register for signal <last_fetched<21><12>>.
    Found 1-bit register for signal <last_fetched<21><11>>.
    Found 1-bit register for signal <last_fetched<21><10>>.
    Found 1-bit register for signal <last_fetched<21><9>>.
    Found 1-bit register for signal <last_fetched<21><8>>.
    Found 1-bit register for signal <last_fetched<21><7>>.
    Found 1-bit register for signal <last_fetched<21><6>>.
    Found 1-bit register for signal <last_fetched<21><5>>.
    Found 1-bit register for signal <last_fetched<21><4>>.
    Found 1-bit register for signal <last_fetched<21><3>>.
    Found 1-bit register for signal <last_fetched<21><2>>.
    Found 1-bit register for signal <last_fetched<21><1>>.
    Found 1-bit register for signal <last_fetched<21><0>>.
    Found 1-bit register for signal <last_fetched<22><31>>.
    Found 1-bit register for signal <last_fetched<22><30>>.
    Found 1-bit register for signal <last_fetched<22><29>>.
    Found 1-bit register for signal <last_fetched<22><28>>.
    Found 1-bit register for signal <last_fetched<22><27>>.
    Found 1-bit register for signal <last_fetched<22><26>>.
    Found 1-bit register for signal <last_fetched<22><25>>.
    Found 1-bit register for signal <last_fetched<22><24>>.
    Found 1-bit register for signal <last_fetched<22><23>>.
    Found 1-bit register for signal <last_fetched<22><22>>.
    Found 1-bit register for signal <last_fetched<22><21>>.
    Found 1-bit register for signal <last_fetched<22><20>>.
    Found 1-bit register for signal <last_fetched<22><19>>.
    Found 1-bit register for signal <last_fetched<22><18>>.
    Found 1-bit register for signal <last_fetched<22><17>>.
    Found 1-bit register for signal <last_fetched<22><16>>.
    Found 1-bit register for signal <last_fetched<22><15>>.
    Found 1-bit register for signal <last_fetched<22><14>>.
    Found 1-bit register for signal <last_fetched<22><13>>.
    Found 1-bit register for signal <last_fetched<22><12>>.
    Found 1-bit register for signal <last_fetched<22><11>>.
    Found 1-bit register for signal <last_fetched<22><10>>.
    Found 1-bit register for signal <last_fetched<22><9>>.
    Found 1-bit register for signal <last_fetched<22><8>>.
    Found 1-bit register for signal <last_fetched<22><7>>.
    Found 1-bit register for signal <last_fetched<22><6>>.
    Found 1-bit register for signal <last_fetched<22><5>>.
    Found 1-bit register for signal <last_fetched<22><4>>.
    Found 1-bit register for signal <last_fetched<22><3>>.
    Found 1-bit register for signal <last_fetched<22><2>>.
    Found 1-bit register for signal <last_fetched<22><1>>.
    Found 1-bit register for signal <last_fetched<22><0>>.
    Found 1-bit register for signal <last_fetched<23><31>>.
    Found 1-bit register for signal <last_fetched<23><30>>.
    Found 1-bit register for signal <last_fetched<23><29>>.
    Found 1-bit register for signal <last_fetched<23><28>>.
    Found 1-bit register for signal <last_fetched<23><27>>.
    Found 1-bit register for signal <last_fetched<23><26>>.
    Found 1-bit register for signal <last_fetched<23><25>>.
    Found 1-bit register for signal <last_fetched<23><24>>.
    Found 1-bit register for signal <last_fetched<23><23>>.
    Found 1-bit register for signal <last_fetched<23><22>>.
    Found 1-bit register for signal <last_fetched<23><21>>.
    Found 1-bit register for signal <last_fetched<23><20>>.
    Found 1-bit register for signal <last_fetched<23><19>>.
    Found 1-bit register for signal <last_fetched<23><18>>.
    Found 1-bit register for signal <last_fetched<23><17>>.
    Found 1-bit register for signal <last_fetched<23><16>>.
    Found 1-bit register for signal <last_fetched<23><15>>.
    Found 1-bit register for signal <last_fetched<23><14>>.
    Found 1-bit register for signal <last_fetched<23><13>>.
    Found 1-bit register for signal <last_fetched<23><12>>.
    Found 1-bit register for signal <last_fetched<23><11>>.
    Found 1-bit register for signal <last_fetched<23><10>>.
    Found 1-bit register for signal <last_fetched<23><9>>.
    Found 1-bit register for signal <last_fetched<23><8>>.
    Found 1-bit register for signal <last_fetched<23><7>>.
    Found 1-bit register for signal <last_fetched<23><6>>.
    Found 1-bit register for signal <last_fetched<23><5>>.
    Found 1-bit register for signal <last_fetched<23><4>>.
    Found 1-bit register for signal <last_fetched<23><3>>.
    Found 1-bit register for signal <last_fetched<23><2>>.
    Found 1-bit register for signal <last_fetched<23><1>>.
    Found 1-bit register for signal <last_fetched<23><0>>.
    Found 1-bit register for signal <last_fetched<24><31>>.
    Found 1-bit register for signal <last_fetched<24><30>>.
    Found 1-bit register for signal <last_fetched<24><29>>.
    Found 1-bit register for signal <last_fetched<24><28>>.
    Found 1-bit register for signal <last_fetched<24><27>>.
    Found 1-bit register for signal <last_fetched<24><26>>.
    Found 1-bit register for signal <last_fetched<24><25>>.
    Found 1-bit register for signal <last_fetched<24><24>>.
    Found 1-bit register for signal <last_fetched<24><23>>.
    Found 1-bit register for signal <last_fetched<24><22>>.
    Found 1-bit register for signal <last_fetched<24><21>>.
    Found 1-bit register for signal <last_fetched<24><20>>.
    Found 1-bit register for signal <last_fetched<24><19>>.
    Found 1-bit register for signal <last_fetched<24><18>>.
    Found 1-bit register for signal <last_fetched<24><17>>.
    Found 1-bit register for signal <last_fetched<24><16>>.
    Found 1-bit register for signal <last_fetched<24><15>>.
    Found 1-bit register for signal <last_fetched<24><14>>.
    Found 1-bit register for signal <last_fetched<24><13>>.
    Found 1-bit register for signal <last_fetched<24><12>>.
    Found 1-bit register for signal <last_fetched<24><11>>.
    Found 1-bit register for signal <last_fetched<24><10>>.
    Found 1-bit register for signal <last_fetched<24><9>>.
    Found 1-bit register for signal <last_fetched<24><8>>.
    Found 1-bit register for signal <last_fetched<24><7>>.
    Found 1-bit register for signal <last_fetched<24><6>>.
    Found 1-bit register for signal <last_fetched<24><5>>.
    Found 1-bit register for signal <last_fetched<24><4>>.
    Found 1-bit register for signal <last_fetched<24><3>>.
    Found 1-bit register for signal <last_fetched<24><2>>.
    Found 1-bit register for signal <last_fetched<24><1>>.
    Found 1-bit register for signal <last_fetched<24><0>>.
    Found 1-bit register for signal <last_fetched<25><31>>.
    Found 1-bit register for signal <last_fetched<25><30>>.
    Found 1-bit register for signal <last_fetched<25><29>>.
    Found 1-bit register for signal <last_fetched<25><28>>.
    Found 1-bit register for signal <last_fetched<25><27>>.
    Found 1-bit register for signal <last_fetched<25><26>>.
    Found 1-bit register for signal <last_fetched<25><25>>.
    Found 1-bit register for signal <last_fetched<25><24>>.
    Found 1-bit register for signal <last_fetched<25><23>>.
    Found 1-bit register for signal <last_fetched<25><22>>.
    Found 1-bit register for signal <last_fetched<25><21>>.
    Found 1-bit register for signal <last_fetched<25><20>>.
    Found 1-bit register for signal <last_fetched<25><19>>.
    Found 1-bit register for signal <last_fetched<25><18>>.
    Found 1-bit register for signal <last_fetched<25><17>>.
    Found 1-bit register for signal <last_fetched<25><16>>.
    Found 1-bit register for signal <last_fetched<25><15>>.
    Found 1-bit register for signal <last_fetched<25><14>>.
    Found 1-bit register for signal <last_fetched<25><13>>.
    Found 1-bit register for signal <last_fetched<25><12>>.
    Found 1-bit register for signal <last_fetched<25><11>>.
    Found 1-bit register for signal <last_fetched<25><10>>.
    Found 1-bit register for signal <last_fetched<25><9>>.
    Found 1-bit register for signal <last_fetched<25><8>>.
    Found 1-bit register for signal <last_fetched<25><7>>.
    Found 1-bit register for signal <last_fetched<25><6>>.
    Found 1-bit register for signal <last_fetched<25><5>>.
    Found 1-bit register for signal <last_fetched<25><4>>.
    Found 1-bit register for signal <last_fetched<25><3>>.
    Found 1-bit register for signal <last_fetched<25><2>>.
    Found 1-bit register for signal <last_fetched<25><1>>.
    Found 1-bit register for signal <last_fetched<25><0>>.
    Found 1-bit register for signal <last_fetched<26><31>>.
    Found 1-bit register for signal <last_fetched<26><30>>.
    Found 1-bit register for signal <last_fetched<26><29>>.
    Found 1-bit register for signal <last_fetched<26><28>>.
    Found 1-bit register for signal <last_fetched<26><27>>.
    Found 1-bit register for signal <last_fetched<26><26>>.
    Found 1-bit register for signal <last_fetched<26><25>>.
    Found 1-bit register for signal <last_fetched<26><24>>.
    Found 1-bit register for signal <last_fetched<26><23>>.
    Found 1-bit register for signal <last_fetched<26><22>>.
    Found 1-bit register for signal <last_fetched<26><21>>.
    Found 1-bit register for signal <last_fetched<26><20>>.
    Found 1-bit register for signal <last_fetched<26><19>>.
    Found 1-bit register for signal <last_fetched<26><18>>.
    Found 1-bit register for signal <last_fetched<26><17>>.
    Found 1-bit register for signal <last_fetched<26><16>>.
    Found 1-bit register for signal <last_fetched<26><15>>.
    Found 1-bit register for signal <last_fetched<26><14>>.
    Found 1-bit register for signal <last_fetched<26><13>>.
    Found 1-bit register for signal <last_fetched<26><12>>.
    Found 1-bit register for signal <last_fetched<26><11>>.
    Found 1-bit register for signal <last_fetched<26><10>>.
    Found 1-bit register for signal <last_fetched<26><9>>.
    Found 1-bit register for signal <last_fetched<26><8>>.
    Found 1-bit register for signal <last_fetched<26><7>>.
    Found 1-bit register for signal <last_fetched<26><6>>.
    Found 1-bit register for signal <last_fetched<26><5>>.
    Found 1-bit register for signal <last_fetched<26><4>>.
    Found 1-bit register for signal <last_fetched<26><3>>.
    Found 1-bit register for signal <last_fetched<26><2>>.
    Found 1-bit register for signal <last_fetched<26><1>>.
    Found 1-bit register for signal <last_fetched<26><0>>.
    Found 1-bit register for signal <last_fetched<27><31>>.
    Found 1-bit register for signal <last_fetched<27><30>>.
    Found 1-bit register for signal <last_fetched<27><29>>.
    Found 1-bit register for signal <last_fetched<27><28>>.
    Found 1-bit register for signal <last_fetched<27><27>>.
    Found 1-bit register for signal <last_fetched<27><26>>.
    Found 1-bit register for signal <last_fetched<27><25>>.
    Found 1-bit register for signal <last_fetched<27><24>>.
    Found 1-bit register for signal <last_fetched<27><23>>.
    Found 1-bit register for signal <last_fetched<27><22>>.
    Found 1-bit register for signal <last_fetched<27><21>>.
    Found 1-bit register for signal <last_fetched<27><20>>.
    Found 1-bit register for signal <last_fetched<27><19>>.
    Found 1-bit register for signal <last_fetched<27><18>>.
    Found 1-bit register for signal <last_fetched<27><17>>.
    Found 1-bit register for signal <last_fetched<27><16>>.
    Found 1-bit register for signal <last_fetched<27><15>>.
    Found 1-bit register for signal <last_fetched<27><14>>.
    Found 1-bit register for signal <last_fetched<27><13>>.
    Found 1-bit register for signal <last_fetched<27><12>>.
    Found 1-bit register for signal <last_fetched<27><11>>.
    Found 1-bit register for signal <last_fetched<27><10>>.
    Found 1-bit register for signal <last_fetched<27><9>>.
    Found 1-bit register for signal <last_fetched<27><8>>.
    Found 1-bit register for signal <last_fetched<27><7>>.
    Found 1-bit register for signal <last_fetched<27><6>>.
    Found 1-bit register for signal <last_fetched<27><5>>.
    Found 1-bit register for signal <last_fetched<27><4>>.
    Found 1-bit register for signal <last_fetched<27><3>>.
    Found 1-bit register for signal <last_fetched<27><2>>.
    Found 1-bit register for signal <last_fetched<27><1>>.
    Found 1-bit register for signal <last_fetched<27><0>>.
    Found 1-bit register for signal <last_fetched<28><31>>.
    Found 1-bit register for signal <last_fetched<28><30>>.
    Found 1-bit register for signal <last_fetched<28><29>>.
    Found 1-bit register for signal <last_fetched<28><28>>.
    Found 1-bit register for signal <last_fetched<28><27>>.
    Found 1-bit register for signal <last_fetched<28><26>>.
    Found 1-bit register for signal <last_fetched<28><25>>.
    Found 1-bit register for signal <last_fetched<28><24>>.
    Found 1-bit register for signal <last_fetched<28><23>>.
    Found 1-bit register for signal <last_fetched<28><22>>.
    Found 1-bit register for signal <last_fetched<28><21>>.
    Found 1-bit register for signal <last_fetched<28><20>>.
    Found 1-bit register for signal <last_fetched<28><19>>.
    Found 1-bit register for signal <last_fetched<28><18>>.
    Found 1-bit register for signal <last_fetched<28><17>>.
    Found 1-bit register for signal <last_fetched<28><16>>.
    Found 1-bit register for signal <last_fetched<28><15>>.
    Found 1-bit register for signal <last_fetched<28><14>>.
    Found 1-bit register for signal <last_fetched<28><13>>.
    Found 1-bit register for signal <last_fetched<28><12>>.
    Found 1-bit register for signal <last_fetched<28><11>>.
    Found 1-bit register for signal <last_fetched<28><10>>.
    Found 1-bit register for signal <last_fetched<28><9>>.
    Found 1-bit register for signal <last_fetched<28><8>>.
    Found 1-bit register for signal <last_fetched<28><7>>.
    Found 1-bit register for signal <last_fetched<28><6>>.
    Found 1-bit register for signal <last_fetched<28><5>>.
    Found 1-bit register for signal <last_fetched<28><4>>.
    Found 1-bit register for signal <last_fetched<28><3>>.
    Found 1-bit register for signal <last_fetched<28><2>>.
    Found 1-bit register for signal <last_fetched<28><1>>.
    Found 1-bit register for signal <last_fetched<28><0>>.
    Found 1-bit register for signal <last_fetched<29><31>>.
    Found 1-bit register for signal <last_fetched<29><30>>.
    Found 1-bit register for signal <last_fetched<29><29>>.
    Found 1-bit register for signal <last_fetched<29><28>>.
    Found 1-bit register for signal <last_fetched<29><27>>.
    Found 1-bit register for signal <last_fetched<29><26>>.
    Found 1-bit register for signal <last_fetched<29><25>>.
    Found 1-bit register for signal <last_fetched<29><24>>.
    Found 1-bit register for signal <last_fetched<29><23>>.
    Found 1-bit register for signal <last_fetched<29><22>>.
    Found 1-bit register for signal <last_fetched<29><21>>.
    Found 1-bit register for signal <last_fetched<29><20>>.
    Found 1-bit register for signal <last_fetched<29><19>>.
    Found 1-bit register for signal <last_fetched<29><18>>.
    Found 1-bit register for signal <last_fetched<29><17>>.
    Found 1-bit register for signal <last_fetched<29><16>>.
    Found 1-bit register for signal <last_fetched<29><15>>.
    Found 1-bit register for signal <last_fetched<29><14>>.
    Found 1-bit register for signal <last_fetched<29><13>>.
    Found 1-bit register for signal <last_fetched<29><12>>.
    Found 1-bit register for signal <last_fetched<29><11>>.
    Found 1-bit register for signal <last_fetched<29><10>>.
    Found 1-bit register for signal <last_fetched<29><9>>.
    Found 1-bit register for signal <last_fetched<29><8>>.
    Found 1-bit register for signal <last_fetched<29><7>>.
    Found 1-bit register for signal <last_fetched<29><6>>.
    Found 1-bit register for signal <last_fetched<29><5>>.
    Found 1-bit register for signal <last_fetched<29><4>>.
    Found 1-bit register for signal <last_fetched<29><3>>.
    Found 1-bit register for signal <last_fetched<29><2>>.
    Found 1-bit register for signal <last_fetched<29><1>>.
    Found 1-bit register for signal <last_fetched<29><0>>.
    Found 1-bit register for signal <last_fetched<30><31>>.
    Found 1-bit register for signal <last_fetched<30><30>>.
    Found 1-bit register for signal <last_fetched<30><29>>.
    Found 1-bit register for signal <last_fetched<30><28>>.
    Found 1-bit register for signal <last_fetched<30><27>>.
    Found 1-bit register for signal <last_fetched<30><26>>.
    Found 1-bit register for signal <last_fetched<30><25>>.
    Found 1-bit register for signal <last_fetched<30><24>>.
    Found 1-bit register for signal <last_fetched<30><23>>.
    Found 1-bit register for signal <last_fetched<30><22>>.
    Found 1-bit register for signal <last_fetched<30><21>>.
    Found 1-bit register for signal <last_fetched<30><20>>.
    Found 1-bit register for signal <last_fetched<30><19>>.
    Found 1-bit register for signal <last_fetched<30><18>>.
    Found 1-bit register for signal <last_fetched<30><17>>.
    Found 1-bit register for signal <last_fetched<30><16>>.
    Found 1-bit register for signal <last_fetched<30><15>>.
    Found 1-bit register for signal <last_fetched<30><14>>.
    Found 1-bit register for signal <last_fetched<30><13>>.
    Found 1-bit register for signal <last_fetched<30><12>>.
    Found 1-bit register for signal <last_fetched<30><11>>.
    Found 1-bit register for signal <last_fetched<30><10>>.
    Found 1-bit register for signal <last_fetched<30><9>>.
    Found 1-bit register for signal <last_fetched<30><8>>.
    Found 1-bit register for signal <last_fetched<30><7>>.
    Found 1-bit register for signal <last_fetched<30><6>>.
    Found 1-bit register for signal <last_fetched<30><5>>.
    Found 1-bit register for signal <last_fetched<30><4>>.
    Found 1-bit register for signal <last_fetched<30><3>>.
    Found 1-bit register for signal <last_fetched<30><2>>.
    Found 1-bit register for signal <last_fetched<30><1>>.
    Found 1-bit register for signal <last_fetched<30><0>>.
    Found 1-bit register for signal <last_fetched<31><31>>.
    Found 1-bit register for signal <last_fetched<31><30>>.
    Found 1-bit register for signal <last_fetched<31><29>>.
    Found 1-bit register for signal <last_fetched<31><28>>.
    Found 1-bit register for signal <last_fetched<31><27>>.
    Found 1-bit register for signal <last_fetched<31><26>>.
    Found 1-bit register for signal <last_fetched<31><25>>.
    Found 1-bit register for signal <last_fetched<31><24>>.
    Found 1-bit register for signal <last_fetched<31><23>>.
    Found 1-bit register for signal <last_fetched<31><22>>.
    Found 1-bit register for signal <last_fetched<31><21>>.
    Found 1-bit register for signal <last_fetched<31><20>>.
    Found 1-bit register for signal <last_fetched<31><19>>.
    Found 1-bit register for signal <last_fetched<31><18>>.
    Found 1-bit register for signal <last_fetched<31><17>>.
    Found 1-bit register for signal <last_fetched<31><16>>.
    Found 1-bit register for signal <last_fetched<31><15>>.
    Found 1-bit register for signal <last_fetched<31><14>>.
    Found 1-bit register for signal <last_fetched<31><13>>.
    Found 1-bit register for signal <last_fetched<31><12>>.
    Found 1-bit register for signal <last_fetched<31><11>>.
    Found 1-bit register for signal <last_fetched<31><10>>.
    Found 1-bit register for signal <last_fetched<31><9>>.
    Found 1-bit register for signal <last_fetched<31><8>>.
    Found 1-bit register for signal <last_fetched<31><7>>.
    Found 1-bit register for signal <last_fetched<31><6>>.
    Found 1-bit register for signal <last_fetched<31><5>>.
    Found 1-bit register for signal <last_fetched<31><4>>.
    Found 1-bit register for signal <last_fetched<31><3>>.
    Found 1-bit register for signal <last_fetched<31><2>>.
    Found 1-bit register for signal <last_fetched<31><1>>.
    Found 1-bit register for signal <last_fetched<31><0>>.
    Found 1-bit register for signal <last_fetched<32><31>>.
    Found 1-bit register for signal <last_fetched<32><30>>.
    Found 1-bit register for signal <last_fetched<32><29>>.
    Found 1-bit register for signal <last_fetched<32><28>>.
    Found 1-bit register for signal <last_fetched<32><27>>.
    Found 1-bit register for signal <last_fetched<32><26>>.
    Found 1-bit register for signal <last_fetched<32><25>>.
    Found 1-bit register for signal <last_fetched<32><24>>.
    Found 1-bit register for signal <last_fetched<32><23>>.
    Found 1-bit register for signal <last_fetched<32><22>>.
    Found 1-bit register for signal <last_fetched<32><21>>.
    Found 1-bit register for signal <last_fetched<32><20>>.
    Found 1-bit register for signal <last_fetched<32><19>>.
    Found 1-bit register for signal <last_fetched<32><18>>.
    Found 1-bit register for signal <last_fetched<32><17>>.
    Found 1-bit register for signal <last_fetched<32><16>>.
    Found 1-bit register for signal <last_fetched<32><15>>.
    Found 1-bit register for signal <last_fetched<32><14>>.
    Found 1-bit register for signal <last_fetched<32><13>>.
    Found 1-bit register for signal <last_fetched<32><12>>.
    Found 1-bit register for signal <last_fetched<32><11>>.
    Found 1-bit register for signal <last_fetched<32><10>>.
    Found 1-bit register for signal <last_fetched<32><9>>.
    Found 1-bit register for signal <last_fetched<32><8>>.
    Found 1-bit register for signal <last_fetched<32><7>>.
    Found 1-bit register for signal <last_fetched<32><6>>.
    Found 1-bit register for signal <last_fetched<32><5>>.
    Found 1-bit register for signal <last_fetched<32><4>>.
    Found 1-bit register for signal <last_fetched<32><3>>.
    Found 1-bit register for signal <last_fetched<32><2>>.
    Found 1-bit register for signal <last_fetched<32><1>>.
    Found 1-bit register for signal <last_fetched<32><0>>.
    Found 1-bit register for signal <last_fetched<33><31>>.
    Found 1-bit register for signal <last_fetched<33><30>>.
    Found 1-bit register for signal <last_fetched<33><29>>.
    Found 1-bit register for signal <last_fetched<33><28>>.
    Found 1-bit register for signal <last_fetched<33><27>>.
    Found 1-bit register for signal <last_fetched<33><26>>.
    Found 1-bit register for signal <last_fetched<33><25>>.
    Found 1-bit register for signal <last_fetched<33><24>>.
    Found 1-bit register for signal <last_fetched<33><23>>.
    Found 1-bit register for signal <last_fetched<33><22>>.
    Found 1-bit register for signal <last_fetched<33><21>>.
    Found 1-bit register for signal <last_fetched<33><20>>.
    Found 1-bit register for signal <last_fetched<33><19>>.
    Found 1-bit register for signal <last_fetched<33><18>>.
    Found 1-bit register for signal <last_fetched<33><17>>.
    Found 1-bit register for signal <last_fetched<33><16>>.
    Found 1-bit register for signal <last_fetched<33><15>>.
    Found 1-bit register for signal <last_fetched<33><14>>.
    Found 1-bit register for signal <last_fetched<33><13>>.
    Found 1-bit register for signal <last_fetched<33><12>>.
    Found 1-bit register for signal <last_fetched<33><11>>.
    Found 1-bit register for signal <last_fetched<33><10>>.
    Found 1-bit register for signal <last_fetched<33><9>>.
    Found 1-bit register for signal <last_fetched<33><8>>.
    Found 1-bit register for signal <last_fetched<33><7>>.
    Found 1-bit register for signal <last_fetched<33><6>>.
    Found 1-bit register for signal <last_fetched<33><5>>.
    Found 1-bit register for signal <last_fetched<33><4>>.
    Found 1-bit register for signal <last_fetched<33><3>>.
    Found 1-bit register for signal <last_fetched<33><2>>.
    Found 1-bit register for signal <last_fetched<33><1>>.
    Found 1-bit register for signal <last_fetched<33><0>>.
    Found 1-bit register for signal <last_fetched<34><31>>.
    Found 1-bit register for signal <last_fetched<34><30>>.
    Found 1-bit register for signal <last_fetched<34><29>>.
    Found 1-bit register for signal <last_fetched<34><28>>.
    Found 1-bit register for signal <last_fetched<34><27>>.
    Found 1-bit register for signal <last_fetched<34><26>>.
    Found 1-bit register for signal <last_fetched<34><25>>.
    Found 1-bit register for signal <last_fetched<34><24>>.
    Found 1-bit register for signal <last_fetched<34><23>>.
    Found 1-bit register for signal <last_fetched<34><22>>.
    Found 1-bit register for signal <last_fetched<34><21>>.
    Found 1-bit register for signal <last_fetched<34><20>>.
    Found 1-bit register for signal <last_fetched<34><19>>.
    Found 1-bit register for signal <last_fetched<34><18>>.
    Found 1-bit register for signal <last_fetched<34><17>>.
    Found 1-bit register for signal <last_fetched<34><16>>.
    Found 1-bit register for signal <last_fetched<34><15>>.
    Found 1-bit register for signal <last_fetched<34><14>>.
    Found 1-bit register for signal <last_fetched<34><13>>.
    Found 1-bit register for signal <last_fetched<34><12>>.
    Found 1-bit register for signal <last_fetched<34><11>>.
    Found 1-bit register for signal <last_fetched<34><10>>.
    Found 1-bit register for signal <last_fetched<34><9>>.
    Found 1-bit register for signal <last_fetched<34><8>>.
    Found 1-bit register for signal <last_fetched<34><7>>.
    Found 1-bit register for signal <last_fetched<34><6>>.
    Found 1-bit register for signal <last_fetched<34><5>>.
    Found 1-bit register for signal <last_fetched<34><4>>.
    Found 1-bit register for signal <last_fetched<34><3>>.
    Found 1-bit register for signal <last_fetched<34><2>>.
    Found 1-bit register for signal <last_fetched<34><1>>.
    Found 1-bit register for signal <last_fetched<34><0>>.
    Found 1-bit register for signal <last_fetched<35><31>>.
    Found 1-bit register for signal <last_fetched<35><30>>.
    Found 1-bit register for signal <last_fetched<35><29>>.
    Found 1-bit register for signal <last_fetched<35><28>>.
    Found 1-bit register for signal <last_fetched<35><27>>.
    Found 1-bit register for signal <last_fetched<35><26>>.
    Found 1-bit register for signal <last_fetched<35><25>>.
    Found 1-bit register for signal <last_fetched<35><24>>.
    Found 1-bit register for signal <last_fetched<35><23>>.
    Found 1-bit register for signal <last_fetched<35><22>>.
    Found 1-bit register for signal <last_fetched<35><21>>.
    Found 1-bit register for signal <last_fetched<35><20>>.
    Found 1-bit register for signal <last_fetched<35><19>>.
    Found 1-bit register for signal <last_fetched<35><18>>.
    Found 1-bit register for signal <last_fetched<35><17>>.
    Found 1-bit register for signal <last_fetched<35><16>>.
    Found 1-bit register for signal <last_fetched<35><15>>.
    Found 1-bit register for signal <last_fetched<35><14>>.
    Found 1-bit register for signal <last_fetched<35><13>>.
    Found 1-bit register for signal <last_fetched<35><12>>.
    Found 1-bit register for signal <last_fetched<35><11>>.
    Found 1-bit register for signal <last_fetched<35><10>>.
    Found 1-bit register for signal <last_fetched<35><9>>.
    Found 1-bit register for signal <last_fetched<35><8>>.
    Found 1-bit register for signal <last_fetched<35><7>>.
    Found 1-bit register for signal <last_fetched<35><6>>.
    Found 1-bit register for signal <last_fetched<35><5>>.
    Found 1-bit register for signal <last_fetched<35><4>>.
    Found 1-bit register for signal <last_fetched<35><3>>.
    Found 1-bit register for signal <last_fetched<35><2>>.
    Found 1-bit register for signal <last_fetched<35><1>>.
    Found 1-bit register for signal <last_fetched<35><0>>.
    Found 1-bit register for signal <last_fetched<36><31>>.
    Found 1-bit register for signal <last_fetched<36><30>>.
    Found 1-bit register for signal <last_fetched<36><29>>.
    Found 1-bit register for signal <last_fetched<36><28>>.
    Found 1-bit register for signal <last_fetched<36><27>>.
    Found 1-bit register for signal <last_fetched<36><26>>.
    Found 1-bit register for signal <last_fetched<36><25>>.
    Found 1-bit register for signal <last_fetched<36><24>>.
    Found 1-bit register for signal <last_fetched<36><23>>.
    Found 1-bit register for signal <last_fetched<36><22>>.
    Found 1-bit register for signal <last_fetched<36><21>>.
    Found 1-bit register for signal <last_fetched<36><20>>.
    Found 1-bit register for signal <last_fetched<36><19>>.
    Found 1-bit register for signal <last_fetched<36><18>>.
    Found 1-bit register for signal <last_fetched<36><17>>.
    Found 1-bit register for signal <last_fetched<36><16>>.
    Found 1-bit register for signal <last_fetched<36><15>>.
    Found 1-bit register for signal <last_fetched<36><14>>.
    Found 1-bit register for signal <last_fetched<36><13>>.
    Found 1-bit register for signal <last_fetched<36><12>>.
    Found 1-bit register for signal <last_fetched<36><11>>.
    Found 1-bit register for signal <last_fetched<36><10>>.
    Found 1-bit register for signal <last_fetched<36><9>>.
    Found 1-bit register for signal <last_fetched<36><8>>.
    Found 1-bit register for signal <last_fetched<36><7>>.
    Found 1-bit register for signal <last_fetched<36><6>>.
    Found 1-bit register for signal <last_fetched<36><5>>.
    Found 1-bit register for signal <last_fetched<36><4>>.
    Found 1-bit register for signal <last_fetched<36><3>>.
    Found 1-bit register for signal <last_fetched<36><2>>.
    Found 1-bit register for signal <last_fetched<36><1>>.
    Found 1-bit register for signal <last_fetched<36><0>>.
    Found 1-bit register for signal <last_fetched<37><31>>.
    Found 1-bit register for signal <last_fetched<37><30>>.
    Found 1-bit register for signal <last_fetched<37><29>>.
    Found 1-bit register for signal <last_fetched<37><28>>.
    Found 1-bit register for signal <last_fetched<37><27>>.
    Found 1-bit register for signal <last_fetched<37><26>>.
    Found 1-bit register for signal <last_fetched<37><25>>.
    Found 1-bit register for signal <last_fetched<37><24>>.
    Found 1-bit register for signal <last_fetched<37><23>>.
    Found 1-bit register for signal <last_fetched<37><22>>.
    Found 1-bit register for signal <last_fetched<37><21>>.
    Found 1-bit register for signal <last_fetched<37><20>>.
    Found 1-bit register for signal <last_fetched<37><19>>.
    Found 1-bit register for signal <last_fetched<37><18>>.
    Found 1-bit register for signal <last_fetched<37><17>>.
    Found 1-bit register for signal <last_fetched<37><16>>.
    Found 1-bit register for signal <last_fetched<37><15>>.
    Found 1-bit register for signal <last_fetched<37><14>>.
    Found 1-bit register for signal <last_fetched<37><13>>.
    Found 1-bit register for signal <last_fetched<37><12>>.
    Found 1-bit register for signal <last_fetched<37><11>>.
    Found 1-bit register for signal <last_fetched<37><10>>.
    Found 1-bit register for signal <last_fetched<37><9>>.
    Found 1-bit register for signal <last_fetched<37><8>>.
    Found 1-bit register for signal <last_fetched<37><7>>.
    Found 1-bit register for signal <last_fetched<37><6>>.
    Found 1-bit register for signal <last_fetched<37><5>>.
    Found 1-bit register for signal <last_fetched<37><4>>.
    Found 1-bit register for signal <last_fetched<37><3>>.
    Found 1-bit register for signal <last_fetched<37><2>>.
    Found 1-bit register for signal <last_fetched<37><1>>.
    Found 1-bit register for signal <last_fetched<37><0>>.
    Found 1-bit register for signal <last_fetched<38><31>>.
    Found 1-bit register for signal <last_fetched<38><30>>.
    Found 1-bit register for signal <last_fetched<38><29>>.
    Found 1-bit register for signal <last_fetched<38><28>>.
    Found 1-bit register for signal <last_fetched<38><27>>.
    Found 1-bit register for signal <last_fetched<38><26>>.
    Found 1-bit register for signal <last_fetched<38><25>>.
    Found 1-bit register for signal <last_fetched<38><24>>.
    Found 1-bit register for signal <last_fetched<38><23>>.
    Found 1-bit register for signal <last_fetched<38><22>>.
    Found 1-bit register for signal <last_fetched<38><21>>.
    Found 1-bit register for signal <last_fetched<38><20>>.
    Found 1-bit register for signal <last_fetched<38><19>>.
    Found 1-bit register for signal <last_fetched<38><18>>.
    Found 1-bit register for signal <last_fetched<38><17>>.
    Found 1-bit register for signal <last_fetched<38><16>>.
    Found 1-bit register for signal <last_fetched<38><15>>.
    Found 1-bit register for signal <last_fetched<38><14>>.
    Found 1-bit register for signal <last_fetched<38><13>>.
    Found 1-bit register for signal <last_fetched<38><12>>.
    Found 1-bit register for signal <last_fetched<38><11>>.
    Found 1-bit register for signal <last_fetched<38><10>>.
    Found 1-bit register for signal <last_fetched<38><9>>.
    Found 1-bit register for signal <last_fetched<38><8>>.
    Found 1-bit register for signal <last_fetched<38><7>>.
    Found 1-bit register for signal <last_fetched<38><6>>.
    Found 1-bit register for signal <last_fetched<38><5>>.
    Found 1-bit register for signal <last_fetched<38><4>>.
    Found 1-bit register for signal <last_fetched<38><3>>.
    Found 1-bit register for signal <last_fetched<38><2>>.
    Found 1-bit register for signal <last_fetched<38><1>>.
    Found 1-bit register for signal <last_fetched<38><0>>.
    Found 1-bit register for signal <last_fetched<39><31>>.
    Found 1-bit register for signal <last_fetched<39><30>>.
    Found 1-bit register for signal <last_fetched<39><29>>.
    Found 1-bit register for signal <last_fetched<39><28>>.
    Found 1-bit register for signal <last_fetched<39><27>>.
    Found 1-bit register for signal <last_fetched<39><26>>.
    Found 1-bit register for signal <last_fetched<39><25>>.
    Found 1-bit register for signal <last_fetched<39><24>>.
    Found 1-bit register for signal <last_fetched<39><23>>.
    Found 1-bit register for signal <last_fetched<39><22>>.
    Found 1-bit register for signal <last_fetched<39><21>>.
    Found 1-bit register for signal <last_fetched<39><20>>.
    Found 1-bit register for signal <last_fetched<39><19>>.
    Found 1-bit register for signal <last_fetched<39><18>>.
    Found 1-bit register for signal <last_fetched<39><17>>.
    Found 1-bit register for signal <last_fetched<39><16>>.
    Found 1-bit register for signal <last_fetched<39><15>>.
    Found 1-bit register for signal <last_fetched<39><14>>.
    Found 1-bit register for signal <last_fetched<39><13>>.
    Found 1-bit register for signal <last_fetched<39><12>>.
    Found 1-bit register for signal <last_fetched<39><11>>.
    Found 1-bit register for signal <last_fetched<39><10>>.
    Found 1-bit register for signal <last_fetched<39><9>>.
    Found 1-bit register for signal <last_fetched<39><8>>.
    Found 1-bit register for signal <last_fetched<39><7>>.
    Found 1-bit register for signal <last_fetched<39><6>>.
    Found 1-bit register for signal <last_fetched<39><5>>.
    Found 1-bit register for signal <last_fetched<39><4>>.
    Found 1-bit register for signal <last_fetched<39><3>>.
    Found 1-bit register for signal <last_fetched<39><2>>.
    Found 1-bit register for signal <last_fetched<39><1>>.
    Found 1-bit register for signal <last_fetched<39><0>>.
    Found 1-bit register for signal <last_fetched<40><31>>.
    Found 1-bit register for signal <last_fetched<40><30>>.
    Found 1-bit register for signal <last_fetched<40><29>>.
    Found 1-bit register for signal <last_fetched<40><28>>.
    Found 1-bit register for signal <last_fetched<40><27>>.
    Found 1-bit register for signal <last_fetched<40><26>>.
    Found 1-bit register for signal <last_fetched<40><25>>.
    Found 1-bit register for signal <last_fetched<40><24>>.
    Found 1-bit register for signal <last_fetched<40><23>>.
    Found 1-bit register for signal <last_fetched<40><22>>.
    Found 1-bit register for signal <last_fetched<40><21>>.
    Found 1-bit register for signal <last_fetched<40><20>>.
    Found 1-bit register for signal <last_fetched<40><19>>.
    Found 1-bit register for signal <last_fetched<40><18>>.
    Found 1-bit register for signal <last_fetched<40><17>>.
    Found 1-bit register for signal <last_fetched<40><16>>.
    Found 1-bit register for signal <last_fetched<40><15>>.
    Found 1-bit register for signal <last_fetched<40><14>>.
    Found 1-bit register for signal <last_fetched<40><13>>.
    Found 1-bit register for signal <last_fetched<40><12>>.
    Found 1-bit register for signal <last_fetched<40><11>>.
    Found 1-bit register for signal <last_fetched<40><10>>.
    Found 1-bit register for signal <last_fetched<40><9>>.
    Found 1-bit register for signal <last_fetched<40><8>>.
    Found 1-bit register for signal <last_fetched<40><7>>.
    Found 1-bit register for signal <last_fetched<40><6>>.
    Found 1-bit register for signal <last_fetched<40><5>>.
    Found 1-bit register for signal <last_fetched<40><4>>.
    Found 1-bit register for signal <last_fetched<40><3>>.
    Found 1-bit register for signal <last_fetched<40><2>>.
    Found 1-bit register for signal <last_fetched<40><1>>.
    Found 1-bit register for signal <last_fetched<40><0>>.
    Found 1-bit register for signal <last_fetched<41><31>>.
    Found 1-bit register for signal <last_fetched<41><30>>.
    Found 1-bit register for signal <last_fetched<41><29>>.
    Found 1-bit register for signal <last_fetched<41><28>>.
    Found 1-bit register for signal <last_fetched<41><27>>.
    Found 1-bit register for signal <last_fetched<41><26>>.
    Found 1-bit register for signal <last_fetched<41><25>>.
    Found 1-bit register for signal <last_fetched<41><24>>.
    Found 1-bit register for signal <last_fetched<41><23>>.
    Found 1-bit register for signal <last_fetched<41><22>>.
    Found 1-bit register for signal <last_fetched<41><21>>.
    Found 1-bit register for signal <last_fetched<41><20>>.
    Found 1-bit register for signal <last_fetched<41><19>>.
    Found 1-bit register for signal <last_fetched<41><18>>.
    Found 1-bit register for signal <last_fetched<41><17>>.
    Found 1-bit register for signal <last_fetched<41><16>>.
    Found 1-bit register for signal <last_fetched<41><15>>.
    Found 1-bit register for signal <last_fetched<41><14>>.
    Found 1-bit register for signal <last_fetched<41><13>>.
    Found 1-bit register for signal <last_fetched<41><12>>.
    Found 1-bit register for signal <last_fetched<41><11>>.
    Found 1-bit register for signal <last_fetched<41><10>>.
    Found 1-bit register for signal <last_fetched<41><9>>.
    Found 1-bit register for signal <last_fetched<41><8>>.
    Found 1-bit register for signal <last_fetched<41><7>>.
    Found 1-bit register for signal <last_fetched<41><6>>.
    Found 1-bit register for signal <last_fetched<41><5>>.
    Found 1-bit register for signal <last_fetched<41><4>>.
    Found 1-bit register for signal <last_fetched<41><3>>.
    Found 1-bit register for signal <last_fetched<41><2>>.
    Found 1-bit register for signal <last_fetched<41><1>>.
    Found 1-bit register for signal <last_fetched<41><0>>.
    Found 1-bit register for signal <last_fetched<42><31>>.
    Found 1-bit register for signal <last_fetched<42><30>>.
    Found 1-bit register for signal <last_fetched<42><29>>.
    Found 1-bit register for signal <last_fetched<42><28>>.
    Found 1-bit register for signal <last_fetched<42><27>>.
    Found 1-bit register for signal <last_fetched<42><26>>.
    Found 1-bit register for signal <last_fetched<42><25>>.
    Found 1-bit register for signal <last_fetched<42><24>>.
    Found 1-bit register for signal <last_fetched<42><23>>.
    Found 1-bit register for signal <last_fetched<42><22>>.
    Found 1-bit register for signal <last_fetched<42><21>>.
    Found 1-bit register for signal <last_fetched<42><20>>.
    Found 1-bit register for signal <last_fetched<42><19>>.
    Found 1-bit register for signal <last_fetched<42><18>>.
    Found 1-bit register for signal <last_fetched<42><17>>.
    Found 1-bit register for signal <last_fetched<42><16>>.
    Found 1-bit register for signal <last_fetched<42><15>>.
    Found 1-bit register for signal <last_fetched<42><14>>.
    Found 1-bit register for signal <last_fetched<42><13>>.
    Found 1-bit register for signal <last_fetched<42><12>>.
    Found 1-bit register for signal <last_fetched<42><11>>.
    Found 1-bit register for signal <last_fetched<42><10>>.
    Found 1-bit register for signal <last_fetched<42><9>>.
    Found 1-bit register for signal <last_fetched<42><8>>.
    Found 1-bit register for signal <last_fetched<42><7>>.
    Found 1-bit register for signal <last_fetched<42><6>>.
    Found 1-bit register for signal <last_fetched<42><5>>.
    Found 1-bit register for signal <last_fetched<42><4>>.
    Found 1-bit register for signal <last_fetched<42><3>>.
    Found 1-bit register for signal <last_fetched<42><2>>.
    Found 1-bit register for signal <last_fetched<42><1>>.
    Found 1-bit register for signal <last_fetched<42><0>>.
    Found 1-bit register for signal <last_fetched<43><31>>.
    Found 1-bit register for signal <last_fetched<43><30>>.
    Found 1-bit register for signal <last_fetched<43><29>>.
    Found 1-bit register for signal <last_fetched<43><28>>.
    Found 1-bit register for signal <last_fetched<43><27>>.
    Found 1-bit register for signal <last_fetched<43><26>>.
    Found 1-bit register for signal <last_fetched<43><25>>.
    Found 1-bit register for signal <last_fetched<43><24>>.
    Found 1-bit register for signal <last_fetched<43><23>>.
    Found 1-bit register for signal <last_fetched<43><22>>.
    Found 1-bit register for signal <last_fetched<43><21>>.
    Found 1-bit register for signal <last_fetched<43><20>>.
    Found 1-bit register for signal <last_fetched<43><19>>.
    Found 1-bit register for signal <last_fetched<43><18>>.
    Found 1-bit register for signal <last_fetched<43><17>>.
    Found 1-bit register for signal <last_fetched<43><16>>.
    Found 1-bit register for signal <last_fetched<43><15>>.
    Found 1-bit register for signal <last_fetched<43><14>>.
    Found 1-bit register for signal <last_fetched<43><13>>.
    Found 1-bit register for signal <last_fetched<43><12>>.
    Found 1-bit register for signal <last_fetched<43><11>>.
    Found 1-bit register for signal <last_fetched<43><10>>.
    Found 1-bit register for signal <last_fetched<43><9>>.
    Found 1-bit register for signal <last_fetched<43><8>>.
    Found 1-bit register for signal <last_fetched<43><7>>.
    Found 1-bit register for signal <last_fetched<43><6>>.
    Found 1-bit register for signal <last_fetched<43><5>>.
    Found 1-bit register for signal <last_fetched<43><4>>.
    Found 1-bit register for signal <last_fetched<43><3>>.
    Found 1-bit register for signal <last_fetched<43><2>>.
    Found 1-bit register for signal <last_fetched<43><1>>.
    Found 1-bit register for signal <last_fetched<43><0>>.
    Found 1-bit register for signal <last_fetched<44><31>>.
    Found 1-bit register for signal <last_fetched<44><30>>.
    Found 1-bit register for signal <last_fetched<44><29>>.
    Found 1-bit register for signal <last_fetched<44><28>>.
    Found 1-bit register for signal <last_fetched<44><27>>.
    Found 1-bit register for signal <last_fetched<44><26>>.
    Found 1-bit register for signal <last_fetched<44><25>>.
    Found 1-bit register for signal <last_fetched<44><24>>.
    Found 1-bit register for signal <last_fetched<44><23>>.
    Found 1-bit register for signal <last_fetched<44><22>>.
    Found 1-bit register for signal <last_fetched<44><21>>.
    Found 1-bit register for signal <last_fetched<44><20>>.
    Found 1-bit register for signal <last_fetched<44><19>>.
    Found 1-bit register for signal <last_fetched<44><18>>.
    Found 1-bit register for signal <last_fetched<44><17>>.
    Found 1-bit register for signal <last_fetched<44><16>>.
    Found 1-bit register for signal <last_fetched<44><15>>.
    Found 1-bit register for signal <last_fetched<44><14>>.
    Found 1-bit register for signal <last_fetched<44><13>>.
    Found 1-bit register for signal <last_fetched<44><12>>.
    Found 1-bit register for signal <last_fetched<44><11>>.
    Found 1-bit register for signal <last_fetched<44><10>>.
    Found 1-bit register for signal <last_fetched<44><9>>.
    Found 1-bit register for signal <last_fetched<44><8>>.
    Found 1-bit register for signal <last_fetched<44><7>>.
    Found 1-bit register for signal <last_fetched<44><6>>.
    Found 1-bit register for signal <last_fetched<44><5>>.
    Found 1-bit register for signal <last_fetched<44><4>>.
    Found 1-bit register for signal <last_fetched<44><3>>.
    Found 1-bit register for signal <last_fetched<44><2>>.
    Found 1-bit register for signal <last_fetched<44><1>>.
    Found 1-bit register for signal <last_fetched<44><0>>.
    Found 1-bit register for signal <last_fetched<45><31>>.
    Found 1-bit register for signal <last_fetched<45><30>>.
    Found 1-bit register for signal <last_fetched<45><29>>.
    Found 1-bit register for signal <last_fetched<45><28>>.
    Found 1-bit register for signal <last_fetched<45><27>>.
    Found 1-bit register for signal <last_fetched<45><26>>.
    Found 1-bit register for signal <last_fetched<45><25>>.
    Found 1-bit register for signal <last_fetched<45><24>>.
    Found 1-bit register for signal <last_fetched<45><23>>.
    Found 1-bit register for signal <last_fetched<45><22>>.
    Found 1-bit register for signal <last_fetched<45><21>>.
    Found 1-bit register for signal <last_fetched<45><20>>.
    Found 1-bit register for signal <last_fetched<45><19>>.
    Found 1-bit register for signal <last_fetched<45><18>>.
    Found 1-bit register for signal <last_fetched<45><17>>.
    Found 1-bit register for signal <last_fetched<45><16>>.
    Found 1-bit register for signal <last_fetched<45><15>>.
    Found 1-bit register for signal <last_fetched<45><14>>.
    Found 1-bit register for signal <last_fetched<45><13>>.
    Found 1-bit register for signal <last_fetched<45><12>>.
    Found 1-bit register for signal <last_fetched<45><11>>.
    Found 1-bit register for signal <last_fetched<45><10>>.
    Found 1-bit register for signal <last_fetched<45><9>>.
    Found 1-bit register for signal <last_fetched<45><8>>.
    Found 1-bit register for signal <last_fetched<45><7>>.
    Found 1-bit register for signal <last_fetched<45><6>>.
    Found 1-bit register for signal <last_fetched<45><5>>.
    Found 1-bit register for signal <last_fetched<45><4>>.
    Found 1-bit register for signal <last_fetched<45><3>>.
    Found 1-bit register for signal <last_fetched<45><2>>.
    Found 1-bit register for signal <last_fetched<45><1>>.
    Found 1-bit register for signal <last_fetched<45><0>>.
    Found 1-bit register for signal <last_fetched<46><31>>.
    Found 1-bit register for signal <last_fetched<46><30>>.
    Found 1-bit register for signal <last_fetched<46><29>>.
    Found 1-bit register for signal <last_fetched<46><28>>.
    Found 1-bit register for signal <last_fetched<46><27>>.
    Found 1-bit register for signal <last_fetched<46><26>>.
    Found 1-bit register for signal <last_fetched<46><25>>.
    Found 1-bit register for signal <last_fetched<46><24>>.
    Found 1-bit register for signal <last_fetched<46><23>>.
    Found 1-bit register for signal <last_fetched<46><22>>.
    Found 1-bit register for signal <last_fetched<46><21>>.
    Found 1-bit register for signal <last_fetched<46><20>>.
    Found 1-bit register for signal <last_fetched<46><19>>.
    Found 1-bit register for signal <last_fetched<46><18>>.
    Found 1-bit register for signal <last_fetched<46><17>>.
    Found 1-bit register for signal <last_fetched<46><16>>.
    Found 1-bit register for signal <last_fetched<46><15>>.
    Found 1-bit register for signal <last_fetched<46><14>>.
    Found 1-bit register for signal <last_fetched<46><13>>.
    Found 1-bit register for signal <last_fetched<46><12>>.
    Found 1-bit register for signal <last_fetched<46><11>>.
    Found 1-bit register for signal <last_fetched<46><10>>.
    Found 1-bit register for signal <last_fetched<46><9>>.
    Found 1-bit register for signal <last_fetched<46><8>>.
    Found 1-bit register for signal <last_fetched<46><7>>.
    Found 1-bit register for signal <last_fetched<46><6>>.
    Found 1-bit register for signal <last_fetched<46><5>>.
    Found 1-bit register for signal <last_fetched<46><4>>.
    Found 1-bit register for signal <last_fetched<46><3>>.
    Found 1-bit register for signal <last_fetched<46><2>>.
    Found 1-bit register for signal <last_fetched<46><1>>.
    Found 1-bit register for signal <last_fetched<46><0>>.
    Found 1-bit register for signal <last_fetched<47><31>>.
    Found 1-bit register for signal <last_fetched<47><30>>.
    Found 1-bit register for signal <last_fetched<47><29>>.
    Found 1-bit register for signal <last_fetched<47><28>>.
    Found 1-bit register for signal <last_fetched<47><27>>.
    Found 1-bit register for signal <last_fetched<47><26>>.
    Found 1-bit register for signal <last_fetched<47><25>>.
    Found 1-bit register for signal <last_fetched<47><24>>.
    Found 1-bit register for signal <last_fetched<47><23>>.
    Found 1-bit register for signal <last_fetched<47><22>>.
    Found 1-bit register for signal <last_fetched<47><21>>.
    Found 1-bit register for signal <last_fetched<47><20>>.
    Found 1-bit register for signal <last_fetched<47><19>>.
    Found 1-bit register for signal <last_fetched<47><18>>.
    Found 1-bit register for signal <last_fetched<47><17>>.
    Found 1-bit register for signal <last_fetched<47><16>>.
    Found 1-bit register for signal <last_fetched<47><15>>.
    Found 1-bit register for signal <last_fetched<47><14>>.
    Found 1-bit register for signal <last_fetched<47><13>>.
    Found 1-bit register for signal <last_fetched<47><12>>.
    Found 1-bit register for signal <last_fetched<47><11>>.
    Found 1-bit register for signal <last_fetched<47><10>>.
    Found 1-bit register for signal <last_fetched<47><9>>.
    Found 1-bit register for signal <last_fetched<47><8>>.
    Found 1-bit register for signal <last_fetched<47><7>>.
    Found 1-bit register for signal <last_fetched<47><6>>.
    Found 1-bit register for signal <last_fetched<47><5>>.
    Found 1-bit register for signal <last_fetched<47><4>>.
    Found 1-bit register for signal <last_fetched<47><3>>.
    Found 1-bit register for signal <last_fetched<47><2>>.
    Found 1-bit register for signal <last_fetched<47><1>>.
    Found 1-bit register for signal <last_fetched<47><0>>.
    Found 1-bit register for signal <last_fetched<48><31>>.
    Found 1-bit register for signal <last_fetched<48><30>>.
    Found 1-bit register for signal <last_fetched<48><29>>.
    Found 1-bit register for signal <last_fetched<48><28>>.
    Found 1-bit register for signal <last_fetched<48><27>>.
    Found 1-bit register for signal <last_fetched<48><26>>.
    Found 1-bit register for signal <last_fetched<48><25>>.
    Found 1-bit register for signal <last_fetched<48><24>>.
    Found 1-bit register for signal <last_fetched<48><23>>.
    Found 1-bit register for signal <last_fetched<48><22>>.
    Found 1-bit register for signal <last_fetched<48><21>>.
    Found 1-bit register for signal <last_fetched<48><20>>.
    Found 1-bit register for signal <last_fetched<48><19>>.
    Found 1-bit register for signal <last_fetched<48><18>>.
    Found 1-bit register for signal <last_fetched<48><17>>.
    Found 1-bit register for signal <last_fetched<48><16>>.
    Found 1-bit register for signal <last_fetched<48><15>>.
    Found 1-bit register for signal <last_fetched<48><14>>.
    Found 1-bit register for signal <last_fetched<48><13>>.
    Found 1-bit register for signal <last_fetched<48><12>>.
    Found 1-bit register for signal <last_fetched<48><11>>.
    Found 1-bit register for signal <last_fetched<48><10>>.
    Found 1-bit register for signal <last_fetched<48><9>>.
    Found 1-bit register for signal <last_fetched<48><8>>.
    Found 1-bit register for signal <last_fetched<48><7>>.
    Found 1-bit register for signal <last_fetched<48><6>>.
    Found 1-bit register for signal <last_fetched<48><5>>.
    Found 1-bit register for signal <last_fetched<48><4>>.
    Found 1-bit register for signal <last_fetched<48><3>>.
    Found 1-bit register for signal <last_fetched<48><2>>.
    Found 1-bit register for signal <last_fetched<48><1>>.
    Found 1-bit register for signal <last_fetched<48><0>>.
    Found 1-bit register for signal <last_fetched<49><31>>.
    Found 1-bit register for signal <last_fetched<49><30>>.
    Found 1-bit register for signal <last_fetched<49><29>>.
    Found 1-bit register for signal <last_fetched<49><28>>.
    Found 1-bit register for signal <last_fetched<49><27>>.
    Found 1-bit register for signal <last_fetched<49><26>>.
    Found 1-bit register for signal <last_fetched<49><25>>.
    Found 1-bit register for signal <last_fetched<49><24>>.
    Found 1-bit register for signal <last_fetched<49><23>>.
    Found 1-bit register for signal <last_fetched<49><22>>.
    Found 1-bit register for signal <last_fetched<49><21>>.
    Found 1-bit register for signal <last_fetched<49><20>>.
    Found 1-bit register for signal <last_fetched<49><19>>.
    Found 1-bit register for signal <last_fetched<49><18>>.
    Found 1-bit register for signal <last_fetched<49><17>>.
    Found 1-bit register for signal <last_fetched<49><16>>.
    Found 1-bit register for signal <last_fetched<49><15>>.
    Found 1-bit register for signal <last_fetched<49><14>>.
    Found 1-bit register for signal <last_fetched<49><13>>.
    Found 1-bit register for signal <last_fetched<49><12>>.
    Found 1-bit register for signal <last_fetched<49><11>>.
    Found 1-bit register for signal <last_fetched<49><10>>.
    Found 1-bit register for signal <last_fetched<49><9>>.
    Found 1-bit register for signal <last_fetched<49><8>>.
    Found 1-bit register for signal <last_fetched<49><7>>.
    Found 1-bit register for signal <last_fetched<49><6>>.
    Found 1-bit register for signal <last_fetched<49><5>>.
    Found 1-bit register for signal <last_fetched<49><4>>.
    Found 1-bit register for signal <last_fetched<49><3>>.
    Found 1-bit register for signal <last_fetched<49><2>>.
    Found 1-bit register for signal <last_fetched<49><1>>.
    Found 1-bit register for signal <last_fetched<49><0>>.
    Found 1-bit register for signal <last_fetched<50><31>>.
    Found 1-bit register for signal <last_fetched<50><30>>.
    Found 1-bit register for signal <last_fetched<50><29>>.
    Found 1-bit register for signal <last_fetched<50><28>>.
    Found 1-bit register for signal <last_fetched<50><27>>.
    Found 1-bit register for signal <last_fetched<50><26>>.
    Found 1-bit register for signal <last_fetched<50><25>>.
    Found 1-bit register for signal <last_fetched<50><24>>.
    Found 1-bit register for signal <last_fetched<50><23>>.
    Found 1-bit register for signal <last_fetched<50><22>>.
    Found 1-bit register for signal <last_fetched<50><21>>.
    Found 1-bit register for signal <last_fetched<50><20>>.
    Found 1-bit register for signal <last_fetched<50><19>>.
    Found 1-bit register for signal <last_fetched<50><18>>.
    Found 1-bit register for signal <last_fetched<50><17>>.
    Found 1-bit register for signal <last_fetched<50><16>>.
    Found 1-bit register for signal <last_fetched<50><15>>.
    Found 1-bit register for signal <last_fetched<50><14>>.
    Found 1-bit register for signal <last_fetched<50><13>>.
    Found 1-bit register for signal <last_fetched<50><12>>.
    Found 1-bit register for signal <last_fetched<50><11>>.
    Found 1-bit register for signal <last_fetched<50><10>>.
    Found 1-bit register for signal <last_fetched<50><9>>.
    Found 1-bit register for signal <last_fetched<50><8>>.
    Found 1-bit register for signal <last_fetched<50><7>>.
    Found 1-bit register for signal <last_fetched<50><6>>.
    Found 1-bit register for signal <last_fetched<50><5>>.
    Found 1-bit register for signal <last_fetched<50><4>>.
    Found 1-bit register for signal <last_fetched<50><3>>.
    Found 1-bit register for signal <last_fetched<50><2>>.
    Found 1-bit register for signal <last_fetched<50><1>>.
    Found 1-bit register for signal <last_fetched<50><0>>.
    Found 1-bit register for signal <last_fetched<51><31>>.
    Found 1-bit register for signal <last_fetched<51><30>>.
    Found 1-bit register for signal <last_fetched<51><29>>.
    Found 1-bit register for signal <last_fetched<51><28>>.
    Found 1-bit register for signal <last_fetched<51><27>>.
    Found 1-bit register for signal <last_fetched<51><26>>.
    Found 1-bit register for signal <last_fetched<51><25>>.
    Found 1-bit register for signal <last_fetched<51><24>>.
    Found 1-bit register for signal <last_fetched<51><23>>.
    Found 1-bit register for signal <last_fetched<51><22>>.
    Found 1-bit register for signal <last_fetched<51><21>>.
    Found 1-bit register for signal <last_fetched<51><20>>.
    Found 1-bit register for signal <last_fetched<51><19>>.
    Found 1-bit register for signal <last_fetched<51><18>>.
    Found 1-bit register for signal <last_fetched<51><17>>.
    Found 1-bit register for signal <last_fetched<51><16>>.
    Found 1-bit register for signal <last_fetched<51><15>>.
    Found 1-bit register for signal <last_fetched<51><14>>.
    Found 1-bit register for signal <last_fetched<51><13>>.
    Found 1-bit register for signal <last_fetched<51><12>>.
    Found 1-bit register for signal <last_fetched<51><11>>.
    Found 1-bit register for signal <last_fetched<51><10>>.
    Found 1-bit register for signal <last_fetched<51><9>>.
    Found 1-bit register for signal <last_fetched<51><8>>.
    Found 1-bit register for signal <last_fetched<51><7>>.
    Found 1-bit register for signal <last_fetched<51><6>>.
    Found 1-bit register for signal <last_fetched<51><5>>.
    Found 1-bit register for signal <last_fetched<51><4>>.
    Found 1-bit register for signal <last_fetched<51><3>>.
    Found 1-bit register for signal <last_fetched<51><2>>.
    Found 1-bit register for signal <last_fetched<51><1>>.
    Found 1-bit register for signal <last_fetched<51><0>>.
    Found 1-bit register for signal <last_fetched<52><31>>.
    Found 1-bit register for signal <last_fetched<52><30>>.
    Found 1-bit register for signal <last_fetched<52><29>>.
    Found 1-bit register for signal <last_fetched<52><28>>.
    Found 1-bit register for signal <last_fetched<52><27>>.
    Found 1-bit register for signal <last_fetched<52><26>>.
    Found 1-bit register for signal <last_fetched<52><25>>.
    Found 1-bit register for signal <last_fetched<52><24>>.
    Found 1-bit register for signal <last_fetched<52><23>>.
    Found 1-bit register for signal <last_fetched<52><22>>.
    Found 1-bit register for signal <last_fetched<52><21>>.
    Found 1-bit register for signal <last_fetched<52><20>>.
    Found 1-bit register for signal <last_fetched<52><19>>.
    Found 1-bit register for signal <last_fetched<52><18>>.
    Found 1-bit register for signal <last_fetched<52><17>>.
    Found 1-bit register for signal <last_fetched<52><16>>.
    Found 1-bit register for signal <last_fetched<52><15>>.
    Found 1-bit register for signal <last_fetched<52><14>>.
    Found 1-bit register for signal <last_fetched<52><13>>.
    Found 1-bit register for signal <last_fetched<52><12>>.
    Found 1-bit register for signal <last_fetched<52><11>>.
    Found 1-bit register for signal <last_fetched<52><10>>.
    Found 1-bit register for signal <last_fetched<52><9>>.
    Found 1-bit register for signal <last_fetched<52><8>>.
    Found 1-bit register for signal <last_fetched<52><7>>.
    Found 1-bit register for signal <last_fetched<52><6>>.
    Found 1-bit register for signal <last_fetched<52><5>>.
    Found 1-bit register for signal <last_fetched<52><4>>.
    Found 1-bit register for signal <last_fetched<52><3>>.
    Found 1-bit register for signal <last_fetched<52><2>>.
    Found 1-bit register for signal <last_fetched<52><1>>.
    Found 1-bit register for signal <last_fetched<52><0>>.
    Found 1-bit register for signal <last_fetched<53><31>>.
    Found 1-bit register for signal <last_fetched<53><30>>.
    Found 1-bit register for signal <last_fetched<53><29>>.
    Found 1-bit register for signal <last_fetched<53><28>>.
    Found 1-bit register for signal <last_fetched<53><27>>.
    Found 1-bit register for signal <last_fetched<53><26>>.
    Found 1-bit register for signal <last_fetched<53><25>>.
    Found 1-bit register for signal <last_fetched<53><24>>.
    Found 1-bit register for signal <last_fetched<53><23>>.
    Found 1-bit register for signal <last_fetched<53><22>>.
    Found 1-bit register for signal <last_fetched<53><21>>.
    Found 1-bit register for signal <last_fetched<53><20>>.
    Found 1-bit register for signal <last_fetched<53><19>>.
    Found 1-bit register for signal <last_fetched<53><18>>.
    Found 1-bit register for signal <last_fetched<53><17>>.
    Found 1-bit register for signal <last_fetched<53><16>>.
    Found 1-bit register for signal <last_fetched<53><15>>.
    Found 1-bit register for signal <last_fetched<53><14>>.
    Found 1-bit register for signal <last_fetched<53><13>>.
    Found 1-bit register for signal <last_fetched<53><12>>.
    Found 1-bit register for signal <last_fetched<53><11>>.
    Found 1-bit register for signal <last_fetched<53><10>>.
    Found 1-bit register for signal <last_fetched<53><9>>.
    Found 1-bit register for signal <last_fetched<53><8>>.
    Found 1-bit register for signal <last_fetched<53><7>>.
    Found 1-bit register for signal <last_fetched<53><6>>.
    Found 1-bit register for signal <last_fetched<53><5>>.
    Found 1-bit register for signal <last_fetched<53><4>>.
    Found 1-bit register for signal <last_fetched<53><3>>.
    Found 1-bit register for signal <last_fetched<53><2>>.
    Found 1-bit register for signal <last_fetched<53><1>>.
    Found 1-bit register for signal <last_fetched<53><0>>.
    Found 1-bit register for signal <last_fetched<54><31>>.
    Found 1-bit register for signal <last_fetched<54><30>>.
    Found 1-bit register for signal <last_fetched<54><29>>.
    Found 1-bit register for signal <last_fetched<54><28>>.
    Found 1-bit register for signal <last_fetched<54><27>>.
    Found 1-bit register for signal <last_fetched<54><26>>.
    Found 1-bit register for signal <last_fetched<54><25>>.
    Found 1-bit register for signal <last_fetched<54><24>>.
    Found 1-bit register for signal <last_fetched<54><23>>.
    Found 1-bit register for signal <last_fetched<54><22>>.
    Found 1-bit register for signal <last_fetched<54><21>>.
    Found 1-bit register for signal <last_fetched<54><20>>.
    Found 1-bit register for signal <last_fetched<54><19>>.
    Found 1-bit register for signal <last_fetched<54><18>>.
    Found 1-bit register for signal <last_fetched<54><17>>.
    Found 1-bit register for signal <last_fetched<54><16>>.
    Found 1-bit register for signal <last_fetched<54><15>>.
    Found 1-bit register for signal <last_fetched<54><14>>.
    Found 1-bit register for signal <last_fetched<54><13>>.
    Found 1-bit register for signal <last_fetched<54><12>>.
    Found 1-bit register for signal <last_fetched<54><11>>.
    Found 1-bit register for signal <last_fetched<54><10>>.
    Found 1-bit register for signal <last_fetched<54><9>>.
    Found 1-bit register for signal <last_fetched<54><8>>.
    Found 1-bit register for signal <last_fetched<54><7>>.
    Found 1-bit register for signal <last_fetched<54><6>>.
    Found 1-bit register for signal <last_fetched<54><5>>.
    Found 1-bit register for signal <last_fetched<54><4>>.
    Found 1-bit register for signal <last_fetched<54><3>>.
    Found 1-bit register for signal <last_fetched<54><2>>.
    Found 1-bit register for signal <last_fetched<54><1>>.
    Found 1-bit register for signal <last_fetched<54><0>>.
    Found 1-bit register for signal <last_fetched<55><31>>.
    Found 1-bit register for signal <last_fetched<55><30>>.
    Found 1-bit register for signal <last_fetched<55><29>>.
    Found 1-bit register for signal <last_fetched<55><28>>.
    Found 1-bit register for signal <last_fetched<55><27>>.
    Found 1-bit register for signal <last_fetched<55><26>>.
    Found 1-bit register for signal <last_fetched<55><25>>.
    Found 1-bit register for signal <last_fetched<55><24>>.
    Found 1-bit register for signal <last_fetched<55><23>>.
    Found 1-bit register for signal <last_fetched<55><22>>.
    Found 1-bit register for signal <last_fetched<55><21>>.
    Found 1-bit register for signal <last_fetched<55><20>>.
    Found 1-bit register for signal <last_fetched<55><19>>.
    Found 1-bit register for signal <last_fetched<55><18>>.
    Found 1-bit register for signal <last_fetched<55><17>>.
    Found 1-bit register for signal <last_fetched<55><16>>.
    Found 1-bit register for signal <last_fetched<55><15>>.
    Found 1-bit register for signal <last_fetched<55><14>>.
    Found 1-bit register for signal <last_fetched<55><13>>.
    Found 1-bit register for signal <last_fetched<55><12>>.
    Found 1-bit register for signal <last_fetched<55><11>>.
    Found 1-bit register for signal <last_fetched<55><10>>.
    Found 1-bit register for signal <last_fetched<55><9>>.
    Found 1-bit register for signal <last_fetched<55><8>>.
    Found 1-bit register for signal <last_fetched<55><7>>.
    Found 1-bit register for signal <last_fetched<55><6>>.
    Found 1-bit register for signal <last_fetched<55><5>>.
    Found 1-bit register for signal <last_fetched<55><4>>.
    Found 1-bit register for signal <last_fetched<55><3>>.
    Found 1-bit register for signal <last_fetched<55><2>>.
    Found 1-bit register for signal <last_fetched<55><1>>.
    Found 1-bit register for signal <last_fetched<55><0>>.
    Found 1-bit register for signal <last_fetched<56><31>>.
    Found 1-bit register for signal <last_fetched<56><30>>.
    Found 1-bit register for signal <last_fetched<56><29>>.
    Found 1-bit register for signal <last_fetched<56><28>>.
    Found 1-bit register for signal <last_fetched<56><27>>.
    Found 1-bit register for signal <last_fetched<56><26>>.
    Found 1-bit register for signal <last_fetched<56><25>>.
    Found 1-bit register for signal <last_fetched<56><24>>.
    Found 1-bit register for signal <last_fetched<56><23>>.
    Found 1-bit register for signal <last_fetched<56><22>>.
    Found 1-bit register for signal <last_fetched<56><21>>.
    Found 1-bit register for signal <last_fetched<56><20>>.
    Found 1-bit register for signal <last_fetched<56><19>>.
    Found 1-bit register for signal <last_fetched<56><18>>.
    Found 1-bit register for signal <last_fetched<56><17>>.
    Found 1-bit register for signal <last_fetched<56><16>>.
    Found 1-bit register for signal <last_fetched<56><15>>.
    Found 1-bit register for signal <last_fetched<56><14>>.
    Found 1-bit register for signal <last_fetched<56><13>>.
    Found 1-bit register for signal <last_fetched<56><12>>.
    Found 1-bit register for signal <last_fetched<56><11>>.
    Found 1-bit register for signal <last_fetched<56><10>>.
    Found 1-bit register for signal <last_fetched<56><9>>.
    Found 1-bit register for signal <last_fetched<56><8>>.
    Found 1-bit register for signal <last_fetched<56><7>>.
    Found 1-bit register for signal <last_fetched<56><6>>.
    Found 1-bit register for signal <last_fetched<56><5>>.
    Found 1-bit register for signal <last_fetched<56><4>>.
    Found 1-bit register for signal <last_fetched<56><3>>.
    Found 1-bit register for signal <last_fetched<56><2>>.
    Found 1-bit register for signal <last_fetched<56><1>>.
    Found 1-bit register for signal <last_fetched<56><0>>.
    Found 1-bit register for signal <last_fetched<57><31>>.
    Found 1-bit register for signal <last_fetched<57><30>>.
    Found 1-bit register for signal <last_fetched<57><29>>.
    Found 1-bit register for signal <last_fetched<57><28>>.
    Found 1-bit register for signal <last_fetched<57><27>>.
    Found 1-bit register for signal <last_fetched<57><26>>.
    Found 1-bit register for signal <last_fetched<57><25>>.
    Found 1-bit register for signal <last_fetched<57><24>>.
    Found 1-bit register for signal <last_fetched<57><23>>.
    Found 1-bit register for signal <last_fetched<57><22>>.
    Found 1-bit register for signal <last_fetched<57><21>>.
    Found 1-bit register for signal <last_fetched<57><20>>.
    Found 1-bit register for signal <last_fetched<57><19>>.
    Found 1-bit register for signal <last_fetched<57><18>>.
    Found 1-bit register for signal <last_fetched<57><17>>.
    Found 1-bit register for signal <last_fetched<57><16>>.
    Found 1-bit register for signal <last_fetched<57><15>>.
    Found 1-bit register for signal <last_fetched<57><14>>.
    Found 1-bit register for signal <last_fetched<57><13>>.
    Found 1-bit register for signal <last_fetched<57><12>>.
    Found 1-bit register for signal <last_fetched<57><11>>.
    Found 1-bit register for signal <last_fetched<57><10>>.
    Found 1-bit register for signal <last_fetched<57><9>>.
    Found 1-bit register for signal <last_fetched<57><8>>.
    Found 1-bit register for signal <last_fetched<57><7>>.
    Found 1-bit register for signal <last_fetched<57><6>>.
    Found 1-bit register for signal <last_fetched<57><5>>.
    Found 1-bit register for signal <last_fetched<57><4>>.
    Found 1-bit register for signal <last_fetched<57><3>>.
    Found 1-bit register for signal <last_fetched<57><2>>.
    Found 1-bit register for signal <last_fetched<57><1>>.
    Found 1-bit register for signal <last_fetched<57><0>>.
    Found 1-bit register for signal <last_fetched<58><31>>.
    Found 1-bit register for signal <last_fetched<58><30>>.
    Found 1-bit register for signal <last_fetched<58><29>>.
    Found 1-bit register for signal <last_fetched<58><28>>.
    Found 1-bit register for signal <last_fetched<58><27>>.
    Found 1-bit register for signal <last_fetched<58><26>>.
    Found 1-bit register for signal <last_fetched<58><25>>.
    Found 1-bit register for signal <last_fetched<58><24>>.
    Found 1-bit register for signal <last_fetched<58><23>>.
    Found 1-bit register for signal <last_fetched<58><22>>.
    Found 1-bit register for signal <last_fetched<58><21>>.
    Found 1-bit register for signal <last_fetched<58><20>>.
    Found 1-bit register for signal <last_fetched<58><19>>.
    Found 1-bit register for signal <last_fetched<58><18>>.
    Found 1-bit register for signal <last_fetched<58><17>>.
    Found 1-bit register for signal <last_fetched<58><16>>.
    Found 1-bit register for signal <last_fetched<58><15>>.
    Found 1-bit register for signal <last_fetched<58><14>>.
    Found 1-bit register for signal <last_fetched<58><13>>.
    Found 1-bit register for signal <last_fetched<58><12>>.
    Found 1-bit register for signal <last_fetched<58><11>>.
    Found 1-bit register for signal <last_fetched<58><10>>.
    Found 1-bit register for signal <last_fetched<58><9>>.
    Found 1-bit register for signal <last_fetched<58><8>>.
    Found 1-bit register for signal <last_fetched<58><7>>.
    Found 1-bit register for signal <last_fetched<58><6>>.
    Found 1-bit register for signal <last_fetched<58><5>>.
    Found 1-bit register for signal <last_fetched<58><4>>.
    Found 1-bit register for signal <last_fetched<58><3>>.
    Found 1-bit register for signal <last_fetched<58><2>>.
    Found 1-bit register for signal <last_fetched<58><1>>.
    Found 1-bit register for signal <last_fetched<58><0>>.
    Found 1-bit register for signal <last_fetched<59><31>>.
    Found 1-bit register for signal <last_fetched<59><30>>.
    Found 1-bit register for signal <last_fetched<59><29>>.
    Found 1-bit register for signal <last_fetched<59><28>>.
    Found 1-bit register for signal <last_fetched<59><27>>.
    Found 1-bit register for signal <last_fetched<59><26>>.
    Found 1-bit register for signal <last_fetched<59><25>>.
    Found 1-bit register for signal <last_fetched<59><24>>.
    Found 1-bit register for signal <last_fetched<59><23>>.
    Found 1-bit register for signal <last_fetched<59><22>>.
    Found 1-bit register for signal <last_fetched<59><21>>.
    Found 1-bit register for signal <last_fetched<59><20>>.
    Found 1-bit register for signal <last_fetched<59><19>>.
    Found 1-bit register for signal <last_fetched<59><18>>.
    Found 1-bit register for signal <last_fetched<59><17>>.
    Found 1-bit register for signal <last_fetched<59><16>>.
    Found 1-bit register for signal <last_fetched<59><15>>.
    Found 1-bit register for signal <last_fetched<59><14>>.
    Found 1-bit register for signal <last_fetched<59><13>>.
    Found 1-bit register for signal <last_fetched<59><12>>.
    Found 1-bit register for signal <last_fetched<59><11>>.
    Found 1-bit register for signal <last_fetched<59><10>>.
    Found 1-bit register for signal <last_fetched<59><9>>.
    Found 1-bit register for signal <last_fetched<59><8>>.
    Found 1-bit register for signal <last_fetched<59><7>>.
    Found 1-bit register for signal <last_fetched<59><6>>.
    Found 1-bit register for signal <last_fetched<59><5>>.
    Found 1-bit register for signal <last_fetched<59><4>>.
    Found 1-bit register for signal <last_fetched<59><3>>.
    Found 1-bit register for signal <last_fetched<59><2>>.
    Found 1-bit register for signal <last_fetched<59><1>>.
    Found 1-bit register for signal <last_fetched<59><0>>.
    Found 1-bit register for signal <last_fetched<60><31>>.
    Found 1-bit register for signal <last_fetched<60><30>>.
    Found 1-bit register for signal <last_fetched<60><29>>.
    Found 1-bit register for signal <last_fetched<60><28>>.
    Found 1-bit register for signal <last_fetched<60><27>>.
    Found 1-bit register for signal <last_fetched<60><26>>.
    Found 1-bit register for signal <last_fetched<60><25>>.
    Found 1-bit register for signal <last_fetched<60><24>>.
    Found 1-bit register for signal <last_fetched<60><23>>.
    Found 1-bit register for signal <last_fetched<60><22>>.
    Found 1-bit register for signal <last_fetched<60><21>>.
    Found 1-bit register for signal <last_fetched<60><20>>.
    Found 1-bit register for signal <last_fetched<60><19>>.
    Found 1-bit register for signal <last_fetched<60><18>>.
    Found 1-bit register for signal <last_fetched<60><17>>.
    Found 1-bit register for signal <last_fetched<60><16>>.
    Found 1-bit register for signal <last_fetched<60><15>>.
    Found 1-bit register for signal <last_fetched<60><14>>.
    Found 1-bit register for signal <last_fetched<60><13>>.
    Found 1-bit register for signal <last_fetched<60><12>>.
    Found 1-bit register for signal <last_fetched<60><11>>.
    Found 1-bit register for signal <last_fetched<60><10>>.
    Found 1-bit register for signal <last_fetched<60><9>>.
    Found 1-bit register for signal <last_fetched<60><8>>.
    Found 1-bit register for signal <last_fetched<60><7>>.
    Found 1-bit register for signal <last_fetched<60><6>>.
    Found 1-bit register for signal <last_fetched<60><5>>.
    Found 1-bit register for signal <last_fetched<60><4>>.
    Found 1-bit register for signal <last_fetched<60><3>>.
    Found 1-bit register for signal <last_fetched<60><2>>.
    Found 1-bit register for signal <last_fetched<60><1>>.
    Found 1-bit register for signal <last_fetched<60><0>>.
    Found 1-bit register for signal <last_fetched<61><31>>.
    Found 1-bit register for signal <last_fetched<61><30>>.
    Found 1-bit register for signal <last_fetched<61><29>>.
    Found 1-bit register for signal <last_fetched<61><28>>.
    Found 1-bit register for signal <last_fetched<61><27>>.
    Found 1-bit register for signal <last_fetched<61><26>>.
    Found 1-bit register for signal <last_fetched<61><25>>.
    Found 1-bit register for signal <last_fetched<61><24>>.
    Found 1-bit register for signal <last_fetched<61><23>>.
    Found 1-bit register for signal <last_fetched<61><22>>.
    Found 1-bit register for signal <last_fetched<61><21>>.
    Found 1-bit register for signal <last_fetched<61><20>>.
    Found 1-bit register for signal <last_fetched<61><19>>.
    Found 1-bit register for signal <last_fetched<61><18>>.
    Found 1-bit register for signal <last_fetched<61><17>>.
    Found 1-bit register for signal <last_fetched<61><16>>.
    Found 1-bit register for signal <last_fetched<61><15>>.
    Found 1-bit register for signal <last_fetched<61><14>>.
    Found 1-bit register for signal <last_fetched<61><13>>.
    Found 1-bit register for signal <last_fetched<61><12>>.
    Found 1-bit register for signal <last_fetched<61><11>>.
    Found 1-bit register for signal <last_fetched<61><10>>.
    Found 1-bit register for signal <last_fetched<61><9>>.
    Found 1-bit register for signal <last_fetched<61><8>>.
    Found 1-bit register for signal <last_fetched<61><7>>.
    Found 1-bit register for signal <last_fetched<61><6>>.
    Found 1-bit register for signal <last_fetched<61><5>>.
    Found 1-bit register for signal <last_fetched<61><4>>.
    Found 1-bit register for signal <last_fetched<61><3>>.
    Found 1-bit register for signal <last_fetched<61><2>>.
    Found 1-bit register for signal <last_fetched<61><1>>.
    Found 1-bit register for signal <last_fetched<61><0>>.
    Found 1-bit register for signal <last_fetched<62><31>>.
    Found 1-bit register for signal <last_fetched<62><30>>.
    Found 1-bit register for signal <last_fetched<62><29>>.
    Found 1-bit register for signal <last_fetched<62><28>>.
    Found 1-bit register for signal <last_fetched<62><27>>.
    Found 1-bit register for signal <last_fetched<62><26>>.
    Found 1-bit register for signal <last_fetched<62><25>>.
    Found 1-bit register for signal <last_fetched<62><24>>.
    Found 1-bit register for signal <last_fetched<62><23>>.
    Found 1-bit register for signal <last_fetched<62><22>>.
    Found 1-bit register for signal <last_fetched<62><21>>.
    Found 1-bit register for signal <last_fetched<62><20>>.
    Found 1-bit register for signal <last_fetched<62><19>>.
    Found 1-bit register for signal <last_fetched<62><18>>.
    Found 1-bit register for signal <last_fetched<62><17>>.
    Found 1-bit register for signal <last_fetched<62><16>>.
    Found 1-bit register for signal <last_fetched<62><15>>.
    Found 1-bit register for signal <last_fetched<62><14>>.
    Found 1-bit register for signal <last_fetched<62><13>>.
    Found 1-bit register for signal <last_fetched<62><12>>.
    Found 1-bit register for signal <last_fetched<62><11>>.
    Found 1-bit register for signal <last_fetched<62><10>>.
    Found 1-bit register for signal <last_fetched<62><9>>.
    Found 1-bit register for signal <last_fetched<62><8>>.
    Found 1-bit register for signal <last_fetched<62><7>>.
    Found 1-bit register for signal <last_fetched<62><6>>.
    Found 1-bit register for signal <last_fetched<62><5>>.
    Found 1-bit register for signal <last_fetched<62><4>>.
    Found 1-bit register for signal <last_fetched<62><3>>.
    Found 1-bit register for signal <last_fetched<62><2>>.
    Found 1-bit register for signal <last_fetched<62><1>>.
    Found 1-bit register for signal <last_fetched<62><0>>.
    Found 1-bit register for signal <last_fetched<63><31>>.
    Found 1-bit register for signal <last_fetched<63><30>>.
    Found 1-bit register for signal <last_fetched<63><29>>.
    Found 1-bit register for signal <last_fetched<63><28>>.
    Found 1-bit register for signal <last_fetched<63><27>>.
    Found 1-bit register for signal <last_fetched<63><26>>.
    Found 1-bit register for signal <last_fetched<63><25>>.
    Found 1-bit register for signal <last_fetched<63><24>>.
    Found 1-bit register for signal <last_fetched<63><23>>.
    Found 1-bit register for signal <last_fetched<63><22>>.
    Found 1-bit register for signal <last_fetched<63><21>>.
    Found 1-bit register for signal <last_fetched<63><20>>.
    Found 1-bit register for signal <last_fetched<63><19>>.
    Found 1-bit register for signal <last_fetched<63><18>>.
    Found 1-bit register for signal <last_fetched<63><17>>.
    Found 1-bit register for signal <last_fetched<63><16>>.
    Found 1-bit register for signal <last_fetched<63><15>>.
    Found 1-bit register for signal <last_fetched<63><14>>.
    Found 1-bit register for signal <last_fetched<63><13>>.
    Found 1-bit register for signal <last_fetched<63><12>>.
    Found 1-bit register for signal <last_fetched<63><11>>.
    Found 1-bit register for signal <last_fetched<63><10>>.
    Found 1-bit register for signal <last_fetched<63><9>>.
    Found 1-bit register for signal <last_fetched<63><8>>.
    Found 1-bit register for signal <last_fetched<63><7>>.
    Found 1-bit register for signal <last_fetched<63><6>>.
    Found 1-bit register for signal <last_fetched<63><5>>.
    Found 1-bit register for signal <last_fetched<63><4>>.
    Found 1-bit register for signal <last_fetched<63><3>>.
    Found 1-bit register for signal <last_fetched<63><2>>.
    Found 1-bit register for signal <last_fetched<63><1>>.
    Found 1-bit register for signal <last_fetched<63><0>>.
    Found 32-bit register for signal <command>.
    Found 6-bit register for signal <num_units>.
    Found 6-bit register for signal <current_id_idx>.
    Found 1-bit register for signal <wr_d>.
    Found 1-bit register for signal <wr_dd>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <GND_608_o_GND_608_o_sub_171_OUT> created at line 235.
    Found 6-bit adder for signal <num_units[5]_GND_608_o_add_168_OUT> created at line 231.
    Found 6-bit adder for signal <current_id_idx[5]_GND_608_o_add_172_OUT> created at line 238.
    Found 32-bit 64-to-1 multiplexer for signal <current_id_idx[5]_last_fetched[63][31]_wide_mux_10_OUT> created at line 162.
    Found 8-bit 64-to-1 multiplexer for signal <channel_select> created at line 187.
    Found 32-bit comparator not equal for signal <n0017> created at line 162
    Found 32-bit comparator equal for signal <GND_608_o_GND_608_o_equal_172_o> created at line 235
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 2606 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 524 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sample_collector> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 74
 16-bit adder                                          : 32
 27-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 17
 32-bit subtractor                                     : 16
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 6-bit adder                                           : 2
 7-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 936
 1-bit register                                        : 681
 128-bit register                                      : 2
 16-bit register                                       : 42
 176-bit register                                      : 1
 256-bit register                                      : 2
 27-bit register                                       : 1
 32-bit register                                       : 199
 4-bit register                                        : 2
 512-bit register                                      : 1
 6-bit register                                        : 3
 80-bit register                                       : 1
 9-bit register                                        : 1
# Comparators                                          : 63
 16-bit comparator equal                               : 8
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 50
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 857
 1-bit 2-to-1 multiplexer                              : 740
 16-bit 2-to-1 multiplexer                             : 41
 16-bit 8-to-1 multiplexer                             : 2
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 68
 32-bit 64-to-1 multiplexer                            : 1
 32-bit 8-to-1 multiplexer                             : 3
 8-bit 64-to-1 multiplexer                             : 1
# Tristates                                            : 576
 1-bit tristate buffer                                 : 576
# FSMs                                                 : 21

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <status_register_0> in Unit <ebi_if> is equivalent to the following 7 FFs/Latches, which will be removed : <status_register_1> <status_register_2> <status_register_3> <status_register_4> <status_register_5> <status_register_6> <status_register_7> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[0].pc> is equivalent to the following 3 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[0].pc> is equivalent to the following 10 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[1].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[1].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[2].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_9> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[2].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_8> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[3].pc> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[3].pc> is equivalent to the following 8 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[4].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_10> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[4].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[5].pc> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_10> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[5].pc> is equivalent to the following 8 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_9> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[6].pc> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_9> <sample_data_10> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[6].pc> is equivalent to the following 8 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_8> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[7].pc> is equivalent to the following 6 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[7].pc> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[8].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_11> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[8].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[9].pc> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_11> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[9].pc> is equivalent to the following 8 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_9> <sample_data_10> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[10].pc> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_9> <sample_data_11> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[10].pc> is equivalent to the following 8 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_8> <sample_data_10> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[11].pc> is equivalent to the following 6 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[11].pc> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_10> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[12].pc> is equivalent to the following 5 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_10> <sample_data_11> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[12].pc> is equivalent to the following 8 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_8> <sample_data_9> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[13].pc> is equivalent to the following 6 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_10> <sample_data_11> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[13].pc> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_9> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[14].pc> is equivalent to the following 6 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_9> <sample_data_10> <sample_data_11> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[14].pc> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_8> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[15].pc> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[15].pc> is equivalent to the following 6 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <data_out_1> in Unit <xbar0> is equivalent to the following 8 FFs/Latches, which will be removed : <data_out_5> <data_out_7> <data_out_8> <data_out_9> <data_out_11> <data_out_12> <data_out_13> <data_out_14> 
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[10].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[10].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[11].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[11].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[12].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[12].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[13].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[13].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[14].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[14].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[15].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[15].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_register_0> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <adc_control>.
The following registers are absorbed into counter <adc_clocktick_counter>: 1 register on signal <adc_clocktick_counter>.
The following registers are absorbed into counter <sequence_number<0><15:0>>: 1 register on signal <sequence_number<0><15:0>>.
The following registers are absorbed into counter <sequence_number<1><15:0>>: 1 register on signal <sequence_number<1><15:0>>.
The following registers are absorbed into counter <sequence_number<2><15:0>>: 1 register on signal <sequence_number<2><15:0>>.
The following registers are absorbed into counter <sequence_number<3><15:0>>: 1 register on signal <sequence_number<3><15:0>>.
The following registers are absorbed into counter <sequence_number<4><15:0>>: 1 register on signal <sequence_number<4><15:0>>.
The following registers are absorbed into counter <sequence_number<5><15:0>>: 1 register on signal <sequence_number<5><15:0>>.
The following registers are absorbed into counter <sequence_number<6><15:0>>: 1 register on signal <sequence_number<6><15:0>>.
The following registers are absorbed into counter <sequence_number<7><15:0>>: 1 register on signal <sequence_number<7><15:0>>.
Unit <adc_control> synthesized (advanced).

Synthesizing (advanced) Unit <dac_control>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <dac_control> synthesized (advanced).

Synthesizing (advanced) Unit <ebi>.
The following registers are absorbed into counter <clock_reg>: 1 register on signal <clock_reg>.
Unit <ebi> synthesized (advanced).

Synthesizing (advanced) Unit <mecobo>.
The following registers are absorbed into counter <led_heartbeat>: 1 register on signal <led_heartbeat>.
Unit <mecobo> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_1>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_1> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_10>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_10> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_11>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_11> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_12>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_12> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_13>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_13> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_14>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_14> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_15>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_15> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_16>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_16> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_2>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_2> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_3>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_3> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_4>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_4> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_5>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_5> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_6>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_6> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_7>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_7> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_8>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_8> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_9>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_9> synthesized (advanced).

Synthesizing (advanced) Unit <sample_collector>.
The following registers are absorbed into counter <num_units>: 1 register on signal <num_units>.
The following registers are absorbed into counter <current_id_idx>: 1 register on signal <current_id_idx>.
Unit <sample_collector> synthesized (advanced).

Synthesizing (advanced) Unit <xbar_control>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <xbar_control> synthesized (advanced).
WARNING:Xst:2677 - Node <ebi_captured_data_10_0> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_1> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_2> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_3> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_4> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_5> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_6> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_7> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_8> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_9> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_10> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_11> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_12> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_13> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_14> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_15> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_16> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_17> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_18> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_19> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_20> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_21> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_22> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_23> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_24> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_25> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_26> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_27> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_28> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_29> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_30> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_31> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_32> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_33> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_34> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_35> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_36> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_37> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_38> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_39> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_40> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_41> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_42> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_43> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_44> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_45> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_46> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_47> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_64> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_65> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_66> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_67> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_68> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_69> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_70> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_71> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_72> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_73> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_74> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_75> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_76> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_77> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_78> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_79> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_160> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_161> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_162> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_163> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_164> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_165> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_166> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_167> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_168> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_169> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_170> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_171> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_172> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_173> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_174> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_175> of sequential type is unconnected in block <ebi>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 8
 3-bit subtractor                                      : 1
 4-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
# Counters                                             : 47
 16-bit up counter                                     : 24
 27-bit up counter                                     : 1
 32-bit down counter                                   : 16
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
 6-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 16
 32-bit up loadable accumulator                        : 16
# Registers                                            : 7743
 Flip-Flops                                            : 7743
# Comparators                                          : 63
 16-bit comparator equal                               : 8
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 50
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 2280
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 2116
 1-bit 8-to-1 multiplexer                              : 112
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 8-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 64-to-1 multiplexer                            : 1
 8-bit 64-to-1 multiplexer                             : 1
# FSMs                                                 : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <status_register_0> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_1> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_2> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_3> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_4> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_5> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_6> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_7> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_out_1> in Unit <xbar_control> is equivalent to the following 8 FFs/Latches, which will be removed : <data_out_5> <data_out_7> <data_out_8> <data_out_9> <data_out_11> <data_out_12> <data_out_13> <data_out_14> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ebi_if/FSM_0> on signal <state[1:3]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000
 000010 | 001
 000100 | 010
 001000 | 011
 010000 | 100
 100000 | 101
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc0/FSM_17> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00100 | 11
 00010 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[0].pc/FSM_1> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[1].pc/FSM_2> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[2].pc/FSM_3> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[3].pc/FSM_4> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[4].pc/FSM_5> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[5].pc/FSM_6> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[6].pc/FSM_7> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[7].pc/FSM_8> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[8].pc/FSM_9> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[9].pc/FSM_10> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[10].pc/FSM_11> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[11].pc/FSM_12> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[12].pc/FSM_13> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[13].pc/FSM_14> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[14].pc/FSM_15> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[15].pc/FSM_16> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 10
 0100  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sample_collector0/FSM_20> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 01000 | 01000
 10000 | 10000
 00010 | 00010
 00100 | 00100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dac0/FSM_18> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xbar0/FSM_19> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 01000 | 01000
 00010 | 00010
 10000 | 10000
 00100 | 00100
-------------------
WARNING:Xst:1710 - FF/Latch <out_data_1> (without init value) has a constant value of 0 in block <dac_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_data_4> (without init value) has a constant value of 0 in block <dac_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_data_6> (without init value) has a constant value of 0 in block <dac_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_data_9> (without init value) has a constant value of 0 in block <dac_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_data_12> (without init value) has a constant value of 0 in block <dac_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_data_13> (without init value) has a constant value of 0 in block <dac_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_data_14> (without init value) has a constant value of 0 in block <dac_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_data_15> (without init value) has a constant value of 0 in block <dac_control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance clocks/pll_base_inst in unit clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <out_data_2> in Unit <dac_control> is equivalent to the following 6 FFs/Latches, which will be removed : <out_data_3> <out_data_5> <out_data_7> <out_data_8> <out_data_10> <out_data_11> 
WARNING:Xst:2040 - Unit mecobo: 32 multi-source signals are replaced by logic (pull-up yes): sample_data_bus<0>, sample_data_bus<10>, sample_data_bus<11>, sample_data_bus<12>, sample_data_bus<13>, sample_data_bus<14>, sample_data_bus<15>, sample_data_bus<16>, sample_data_bus<17>, sample_data_bus<18>, sample_data_bus<19>, sample_data_bus<1>, sample_data_bus<20>, sample_data_bus<21>, sample_data_bus<22>, sample_data_bus<23>, sample_data_bus<24>, sample_data_bus<25>, sample_data_bus<26>, sample_data_bus<27>, sample_data_bus<28>, sample_data_bus<29>, sample_data_bus<2>, sample_data_bus<30>, sample_data_bus<31>, sample_data_bus<3>, sample_data_bus<4>, sample_data_bus<5>, sample_data_bus<6>, sample_data_bus<7>, sample_data_bus<8>, sample_data_bus<9>.
WARNING:Xst:2042 - Unit adc_control: 32 internal tristates are replaced by logic (pull-up yes): sample_data<0>, sample_data<10>, sample_data<11>, sample_data<12>, sample_data<13>, sample_data<14>, sample_data<15>, sample_data<16>, sample_data<17>, sample_data<18>, sample_data<19>, sample_data<1>, sample_data<20>, sample_data<21>, sample_data<22>, sample_data<23>, sample_data<24>, sample_data<25>, sample_data<26>, sample_data<27>, sample_data<28>, sample_data<29>, sample_data<2>, sample_data<30>, sample_data<31>, sample_data<3>, sample_data<4>, sample_data<5>, sample_data<6>, sample_data<7>, sample_data<8>, sample_data<9>.

Optimizing unit <mecobo> ...

Optimizing unit <ebi> ...

Optimizing unit <scheduler> ...

Optimizing unit <sample_collector> ...

Optimizing unit <dac_control> ...

Optimizing unit <xbar_control> ...
WARNING:Xst:1710 - FF/Latch <xbar0/data_out_1> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dac0/out_data_2> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_29> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_46> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_61> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_62> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_79> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_93> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_95> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_110> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_111> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_125> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_126> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_127> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_14> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_13> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_12> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_11> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_10> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_9> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_8> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_7> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_6> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_5> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_4> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_3> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_2> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/data_out_1> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_131> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_142> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_133> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_143> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_154> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_135> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_155> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_146> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_156> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_137> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_147> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_157> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_15> in Unit <mecobo> is equivalent to the following 2 FFs/Latches, which will be removed : <adc0/tmp_register_7_14> <adc0/tmp_register_7_13> 
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_31> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/tmp_register_7_30> 
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_47> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/tmp_register_7_45> 
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_78> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/tmp_register_7_77> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_152> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/sample_register_132> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_144> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/sample_register_134> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_15> in Unit <mecobo> is equivalent to the following 2 FFs/Latches, which will be removed : <adc0/sample_register_14> <adc0/sample_register_13> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_151> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/sample_register_141> 
Found area constraint ratio of 100 (+ 5) on block mecobo, actual ratio is 59.
FlipFlop ebi_if/clock_reg_0 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_1 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_10 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_11 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_12 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_13 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_14 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_15 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_18 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_19 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_2 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_20 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_21 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_22 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_23 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_24 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_25 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_26 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_27 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_28 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_29 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_3 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_30 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_31 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_4 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_6 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_7 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_8 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_9 has been replicated 1 time(s)
FlipFlop sample_collector0/current_id_idx_0 has been replicated 3 time(s)
FlipFlop sample_collector0/current_id_idx_1 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8996
 Flip-Flops                                            : 8996

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mecobo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17530
#      GND                         : 1
#      INV                         : 550
#      LUT1                        : 530
#      LUT2                        : 640
#      LUT3                        : 1105
#      LUT4                        : 4227
#      LUT5                        : 1880
#      LUT6                        : 4110
#      MUXCY                       : 2686
#      MUXF7                       : 164
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 1604
# FlipFlops/Latches                : 8998
#      FD                          : 1357
#      FDC                         : 5
#      FDE                         : 143
#      FDE_1                       : 16
#      FDP                         : 1
#      FDR                         : 1262
#      FDRE                        : 5679
#      FDS                         : 286
#      FDSE                        : 247
#      ODDR2                       : 2
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 61
#      IBUF                        : 13
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 15
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 3
#      command_fifo                : 1
#      PLL_ADV                     : 1
#      sample_fifo                 : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            8998  out of  54576    16%  
 Number of Slice LUTs:                13042  out of  27288    47%  
    Number used as Logic:             13042  out of  27288    47%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  15439
   Number with an unused Flip Flop:    6441  out of  15439    41%  
   Number with an unused LUT:          2397  out of  15439    15%  
   Number of fully used LUT-FF pairs:  6601  out of  15439    42%  
   Number of unique control sets:       184

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                  61  out of    218    27%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clocks/pll_base_inst/CLKOUT0       | BUFG                   | 8779  |
clocks/pll_base_inst/CLKOUT2       | BUFG                   | 151   |
clocks/pll_base_inst/CLKOUT3       | BUFG                   | 24    |
clocks/pll_base_inst/CLKOUT1       | DCM_SP:CLKDV           | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.525ns (Maximum Frequency: 95.014MHz)
   Minimum input arrival time before clock: 9.120ns
   Maximum output required time after clock: 8.167ns
   Maximum combinational path delay: 5.946ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT0'
  Clock period: 10.525ns (frequency: 95.014MHz)
  Total number of paths / destination ports: 18639268 / 21412
-------------------------------------------------------------------------
Delay:               10.525ns (Levels of Logic = 4)
  Source:            ebi_if/ebi_captured_data_10_62 (FF)
  Destination:       pinControl[1].pc/rec_start_time_31 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: ebi_if/ebi_captured_data_10_62 to pinControl[1].pc/rec_start_time_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            37   0.447   1.363  ebi_if/ebi_captured_data_10_62 (ebi_if/ebi_captured_data_10_62)
     LUT5:I4->O            1   0.205   0.684  mecobo_reset2 (mecobo_reset2)
     LUT6:I4->O          555   0.203   2.101  mecobo_reset4 (mecobo_reset4)
     LUT3:I2->O         4012   0.205   2.930  mecobo_reset5_1 (mecobo_reset5)
     LUT6:I5->O           81   0.205   1.751  pinControl[10].pc/Reset_OR_DriverANDClockEnable1 (pinControl[10].pc/Reset_OR_DriverANDClockEnable)
     FDR:R                     0.430          pinControl[10].pc/rec_start_time_31
    ----------------------------------------
    Total                     10.525ns (1.695ns logic, 8.830ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT2'
  Clock period: 6.545ns (frequency: 152.786MHz)
  Total number of paths / destination ports: 1386 / 299
-------------------------------------------------------------------------
Delay:               3.273ns (Levels of Logic = 1)
  Source:            adc0/state_FSM_FFd2 (FF)
  Destination:       adc0/shift_in_register_15 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT2 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT2 falling

  Data Path: adc0/state_FSM_FFd2 to adc0/shift_in_register_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.447   1.297  adc0/state_FSM_FFd2 (adc0/state_FSM_FFd2)
     LUT2:I0->O           16   0.203   1.004  adc0/state_shift_in1 (adc0/shift_in)
     FDE_1:CE                  0.322          adc0/shift_in_register_0
    ----------------------------------------
    Total                      3.273ns (0.972ns logic, 2.301ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT3'
  Clock period: 3.776ns (frequency: 264.858MHz)
  Total number of paths / destination ports: 113 / 46
-------------------------------------------------------------------------
Delay:               3.776ns (Levels of Logic = 3)
  Source:            dac0/state_FSM_FFd2 (FF)
  Destination:       dac0/state_FSM_FFd2 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT3 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT3 rising

  Data Path: dac0/state_FSM_FFd2 to dac0/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.447   1.207  dac0/state_FSM_FFd2 (dac0/state_FSM_FFd2)
     LUT3:I2->O            1   0.205   0.580  dac0/state_FSM_FFd2-In14 (dac0/load_shift_reg)
     LUT6:I5->O            1   0.205   0.827  dac0/state_FSM_FFd2-In2 (dac0/state_FSM_FFd2-In)
     LUT4:I0->O            1   0.203   0.000  dac0/state_FSM_FFd2_rstpot (dac0/state_FSM_FFd2_rstpot)
     FD:D                      0.102          dac0/state_FSM_FFd2
    ----------------------------------------
    Total                      3.776ns (1.162ns logic, 2.614ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT1'
  Clock period: 0.902ns (frequency: 1108.355MHz)
  Total number of paths / destination ports: 651 / 96
-------------------------------------------------------------------------
Delay:               4.511ns (Levels of Logic = 4)
  Source:            xbar0/counter_6 (FF)
  Destination:       xbar0/shift_out_register_31 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT1 rising 0.2X
  Destination Clock: clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: xbar0/counter_6 to xbar0/shift_out_register_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           130   0.447   2.320  xbar0/counter_6 (xbar0/counter_6)
     LUT6:I0->O            1   0.203   0.000  xbar0/mux513_4 (xbar0/mux513_4)
     MUXF7:I1->O           1   0.140   0.000  xbar0/mux513_3_f7 (xbar0/mux513_3_f7)
     MUXF8:I1->O           1   0.152   0.944  xbar0/mux513_2_f8 (xbar0/counter[8]_xbar_config_reg[15][31]_wide_mux_67_OUT<10>)
     LUT6:I0->O            1   0.203   0.000  xbar0/Mmux_shift_out_register[31]_counter[8]_mux_69_OUT221 (xbar0/shift_out_register[31]_counter[8]_mux_69_OUT<10>)
     FDRE:D                    0.102          xbar0/shift_out_register_10
    ----------------------------------------
    Total                      4.511ns (1.247ns logic, 3.264ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 36170 / 13725
-------------------------------------------------------------------------
Offset:              9.120ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       pinControl[1].pc/rec_start_time_31 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: reset to pinControl[1].pc/rec_start_time_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           753   1.222   2.376  reset_IBUF (reset_IBUF)
     LUT3:I0->O         4012   0.205   2.930  mecobo_reset5_1 (mecobo_reset5)
     LUT6:I5->O           81   0.205   1.751  pinControl[10].pc/Reset_OR_DriverANDClockEnable1 (pinControl[10].pc/Reset_OR_DriverANDClockEnable)
     FDR:R                     0.430          pinControl[10].pc/rec_start_time_31
    ----------------------------------------
    Total                      9.120ns (2.062ns logic, 7.058ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              6.170ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       adc0/state_FSM_FFd1 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT2 rising

  Data Path: reset to adc0/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           753   1.222   2.376  reset_IBUF (reset_IBUF)
     LUT3:I0->O          123   0.205   1.937  mecobo_reset5 (mecobo_reset)
     FDR:R                     0.430          adc0/state_FSM_FFd2
    ----------------------------------------
    Total                      6.170ns (1.857ns logic, 4.313ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              6.170ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dac0/shift_out_register_15 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT3 rising

  Data Path: reset to dac0/shift_out_register_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           753   1.222   2.376  reset_IBUF (reset_IBUF)
     LUT3:I0->O          123   0.205   1.937  mecobo_reset5 (mecobo_reset)
     FDRE:R                    0.430          dac0/shift_out_register_0
    ----------------------------------------
    Total                      6.170ns (1.857ns logic, 4.313ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 55 / 55
-------------------------------------------------------------------------
Offset:              6.170ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       xbar0/state_FSM_FFd2 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: reset to xbar0/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           753   1.222   2.376  reset_IBUF (reset_IBUF)
     LUT3:I0->O          123   0.205   1.937  mecobo_reset5 (mecobo_reset)
     FDRE:R                    0.430          xbar0/shift_out_register_0
    ----------------------------------------
    Total                      6.170ns (1.857ns logic, 4.313ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 4685 / 136
-------------------------------------------------------------------------
Offset:              8.167ns (Levels of Logic = 16)
  Source:            sample_collector0/current_id_idx_0 (FF)
  Destination:       sample_collector0/sample_fifo_0:wr_en (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising

  Data Path: sample_collector0/current_id_idx_0 to sample_collector0/sample_fifo_0:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           663   0.447   2.231  sample_collector0/current_id_idx_0 (sample_collector0/current_id_idx_0)
     LUT6:I4->O            1   0.203   0.827  sample_collector0/Mmux_current_id_idx[5]_last_fetched[63][31]_wide_mux_10_OUT_12134 (sample_collector0/Mmux_current_id_idx[5]_last_fetched[63][31]_wide_mux_10_OUT_12134)
     LUT6:I2->O            1   0.203   0.827  sample_collector0/Mmux_current_id_idx[5]_last_fetched[63][31]_wide_mux_10_OUT_744 (sample_collector0/Mmux_current_id_idx[5]_last_fetched[63][31]_wide_mux_10_OUT_744)
     LUT6:I2->O            1   0.203   0.808  sample_collector0/current_id_idx<5>221 (sample_collector0/current_id_idx[5]_last_fetched[63][31]_wide_mux_10_OUT<2>)
     LUT6:I3->O            1   0.205   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_lut<0> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<0> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<1> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<2> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<3> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<4> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<5> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<6> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<7> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<8> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<9> (sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<9>)
     MUXCY:CI->O          65   0.019   1.647  sample_collector0/Mcompar_current_id_idx[5]_sample_data[31]_not_equal_11_o_cy<10> (sample_collector0/current_id_idx[5]_sample_data[31]_not_equal_11_o)
     LUT2:I1->O            0   0.205   0.000  sample_collector0/state_fifo_write_enable1 (sample_collector0/fifo_write_enable)
    sample_fifo:wr_en          0.000          sample_collector0/sample_fifo_0
    ----------------------------------------
    Total                      8.167ns (1.828ns logic, 6.339ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.023ns (Levels of Logic = 2)
  Source:            adc0/state_FSM_FFd1 (FF)
  Destination:       HN<48> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT2 rising

  Data Path: adc0/state_FSM_FFd1 to HN<48>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             27   0.447   1.220  adc0/state_FSM_FFd1 (adc0/state_FSM_FFd1)
     INV:I->O              1   0.206   0.579  adc0/_n24581_INV_0 (HN_48_OBUF)
     OBUF:I->O                 2.571          HN_48_OBUF (HN<48>)
    ----------------------------------------
    Total                      5.023ns (3.224ns logic, 1.799ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.009ns (Levels of Logic = 2)
  Source:            dac0/state_FSM_FFd2 (FF)
  Destination:       HN<16> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT3 rising

  Data Path: dac0/state_FSM_FFd2 to HN<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.447   1.206  dac0/state_FSM_FFd2 (dac0/state_FSM_FFd2)
     INV:I->O              1   0.206   0.579  dac0/_n00961_INV_0 (HN_16_OBUF)
     OBUF:I->O                 2.571          HN_16_OBUF (HN<16>)
    ----------------------------------------
    Total                      5.009ns (3.224ns logic, 1.785ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.453ns (Levels of Logic = 2)
  Source:            xbar0/state_FSM_FFd3 (FF)
  Destination:       HN<1> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: xbar0/state_FSM_FFd3 to HN<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  xbar0/state_FSM_FFd3 (xbar0/state_FSM_FFd3)
     INV:I->O              1   0.206   0.579  xbar0/pclk1_INV_0 (HN_1_OBUF)
     OBUF:I->O                 2.571          HN_1_OBUF (HN<1>)
    ----------------------------------------
    Total                      4.453ns (3.224ns logic, 1.229ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Delay:               5.946ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       sample_collector0/sample_fifo_0:rst (PAD)

  Data Path: reset to sample_collector0/sample_fifo_0:rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           753   1.222   2.376  reset_IBUF (reset_IBUF)
     LUT3:I0->O          123   0.205   1.938  mecobo_reset5 (mecobo_reset)
     LUT6:I5->O            0   0.205   0.000  sample_collector0/res_fifo_rst_OR_334_o (sample_collector0/res_fifo_rst_OR_334_o)
    sample_fifo:rst            0.000          sample_collector0/sample_fifo_0
    ----------------------------------------
    Total                      5.946ns (1.632ns logic, 4.314ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|   10.525|         |         |         |
clocks/pll_base_inst/CLKOUT1|    6.465|         |         |         |
clocks/pll_base_inst/CLKOUT2|    5.002|         |         |         |
clocks/pll_base_inst/CLKOUT3|    4.587|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    8.937|         |         |         |
clocks/pll_base_inst/CLKOUT1|    4.511|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT2
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    7.575|         |         |         |
clocks/pll_base_inst/CLKOUT2|    4.443|    2.908|    3.273|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT3
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    7.575|         |         |         |
clocks/pll_base_inst/CLKOUT3|    3.776|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 112.00 secs
Total CPU time to Xst completion: 111.24 secs
 
--> 


Total memory usage is 528680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  499 (   0 filtered)
Number of infos    :   52 (   0 filtered)

