Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 17 16:43:44 2025
| Host         : Pepo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tetris_top_control_sets_placed.rpt
| Design       : tetris_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |             300 |          101 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              75 |           25 |
| Yes          | No                    | Yes                    |             111 |           35 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------+-----------------------+------------------+----------------+--------------+
|         Clock Signal        |           Enable Signal           |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------------+-----------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF            |                                   |                       |                1 |              3 |         3.00 |
|  u_clk_wiz/inst/clk_out1    | board_inst/lock_idx[3]_i_1_n_0    | board_inst/reset_sync |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_out1    | game_ctrl_inst//i__n_0            | board_inst/reset_sync |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_out1    | board_inst/clear_idx[4]_i_1_n_0   | board_inst/reset_sync |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_out1    | board_inst/clear_limit[4]_i_1_n_0 | board_inst/reset_sync |                3 |              5 |         1.67 |
|  u_clk_wiz/inst/clk_out1    | board_inst/scan_row[4]_i_1_n_0    | board_inst/reset_sync |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_out1    | board_inst/wr_ptr[4]_i_1_n_0      | board_inst/reset_sync |                3 |              5 |         1.67 |
|  vga_inst/pix_clk_i_reg_n_0 |                                   | board_inst/reset_sync |                4 |             10 |         2.50 |
|  vga_inst/pix_clk_i_reg_n_0 | vga_inst/v_count                  | board_inst/reset_sync |                2 |             10 |         5.00 |
|  u_clk_wiz/inst/clk_out1    | piece_ctrl_inst/y_reg[0]_i_1_n_0  | board_inst/reset_sync |               10 |             35 |         3.50 |
|  u_clk_wiz/inst/clk_out1    | piece_ctrl_inst/x_reg[0]_i_1_n_0  | board_inst/reset_sync |               10 |             37 |         3.70 |
|  u_clk_wiz/inst/clk_out1    | board_inst/x_reg0                 |                       |               25 |             75 |         3.00 |
|  u_clk_wiz/inst/clk_out1    |                                   | board_inst/reset_sync |               97 |            290 |         2.99 |
+-----------------------------+-----------------------------------+-----------------------+------------------+----------------+--------------+


