// Seed: 1068537901
module module_0;
  tri1 id_2 = id_2;
  always @(*) id_2 = 1 !== id_1 != 1;
  wand id_3;
  always @(posedge 1 or posedge id_2) begin
    if (1) begin
      id_3 = id_3 - 1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin
    id_3 <= 1;
  end
  module_0();
endmodule
module module_2 (
    input wire id_0,
    output uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output supply0 id_9
);
  assign id_1 = 1'b0;
  assign id_7 = id_6 ? 1 : 1;
  supply1 id_11 = 1;
  assign id_9 = id_3;
  integer id_12, id_13 = 1, id_14, id_15;
endmodule
module module_3 (
    input wand id_0,
    input tri id_1,
    input wor id_2,
    output wand id_3,
    input uwire id_4,
    input tri id_5,
    input uwire id_6,
    input supply1 id_7,
    input wand id_8,
    input tri id_9,
    input supply1 id_10,
    input wor id_11,
    input tri id_12,
    output tri0 id_13,
    input tri id_14,
    input wire id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri id_18,
    input wire id_19,
    input uwire id_20,
    input tri0 id_21,
    output logic id_22,
    input logic id_23,
    output supply1 id_24
);
  initial begin
    id_13 += id_18;
    id_22 <= id_23;
    id_3 = 1;
  end
  module_2(
      id_20, id_13, id_18, id_19, id_13, id_18, id_2, id_24, id_4, id_24
  );
endmodule
