INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/camellia_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camellia_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/core_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/serial_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/serial_transmitter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_transmitter_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/simple_platform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_platform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/syscon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syscon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_bus_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/new/wishbone_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
