<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGBCR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGBCR&lt;n&gt;, Debug Breakpoint Control Registers, n =
      0 - 15</h1><p>The DBGBCR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Holds control information for a breakpoint. Forms breakpoint n together with value register <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>. If EL2 is implemented and this breakpoint supports Context matching, <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a> can be associated with a Breakpoint Extended Value Register <a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n&gt;</a> for VMID matching.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register DBGBCR&lt;n&gt;
                is architecturally mapped to
              AArch64 System register <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.
          </p><p>AArch32 System register DBGBCR&lt;n&gt;
                is architecturally mapped to
              External register <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.
          </p>
          <p>If breakpoint n is not implemented then this register is unallocated.</p>
        <p>This register is in the Cold reset domain.
                  On a Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              The register is not affected by a Warm reset.</p><h2>Attributes</h2>
          <p>DBGBCR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGBCR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#BT">BT</a></td><td class="lr" colspan="4"><a href="#LBN">LBN</a></td><td class="lr" colspan="2"><a href="#SSC">SSC</a></td><td class="lr" colspan="1"><a href="#HMC">HMC</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#BAS">BAS</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#PMC">PMC</a></td><td class="lr" colspan="1"><a href="#E">E</a></td></tr></tbody></table><div class="text_before_fields">
            <p>When the E field is zero, all the other fields in the register are ignored.</p>
          </div><h4 id="0">
                Bits [31:24]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="BT">BT, bits [23:20]
                  </h4>
              <p>Breakpoint Type. Possible values are:</p>
            <table class="valuetable"><tr><th>BT</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Unlinked instruction address match.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Linked instruction address match.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Unlinked Context ID match.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>Linked Context ID match.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>Unlinked instruction address mismatch.</p>
                </td></tr><tr><td class="bitfield">0101</td><td>
                  <p>Linked instruction address mismatch.</p>
                </td></tr><tr><td class="bitfield">0110</td><td>
                  <p>Unlinked <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> match (introduced in ARMv8.1).</p>
                </td></tr><tr><td class="bitfield">0111</td><td>
                  <p>Linked <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> match (introduced in ARMv8.1).</p>
                </td></tr><tr><td class="bitfield">1000</td><td>
                  <p>Unlinked VMID match.</p>
                </td></tr><tr><td class="bitfield">1001</td><td>
                  <p>Linked VMID match.</p>
                </td></tr><tr><td class="bitfield">1010</td><td>
                  <p>Unlinked VMID and Context ID match.</p>
                </td></tr><tr><td class="bitfield">1011</td><td>
                  <p>Linked VMID and Context ID match.</p>
                </td></tr><tr><td class="bitfield">1100</td><td>
                  <p>Unlinked <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a> match (introduced in ARMv8.1).</p>
                </td></tr><tr><td class="bitfield">1101</td><td>
                  <p>Linked <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a> match (introduced in ARMv8.1).</p>
                </td></tr><tr><td class="bitfield">1110</td><td>
                  <p>Unlinked Full Context ID match (introduced in ARMv8.1).</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p>Linked Full Context ID match (introduced in ARMv8.1).</p>
                </td></tr></table>
              <p>The field breaks down as follows:</p>
            
              <ul>
                <li>
                  BT[3:1]: Base type.<dl><dt><span class="binarynumber">000</span></dt><dd>Match address. <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a> is the address of an instruction.</dd><dt><span class="binarynumber">001</span></dt><dd>Match Context ID. <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>.ContextID is a Context ID compared against <a href="AArch32-contextidr.html">CONTEXTIDR</a> when <span class="xref">ARMv8.1-VHE</span> is not implemented, or not in a Host OS or a Host Application. When <span class="xref">ARMv8.1-VHE</span> is implemented, and in a Host OS or Host Application, the Context ID is compared against <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>.</dd><dt><span class="binarynumber">010</span></dt><dd>Mismatch address. <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a> is the address of an instruction to be stepped.</dd><dt><span class="binarynumber">011</span></dt><dd>Match <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>. <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>.ContextID is a Context ID compared against <a href="AArch32-contextidr.html">CONTEXTIDR</a>.</dd><dt><span class="binarynumber">100</span></dt><dd>Match VMID. <a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n&gt;</a>.VMID is a VMID compared against <a href="AArch32-vttbr.html">VTTBR</a>.VMID.</dd><dt><span class="binarynumber">101</span></dt><dd>Match VMID and Context ID. <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>.ContextID is a Context ID compared against <a href="AArch32-contextidr.html">CONTEXTIDR</a>, and <a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n&gt;</a>.VMID is a VMID  compared against <a href="AArch32-vttbr.html">VTTBR</a>.VMID.</dd><dt><span class="binarynumber">110</span></dt><dd>Match <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>. <a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n&gt;</a>.ContextID2 is a Context ID compared against <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>.</dd><dt><span class="binarynumber">111</span></dt><dd>Match Full Context ID. <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>.ContextID is compared against <a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a>, and <a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n&gt;</a>.ContextID2 is compared against <a href="AArch64-contextidr_el2.html">CONTEXTIDR_EL2</a>.</dd></dl>
                </li>
                <li>
                  BT[0]: Enable linking.
                </li>
              </ul>
            
              <p>Constraints on breakpoint programming mean some values are reserved under certain conditions. For more information, see <span class="xref">'Reserved DBGBCR&lt;n&gt;.BT values' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="LBN">LBN, bits [19:16]
                  </h4>
              <p>Linked breakpoint number. For Linked address matching breakpoints, this specifies the index of the Context-matching breakpoint linked to.</p>
            
              <p>For all other breakpoint types this field is ignored and reads of the register return an <span class="arm-defined-word">UNKNOWN</span> value.</p>
            
              <p>This field is ignored when the value of DBGBCR&lt;n&gt;.E is 0.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="SSC">SSC, bits [15:14]
                  </h4>
              <p>Security state control. Determines the Security states under which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the HMC and PMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information, including the effect of programming the fields to a reserved set of values, see <span class="xref">'Reserved DBGBCR&lt;n&gt;.{HMC, SSC, PMC} values' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            
              <p>For more information on the operation of the SSC, HMC, and PMC fields, see <span class="xref">'Execution conditions for which a breakpoint generates Breakpoint exceptions' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="HMC">HMC, bit [13]
              </h4>
              <p>Higher mode control. Determines the debug perspective for deciding when a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and PMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see the SSC, bits [15:14] description.</p>
            
              <p>For more information on the operation of the SSC, HMC, and PMC fields, see <span class="xref">'Execution conditions for which a breakpoint generates Breakpoint exceptions' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [12:9]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="BAS">BAS, bits [8:5]
                  </h4>
              <p>Byte address select. Defines which half-words an address-matching breakpoint matches, regardless of the instruction set and Execution state.</p>
            
              <p>The permitted values depend on the breakpoint type.</p>
            
              <p>For Address match breakpoints, the permitted values are:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>BAS</th>
                      <th>Match instruction at</th>
                      <th>Constraint for debuggers</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0011</span>
                      </td>
                      <td>
                        <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>
                      </td>
                      <td>Use for T32 instructions.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1100</span>
                      </td>
                      <td><a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>+2</td>
                      <td>Use for T32 instructions.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1111</span>
                      </td>
                      <td>
                        <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>
                      </td>
                      <td>Use for A32 instructions.</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>All other values are reserved. For more information, see <span class="xref">'Reserved DBGBCR&lt;n&gt;.BAS values' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            
              <p>For more information on using the BAS field in Address Match breakpoints, see <span class="xref">'Using the BAS field in Address Match breakpoints' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            
              <p>For Address mismatch breakpoints in an AArch32 stage 1 translation regime, the permitted values are:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>BAS</th>
                      <th>Step instruction at</th>
                      <th>Constraint for debuggers</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="binarynumber">0000</span>
                      </td>
                      <td>-</td>
                      <td>Use for a match anywhere breakpoint.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">0011</span>
                      </td>
                      <td>
                        <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>
                      </td>
                      <td>Use for stepping T32 instructions.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1100</span>
                      </td>
                      <td><a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>+2</td>
                      <td>Use for stepping T32 instructions.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="binarynumber">1111</span>
                      </td>
                      <td>
                        <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>
                      </td>
                      <td>Use for stepping A32 instructions.</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>All other values are reserved. For more information, see <span class="xref">'Reserved DBGBCR&lt;n&gt;.BAS values' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            
              <p>For more information on using the BAS field in address mismatch breakpoints, see <span class="xref">'Using the BAS field in Address Match breakpoints' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            
              <p>For Context matching breakpoints, this field is <span class="arm-defined-word">RES1</span> and ignored.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [4:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PMC">PMC, bits [2:1]
                  </h4>
              <p>Privilege mode control. Determines the Exception level or levels at which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and HMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see the DBGBCR&lt;n&gt;.SSC description.</p>
            
              <p>For more information on the operation of the SSC, HMC, and PMC fields, see <span class="xref">'Execution conditions for which a breakpoint generates Breakpoint exceptions' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="E">E, bit [0]
              </h4>
              <p>Enable breakpoint <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>. Possible values are:</p>
            <table class="valuetable"><tr><th>E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Breakpoint disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Breakpoint enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><div class="access_mechanisms"><h2>Accessing the DBGBCR&lt;n&gt;</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, 
                &lt;CRm&gt;, 5</td><td>000</td><td>101</td><td>0000</td><td>1110</td><td>n&lt;3:0&gt;
      </td></tr></table><ul><li>&lt;CRm&gt; is in the range c0 - c15.</li></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="ext-edscr.html">EDSCR</a>.TDA==1, and <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK==0, accesses to this register from PL1 and PL2 are trapped to Debug state.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hdcr.html">HDCR</a>.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
