-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity calculateLayer34_generic_tanh_double_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    t_in : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of calculateLayer34_generic_tanh_double_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_3FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_BFF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_4000000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_4036000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000110110000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv11_3C8 : STD_LOGIC_VECTOR (10 downto 0) := "01111001000";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv11_3E5 : STD_LOGIC_VECTOR (10 downto 0) := "01111100101";
    constant ap_const_lv11_3E4 : STD_LOGIC_VECTOR (10 downto 0) := "01111100100";
    constant ap_const_lv64_8000000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_7FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal expx_reg_58_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal expx_reg_58_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_133_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_148 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln824_reg_368 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_343_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_166_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_reg_348 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_1_fu_180_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_1_reg_353 : STD_LOGIC_VECTOR (62 downto 0);
    signal abst_in_fu_188_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal abst_in_reg_358 : STD_LOGIC_VECTOR (63 downto 0);
    signal abst_in_reg_358_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal abst_in_reg_358_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal abst_in_reg_358_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln824_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_reg_368_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_reg_372_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_376_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln828_reg_380_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_385_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln840_1_reg_389_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_98_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_reg_399 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_3_fu_247_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_3_reg_404 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_2_fu_258_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_411_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln10_reg_415_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_fu_295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln9_reg_419_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_129_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_exp_generic_double_s_fu_87_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_111_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_117_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add2_reg_438 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln95_fu_305_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln95_reg_443 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln95_1_fu_311_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln67_fu_315_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_exp_generic_double_s_fu_87_ap_start : STD_LOGIC;
    signal grp_exp_generic_double_s_fu_87_ap_done : STD_LOGIC;
    signal grp_exp_generic_double_s_fu_87_ap_idle : STD_LOGIC;
    signal grp_exp_generic_double_s_fu_87_ap_ready : STD_LOGIC;
    signal grp_exp_generic_double_s_fu_87_ap_ce : STD_LOGIC;
    signal ap_predicate_op90_call_state6 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call0 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call0 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call0 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call0 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call0 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call0 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call0 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call0 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call0 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call0 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call0 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call0 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call0 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call0 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call0 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call0 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28_ignore_call0 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29_ignore_call0 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30_ignore_call0 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31_ignore_call0 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32_ignore_call0 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33_ignore_call0 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34_ignore_call0 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35_ignore_call0 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36_ignore_call0 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37_ignore_call0 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp90 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter12_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter13_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter14_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter15_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter16_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter17_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter18_expx_reg_58 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_resultf_3_phi_fu_74_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter12_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter13_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter14_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter15_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter16_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter17_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter18_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter19_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter20_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter21_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter22_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter23_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter24_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter25_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter26_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter27_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter28_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter29_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter30_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter31_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter32_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter33_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter34_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter35_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter36_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter37_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter38_resultf_3_reg_70 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_123_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_exp_generic_double_s_fu_87_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op90_call_state6_state5 : BOOLEAN;
    signal grp_fu_103_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_133_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_266_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal data_V_fu_154_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_fu_184_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_176_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln824_1_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln824_2_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_fu_235_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_103_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_107_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal data_V_1_fu_254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln844_fu_277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln832_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln95_fu_301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln112_fu_322_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln112_fu_326_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln112_1_fu_332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_98_ce : STD_LOGIC;
    signal grp_fu_103_ce : STD_LOGIC;
    signal grp_fu_107_ce : STD_LOGIC;
    signal grp_fu_111_ce : STD_LOGIC;
    signal grp_fu_117_ce : STD_LOGIC;
    signal grp_fu_123_ce : STD_LOGIC;
    signal grp_fu_129_ce : STD_LOGIC;
    signal grp_fu_133_ce : STD_LOGIC;
    signal grp_fu_138_ce : STD_LOGIC;
    signal ap_predicate_op56_dcmp_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to37 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_664 : BOOLEAN;
    signal ap_condition_1021 : BOOLEAN;
    signal ap_condition_1155 : BOOLEAN;
    signal ap_condition_957 : BOOLEAN;
    signal ap_condition_1139 : BOOLEAN;
    signal ap_condition_1118 : BOOLEAN;
    signal ap_condition_1126 : BOOLEAN;
    signal ap_condition_623 : BOOLEAN;
    signal ap_condition_981 : BOOLEAN;
    signal ap_condition_1900 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component calculateLayer34_exp_generic_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calculateLayer34_dadd_64ns_64ns_64_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calculateLayer34_dsub_64ns_64ns_64_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calculateLayer34_dmul_64ns_64ns_64_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calculateLayer34_ddiv_64ns_64ns_64_13_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calculateLayer34_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_exp_generic_double_s_fu_87 : component calculateLayer34_exp_generic_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_generic_double_s_fu_87_ap_start,
        ap_done => grp_exp_generic_double_s_fu_87_ap_done,
        ap_idle => grp_exp_generic_double_s_fu_87_ap_idle,
        ap_ready => grp_exp_generic_double_s_fu_87_ap_ready,
        ap_ce => grp_exp_generic_double_s_fu_87_ap_ce,
        x => x_3_reg_404,
        ap_return => grp_exp_generic_double_s_fu_87_ap_return);

    dadd_64ns_64ns_64_4_full_dsp_1_U15 : component calculateLayer34_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => abst_in_fu_188_p1,
        din1 => ap_const_lv64_3FF0000000000000,
        ce => grp_fu_98_ce,
        dout => grp_fu_98_p2);

    dsub_64ns_64ns_64_4_full_dsp_1_U16 : component calculateLayer34_dsub_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_103_p0,
        din1 => abst_in_reg_358,
        ce => grp_fu_103_ce,
        dout => grp_fu_103_p2);

    dadd_64ns_64ns_64_4_full_dsp_1_U17 : component calculateLayer34_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => abst_in_reg_358,
        din1 => abst_in_reg_358,
        ce => grp_fu_107_ce,
        dout => grp_fu_107_p2);

    dadd_64ns_64ns_64_4_full_dsp_1_U18 : component calculateLayer34_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_exp_generic_double_s_fu_87_ap_return,
        din1 => ap_const_lv64_BFF0000000000000,
        ce => grp_fu_111_ce,
        dout => grp_fu_111_p2);

    dadd_64ns_64ns_64_4_full_dsp_1_U19 : component calculateLayer34_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_reg_pp0_iter18_expx_reg_58,
        din1 => ap_const_lv64_4000000000000000,
        ce => grp_fu_117_ce,
        dout => grp_fu_117_p2);

    dsub_64ns_64ns_64_4_full_dsp_1_U20 : component calculateLayer34_dsub_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_3FF0000000000000,
        din1 => reg_148,
        ce => grp_fu_123_ce,
        dout => grp_fu_123_p2);

    dmul_64ns_64ns_64_4_max_dsp_1_U21 : component calculateLayer34_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => abst_in_reg_358_pp0_iter3_reg,
        din1 => add_reg_399,
        ce => grp_fu_129_ce,
        dout => grp_fu_129_p2);

    ddiv_64ns_64ns_64_13_no_dsp_1_U22 : component calculateLayer34_ddiv_64ns_64ns_64_13_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_133_p0,
        din1 => add2_reg_438,
        ce => grp_fu_133_ce,
        dout => grp_fu_133_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U23 : component calculateLayer34_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => abst_in_fu_188_p1,
        din1 => ap_const_lv64_4036000000000000,
        ce => grp_fu_138_ce,
        opcode => ap_const_lv5_4,
        dout => grp_fu_138_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_generic_double_s_fu_87_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_generic_double_s_fu_87_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_predicate_op90_call_state6_state5 = ap_const_boolean_1))) then 
                    grp_exp_generic_double_s_fu_87_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_generic_double_s_fu_87_ap_ready = ap_const_logic_1)) then 
                    grp_exp_generic_double_s_fu_87_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter18_expx_reg_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1021)) then
                if ((ap_const_boolean_1 = ap_condition_664)) then 
                    ap_phi_reg_pp0_iter18_expx_reg_58 <= grp_fu_111_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter18_expx_reg_58 <= ap_phi_reg_pp0_iter17_expx_reg_58;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_resultf_3_reg_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_957)) then
                if ((ap_const_boolean_1 = ap_condition_1155)) then 
                    ap_phi_reg_pp0_iter2_resultf_3_reg_70 <= ap_const_lv64_3FF0000000000000;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_resultf_3_reg_70 <= ap_phi_reg_pp0_iter1_resultf_3_reg_70;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter36_resultf_3_reg_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1118)) then
                if ((ap_const_boolean_1 = ap_condition_1139)) then 
                    ap_phi_reg_pp0_iter36_resultf_3_reg_70 <= reg_148;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter36_resultf_3_reg_70 <= ap_phi_reg_pp0_iter35_resultf_3_reg_70;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter38_resultf_3_reg_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1126)) then
                if ((icmp_ln824_reg_368_pp0_iter36_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter38_resultf_3_reg_70 <= select_ln67_fu_315_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter38_resultf_3_reg_70 <= ap_phi_reg_pp0_iter37_resultf_3_reg_70;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_expx_reg_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((xor_ln10_fu_283_p2 = ap_const_lv1_1) and (p_Result_2_fu_258_p3 = ap_const_lv1_0) and (tmp_5_reg_385_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln840_reg_372_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter3_reg) and (ap_const_logic_1 = ap_ce)) or ((xor_ln9_fu_295_p2 = ap_const_lv1_1) and (p_Result_2_fu_258_p3 = ap_const_lv1_1) and (tmp_5_reg_385_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln840_reg_372_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter3_reg) and (ap_const_logic_1 = ap_ce)))) then 
                ap_phi_reg_pp0_iter5_expx_reg_58 <= x_3_fu_247_p3;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
                ap_phi_reg_pp0_iter5_expx_reg_58 <= ap_phi_reg_pp0_iter4_expx_reg_58;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_resultf_3_reg_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_981)) then
                if ((ap_const_boolean_1 = ap_condition_623)) then 
                    ap_phi_reg_pp0_iter8_resultf_3_reg_70 <= grp_fu_129_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter8_resultf_3_reg_70 <= ap_phi_reg_pp0_iter7_resultf_3_reg_70;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    abst_in_reg_358(62 downto 0) <= abst_in_fu_188_p1(62 downto 0);
                    abst_in_reg_358_pp0_iter1_reg(62 downto 0) <= abst_in_reg_358(62 downto 0);
                and_ln75_reg_376_pp0_iter1_reg <= and_ln75_reg_376;
                icmp_ln824_reg_368 <= icmp_ln824_fu_194_p2;
                icmp_ln824_reg_368_pp0_iter1_reg <= icmp_ln824_reg_368;
                icmp_ln828_reg_380_pp0_iter1_reg <= icmp_ln828_reg_380;
                icmp_ln840_reg_372_pp0_iter1_reg <= icmp_ln840_reg_372;
                p_Result_1_reg_353 <= p_Result_1_fu_180_p1;
                p_Result_s_reg_343 <= data_V_fu_154_p1(63 downto 63);
                p_Result_s_reg_343_pp0_iter1_reg <= p_Result_s_reg_343;
                tmp_7_reg_348 <= data_V_fu_154_p1(62 downto 52);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                    abst_in_reg_358_pp0_iter2_reg(62 downto 0) <= abst_in_reg_358_pp0_iter1_reg(62 downto 0);
                    abst_in_reg_358_pp0_iter3_reg(62 downto 0) <= abst_in_reg_358_pp0_iter2_reg(62 downto 0);
                and_ln75_reg_376_pp0_iter10_reg <= and_ln75_reg_376_pp0_iter9_reg;
                and_ln75_reg_376_pp0_iter11_reg <= and_ln75_reg_376_pp0_iter10_reg;
                and_ln75_reg_376_pp0_iter12_reg <= and_ln75_reg_376_pp0_iter11_reg;
                and_ln75_reg_376_pp0_iter13_reg <= and_ln75_reg_376_pp0_iter12_reg;
                and_ln75_reg_376_pp0_iter14_reg <= and_ln75_reg_376_pp0_iter13_reg;
                and_ln75_reg_376_pp0_iter15_reg <= and_ln75_reg_376_pp0_iter14_reg;
                and_ln75_reg_376_pp0_iter16_reg <= and_ln75_reg_376_pp0_iter15_reg;
                and_ln75_reg_376_pp0_iter17_reg <= and_ln75_reg_376_pp0_iter16_reg;
                and_ln75_reg_376_pp0_iter18_reg <= and_ln75_reg_376_pp0_iter17_reg;
                and_ln75_reg_376_pp0_iter19_reg <= and_ln75_reg_376_pp0_iter18_reg;
                and_ln75_reg_376_pp0_iter20_reg <= and_ln75_reg_376_pp0_iter19_reg;
                and_ln75_reg_376_pp0_iter21_reg <= and_ln75_reg_376_pp0_iter20_reg;
                and_ln75_reg_376_pp0_iter22_reg <= and_ln75_reg_376_pp0_iter21_reg;
                and_ln75_reg_376_pp0_iter23_reg <= and_ln75_reg_376_pp0_iter22_reg;
                and_ln75_reg_376_pp0_iter24_reg <= and_ln75_reg_376_pp0_iter23_reg;
                and_ln75_reg_376_pp0_iter25_reg <= and_ln75_reg_376_pp0_iter24_reg;
                and_ln75_reg_376_pp0_iter26_reg <= and_ln75_reg_376_pp0_iter25_reg;
                and_ln75_reg_376_pp0_iter27_reg <= and_ln75_reg_376_pp0_iter26_reg;
                and_ln75_reg_376_pp0_iter28_reg <= and_ln75_reg_376_pp0_iter27_reg;
                and_ln75_reg_376_pp0_iter29_reg <= and_ln75_reg_376_pp0_iter28_reg;
                and_ln75_reg_376_pp0_iter2_reg <= and_ln75_reg_376_pp0_iter1_reg;
                and_ln75_reg_376_pp0_iter30_reg <= and_ln75_reg_376_pp0_iter29_reg;
                and_ln75_reg_376_pp0_iter31_reg <= and_ln75_reg_376_pp0_iter30_reg;
                and_ln75_reg_376_pp0_iter32_reg <= and_ln75_reg_376_pp0_iter31_reg;
                and_ln75_reg_376_pp0_iter33_reg <= and_ln75_reg_376_pp0_iter32_reg;
                and_ln75_reg_376_pp0_iter34_reg <= and_ln75_reg_376_pp0_iter33_reg;
                and_ln75_reg_376_pp0_iter35_reg <= and_ln75_reg_376_pp0_iter34_reg;
                and_ln75_reg_376_pp0_iter36_reg <= and_ln75_reg_376_pp0_iter35_reg;
                and_ln75_reg_376_pp0_iter37_reg <= and_ln75_reg_376_pp0_iter36_reg;
                and_ln75_reg_376_pp0_iter3_reg <= and_ln75_reg_376_pp0_iter2_reg;
                and_ln75_reg_376_pp0_iter4_reg <= and_ln75_reg_376_pp0_iter3_reg;
                and_ln75_reg_376_pp0_iter5_reg <= and_ln75_reg_376_pp0_iter4_reg;
                and_ln75_reg_376_pp0_iter6_reg <= and_ln75_reg_376_pp0_iter5_reg;
                and_ln75_reg_376_pp0_iter7_reg <= and_ln75_reg_376_pp0_iter6_reg;
                and_ln75_reg_376_pp0_iter8_reg <= and_ln75_reg_376_pp0_iter7_reg;
                and_ln75_reg_376_pp0_iter9_reg <= and_ln75_reg_376_pp0_iter8_reg;
                expx_reg_58_pp0_iter19_reg <= expx_reg_58;
                expx_reg_58_pp0_iter20_reg <= expx_reg_58_pp0_iter19_reg;
                icmp_ln824_reg_368_pp0_iter10_reg <= icmp_ln824_reg_368_pp0_iter9_reg;
                icmp_ln824_reg_368_pp0_iter11_reg <= icmp_ln824_reg_368_pp0_iter10_reg;
                icmp_ln824_reg_368_pp0_iter12_reg <= icmp_ln824_reg_368_pp0_iter11_reg;
                icmp_ln824_reg_368_pp0_iter13_reg <= icmp_ln824_reg_368_pp0_iter12_reg;
                icmp_ln824_reg_368_pp0_iter14_reg <= icmp_ln824_reg_368_pp0_iter13_reg;
                icmp_ln824_reg_368_pp0_iter15_reg <= icmp_ln824_reg_368_pp0_iter14_reg;
                icmp_ln824_reg_368_pp0_iter16_reg <= icmp_ln824_reg_368_pp0_iter15_reg;
                icmp_ln824_reg_368_pp0_iter17_reg <= icmp_ln824_reg_368_pp0_iter16_reg;
                icmp_ln824_reg_368_pp0_iter18_reg <= icmp_ln824_reg_368_pp0_iter17_reg;
                icmp_ln824_reg_368_pp0_iter19_reg <= icmp_ln824_reg_368_pp0_iter18_reg;
                icmp_ln824_reg_368_pp0_iter20_reg <= icmp_ln824_reg_368_pp0_iter19_reg;
                icmp_ln824_reg_368_pp0_iter21_reg <= icmp_ln824_reg_368_pp0_iter20_reg;
                icmp_ln824_reg_368_pp0_iter22_reg <= icmp_ln824_reg_368_pp0_iter21_reg;
                icmp_ln824_reg_368_pp0_iter23_reg <= icmp_ln824_reg_368_pp0_iter22_reg;
                icmp_ln824_reg_368_pp0_iter24_reg <= icmp_ln824_reg_368_pp0_iter23_reg;
                icmp_ln824_reg_368_pp0_iter25_reg <= icmp_ln824_reg_368_pp0_iter24_reg;
                icmp_ln824_reg_368_pp0_iter26_reg <= icmp_ln824_reg_368_pp0_iter25_reg;
                icmp_ln824_reg_368_pp0_iter27_reg <= icmp_ln824_reg_368_pp0_iter26_reg;
                icmp_ln824_reg_368_pp0_iter28_reg <= icmp_ln824_reg_368_pp0_iter27_reg;
                icmp_ln824_reg_368_pp0_iter29_reg <= icmp_ln824_reg_368_pp0_iter28_reg;
                icmp_ln824_reg_368_pp0_iter2_reg <= icmp_ln824_reg_368_pp0_iter1_reg;
                icmp_ln824_reg_368_pp0_iter30_reg <= icmp_ln824_reg_368_pp0_iter29_reg;
                icmp_ln824_reg_368_pp0_iter31_reg <= icmp_ln824_reg_368_pp0_iter30_reg;
                icmp_ln824_reg_368_pp0_iter32_reg <= icmp_ln824_reg_368_pp0_iter31_reg;
                icmp_ln824_reg_368_pp0_iter33_reg <= icmp_ln824_reg_368_pp0_iter32_reg;
                icmp_ln824_reg_368_pp0_iter34_reg <= icmp_ln824_reg_368_pp0_iter33_reg;
                icmp_ln824_reg_368_pp0_iter35_reg <= icmp_ln824_reg_368_pp0_iter34_reg;
                icmp_ln824_reg_368_pp0_iter36_reg <= icmp_ln824_reg_368_pp0_iter35_reg;
                icmp_ln824_reg_368_pp0_iter37_reg <= icmp_ln824_reg_368_pp0_iter36_reg;
                icmp_ln824_reg_368_pp0_iter3_reg <= icmp_ln824_reg_368_pp0_iter2_reg;
                icmp_ln824_reg_368_pp0_iter4_reg <= icmp_ln824_reg_368_pp0_iter3_reg;
                icmp_ln824_reg_368_pp0_iter5_reg <= icmp_ln824_reg_368_pp0_iter4_reg;
                icmp_ln824_reg_368_pp0_iter6_reg <= icmp_ln824_reg_368_pp0_iter5_reg;
                icmp_ln824_reg_368_pp0_iter7_reg <= icmp_ln824_reg_368_pp0_iter6_reg;
                icmp_ln824_reg_368_pp0_iter8_reg <= icmp_ln824_reg_368_pp0_iter7_reg;
                icmp_ln824_reg_368_pp0_iter9_reg <= icmp_ln824_reg_368_pp0_iter8_reg;
                icmp_ln828_reg_380_pp0_iter10_reg <= icmp_ln828_reg_380_pp0_iter9_reg;
                icmp_ln828_reg_380_pp0_iter11_reg <= icmp_ln828_reg_380_pp0_iter10_reg;
                icmp_ln828_reg_380_pp0_iter12_reg <= icmp_ln828_reg_380_pp0_iter11_reg;
                icmp_ln828_reg_380_pp0_iter13_reg <= icmp_ln828_reg_380_pp0_iter12_reg;
                icmp_ln828_reg_380_pp0_iter14_reg <= icmp_ln828_reg_380_pp0_iter13_reg;
                icmp_ln828_reg_380_pp0_iter15_reg <= icmp_ln828_reg_380_pp0_iter14_reg;
                icmp_ln828_reg_380_pp0_iter16_reg <= icmp_ln828_reg_380_pp0_iter15_reg;
                icmp_ln828_reg_380_pp0_iter17_reg <= icmp_ln828_reg_380_pp0_iter16_reg;
                icmp_ln828_reg_380_pp0_iter18_reg <= icmp_ln828_reg_380_pp0_iter17_reg;
                icmp_ln828_reg_380_pp0_iter19_reg <= icmp_ln828_reg_380_pp0_iter18_reg;
                icmp_ln828_reg_380_pp0_iter20_reg <= icmp_ln828_reg_380_pp0_iter19_reg;
                icmp_ln828_reg_380_pp0_iter21_reg <= icmp_ln828_reg_380_pp0_iter20_reg;
                icmp_ln828_reg_380_pp0_iter22_reg <= icmp_ln828_reg_380_pp0_iter21_reg;
                icmp_ln828_reg_380_pp0_iter23_reg <= icmp_ln828_reg_380_pp0_iter22_reg;
                icmp_ln828_reg_380_pp0_iter24_reg <= icmp_ln828_reg_380_pp0_iter23_reg;
                icmp_ln828_reg_380_pp0_iter25_reg <= icmp_ln828_reg_380_pp0_iter24_reg;
                icmp_ln828_reg_380_pp0_iter26_reg <= icmp_ln828_reg_380_pp0_iter25_reg;
                icmp_ln828_reg_380_pp0_iter27_reg <= icmp_ln828_reg_380_pp0_iter26_reg;
                icmp_ln828_reg_380_pp0_iter28_reg <= icmp_ln828_reg_380_pp0_iter27_reg;
                icmp_ln828_reg_380_pp0_iter29_reg <= icmp_ln828_reg_380_pp0_iter28_reg;
                icmp_ln828_reg_380_pp0_iter2_reg <= icmp_ln828_reg_380_pp0_iter1_reg;
                icmp_ln828_reg_380_pp0_iter30_reg <= icmp_ln828_reg_380_pp0_iter29_reg;
                icmp_ln828_reg_380_pp0_iter31_reg <= icmp_ln828_reg_380_pp0_iter30_reg;
                icmp_ln828_reg_380_pp0_iter32_reg <= icmp_ln828_reg_380_pp0_iter31_reg;
                icmp_ln828_reg_380_pp0_iter33_reg <= icmp_ln828_reg_380_pp0_iter32_reg;
                icmp_ln828_reg_380_pp0_iter34_reg <= icmp_ln828_reg_380_pp0_iter33_reg;
                icmp_ln828_reg_380_pp0_iter35_reg <= icmp_ln828_reg_380_pp0_iter34_reg;
                icmp_ln828_reg_380_pp0_iter36_reg <= icmp_ln828_reg_380_pp0_iter35_reg;
                icmp_ln828_reg_380_pp0_iter3_reg <= icmp_ln828_reg_380_pp0_iter2_reg;
                icmp_ln828_reg_380_pp0_iter4_reg <= icmp_ln828_reg_380_pp0_iter3_reg;
                icmp_ln828_reg_380_pp0_iter5_reg <= icmp_ln828_reg_380_pp0_iter4_reg;
                icmp_ln828_reg_380_pp0_iter6_reg <= icmp_ln828_reg_380_pp0_iter5_reg;
                icmp_ln828_reg_380_pp0_iter7_reg <= icmp_ln828_reg_380_pp0_iter6_reg;
                icmp_ln828_reg_380_pp0_iter8_reg <= icmp_ln828_reg_380_pp0_iter7_reg;
                icmp_ln828_reg_380_pp0_iter9_reg <= icmp_ln828_reg_380_pp0_iter8_reg;
                icmp_ln840_1_reg_389_pp0_iter10_reg <= icmp_ln840_1_reg_389_pp0_iter9_reg;
                icmp_ln840_1_reg_389_pp0_iter11_reg <= icmp_ln840_1_reg_389_pp0_iter10_reg;
                icmp_ln840_1_reg_389_pp0_iter12_reg <= icmp_ln840_1_reg_389_pp0_iter11_reg;
                icmp_ln840_1_reg_389_pp0_iter13_reg <= icmp_ln840_1_reg_389_pp0_iter12_reg;
                icmp_ln840_1_reg_389_pp0_iter14_reg <= icmp_ln840_1_reg_389_pp0_iter13_reg;
                icmp_ln840_1_reg_389_pp0_iter15_reg <= icmp_ln840_1_reg_389_pp0_iter14_reg;
                icmp_ln840_1_reg_389_pp0_iter16_reg <= icmp_ln840_1_reg_389_pp0_iter15_reg;
                icmp_ln840_1_reg_389_pp0_iter17_reg <= icmp_ln840_1_reg_389_pp0_iter16_reg;
                icmp_ln840_1_reg_389_pp0_iter18_reg <= icmp_ln840_1_reg_389_pp0_iter17_reg;
                icmp_ln840_1_reg_389_pp0_iter19_reg <= icmp_ln840_1_reg_389_pp0_iter18_reg;
                icmp_ln840_1_reg_389_pp0_iter20_reg <= icmp_ln840_1_reg_389_pp0_iter19_reg;
                icmp_ln840_1_reg_389_pp0_iter21_reg <= icmp_ln840_1_reg_389_pp0_iter20_reg;
                icmp_ln840_1_reg_389_pp0_iter22_reg <= icmp_ln840_1_reg_389_pp0_iter21_reg;
                icmp_ln840_1_reg_389_pp0_iter23_reg <= icmp_ln840_1_reg_389_pp0_iter22_reg;
                icmp_ln840_1_reg_389_pp0_iter24_reg <= icmp_ln840_1_reg_389_pp0_iter23_reg;
                icmp_ln840_1_reg_389_pp0_iter25_reg <= icmp_ln840_1_reg_389_pp0_iter24_reg;
                icmp_ln840_1_reg_389_pp0_iter26_reg <= icmp_ln840_1_reg_389_pp0_iter25_reg;
                icmp_ln840_1_reg_389_pp0_iter27_reg <= icmp_ln840_1_reg_389_pp0_iter26_reg;
                icmp_ln840_1_reg_389_pp0_iter28_reg <= icmp_ln840_1_reg_389_pp0_iter27_reg;
                icmp_ln840_1_reg_389_pp0_iter29_reg <= icmp_ln840_1_reg_389_pp0_iter28_reg;
                icmp_ln840_1_reg_389_pp0_iter2_reg <= icmp_ln840_1_reg_389;
                icmp_ln840_1_reg_389_pp0_iter30_reg <= icmp_ln840_1_reg_389_pp0_iter29_reg;
                icmp_ln840_1_reg_389_pp0_iter31_reg <= icmp_ln840_1_reg_389_pp0_iter30_reg;
                icmp_ln840_1_reg_389_pp0_iter32_reg <= icmp_ln840_1_reg_389_pp0_iter31_reg;
                icmp_ln840_1_reg_389_pp0_iter33_reg <= icmp_ln840_1_reg_389_pp0_iter32_reg;
                icmp_ln840_1_reg_389_pp0_iter34_reg <= icmp_ln840_1_reg_389_pp0_iter33_reg;
                icmp_ln840_1_reg_389_pp0_iter35_reg <= icmp_ln840_1_reg_389_pp0_iter34_reg;
                icmp_ln840_1_reg_389_pp0_iter36_reg <= icmp_ln840_1_reg_389_pp0_iter35_reg;
                icmp_ln840_1_reg_389_pp0_iter37_reg <= icmp_ln840_1_reg_389_pp0_iter36_reg;
                icmp_ln840_1_reg_389_pp0_iter3_reg <= icmp_ln840_1_reg_389_pp0_iter2_reg;
                icmp_ln840_1_reg_389_pp0_iter4_reg <= icmp_ln840_1_reg_389_pp0_iter3_reg;
                icmp_ln840_1_reg_389_pp0_iter5_reg <= icmp_ln840_1_reg_389_pp0_iter4_reg;
                icmp_ln840_1_reg_389_pp0_iter6_reg <= icmp_ln840_1_reg_389_pp0_iter5_reg;
                icmp_ln840_1_reg_389_pp0_iter7_reg <= icmp_ln840_1_reg_389_pp0_iter6_reg;
                icmp_ln840_1_reg_389_pp0_iter8_reg <= icmp_ln840_1_reg_389_pp0_iter7_reg;
                icmp_ln840_1_reg_389_pp0_iter9_reg <= icmp_ln840_1_reg_389_pp0_iter8_reg;
                icmp_ln840_reg_372_pp0_iter10_reg <= icmp_ln840_reg_372_pp0_iter9_reg;
                icmp_ln840_reg_372_pp0_iter11_reg <= icmp_ln840_reg_372_pp0_iter10_reg;
                icmp_ln840_reg_372_pp0_iter12_reg <= icmp_ln840_reg_372_pp0_iter11_reg;
                icmp_ln840_reg_372_pp0_iter13_reg <= icmp_ln840_reg_372_pp0_iter12_reg;
                icmp_ln840_reg_372_pp0_iter14_reg <= icmp_ln840_reg_372_pp0_iter13_reg;
                icmp_ln840_reg_372_pp0_iter15_reg <= icmp_ln840_reg_372_pp0_iter14_reg;
                icmp_ln840_reg_372_pp0_iter16_reg <= icmp_ln840_reg_372_pp0_iter15_reg;
                icmp_ln840_reg_372_pp0_iter17_reg <= icmp_ln840_reg_372_pp0_iter16_reg;
                icmp_ln840_reg_372_pp0_iter18_reg <= icmp_ln840_reg_372_pp0_iter17_reg;
                icmp_ln840_reg_372_pp0_iter19_reg <= icmp_ln840_reg_372_pp0_iter18_reg;
                icmp_ln840_reg_372_pp0_iter20_reg <= icmp_ln840_reg_372_pp0_iter19_reg;
                icmp_ln840_reg_372_pp0_iter21_reg <= icmp_ln840_reg_372_pp0_iter20_reg;
                icmp_ln840_reg_372_pp0_iter22_reg <= icmp_ln840_reg_372_pp0_iter21_reg;
                icmp_ln840_reg_372_pp0_iter23_reg <= icmp_ln840_reg_372_pp0_iter22_reg;
                icmp_ln840_reg_372_pp0_iter24_reg <= icmp_ln840_reg_372_pp0_iter23_reg;
                icmp_ln840_reg_372_pp0_iter25_reg <= icmp_ln840_reg_372_pp0_iter24_reg;
                icmp_ln840_reg_372_pp0_iter26_reg <= icmp_ln840_reg_372_pp0_iter25_reg;
                icmp_ln840_reg_372_pp0_iter27_reg <= icmp_ln840_reg_372_pp0_iter26_reg;
                icmp_ln840_reg_372_pp0_iter28_reg <= icmp_ln840_reg_372_pp0_iter27_reg;
                icmp_ln840_reg_372_pp0_iter29_reg <= icmp_ln840_reg_372_pp0_iter28_reg;
                icmp_ln840_reg_372_pp0_iter2_reg <= icmp_ln840_reg_372_pp0_iter1_reg;
                icmp_ln840_reg_372_pp0_iter30_reg <= icmp_ln840_reg_372_pp0_iter29_reg;
                icmp_ln840_reg_372_pp0_iter31_reg <= icmp_ln840_reg_372_pp0_iter30_reg;
                icmp_ln840_reg_372_pp0_iter32_reg <= icmp_ln840_reg_372_pp0_iter31_reg;
                icmp_ln840_reg_372_pp0_iter33_reg <= icmp_ln840_reg_372_pp0_iter32_reg;
                icmp_ln840_reg_372_pp0_iter34_reg <= icmp_ln840_reg_372_pp0_iter33_reg;
                icmp_ln840_reg_372_pp0_iter35_reg <= icmp_ln840_reg_372_pp0_iter34_reg;
                icmp_ln840_reg_372_pp0_iter36_reg <= icmp_ln840_reg_372_pp0_iter35_reg;
                icmp_ln840_reg_372_pp0_iter37_reg <= icmp_ln840_reg_372_pp0_iter36_reg;
                icmp_ln840_reg_372_pp0_iter3_reg <= icmp_ln840_reg_372_pp0_iter2_reg;
                icmp_ln840_reg_372_pp0_iter4_reg <= icmp_ln840_reg_372_pp0_iter3_reg;
                icmp_ln840_reg_372_pp0_iter5_reg <= icmp_ln840_reg_372_pp0_iter4_reg;
                icmp_ln840_reg_372_pp0_iter6_reg <= icmp_ln840_reg_372_pp0_iter5_reg;
                icmp_ln840_reg_372_pp0_iter7_reg <= icmp_ln840_reg_372_pp0_iter6_reg;
                icmp_ln840_reg_372_pp0_iter8_reg <= icmp_ln840_reg_372_pp0_iter7_reg;
                icmp_ln840_reg_372_pp0_iter9_reg <= icmp_ln840_reg_372_pp0_iter8_reg;
                p_Result_2_reg_411_pp0_iter10_reg <= p_Result_2_reg_411_pp0_iter9_reg;
                p_Result_2_reg_411_pp0_iter11_reg <= p_Result_2_reg_411_pp0_iter10_reg;
                p_Result_2_reg_411_pp0_iter12_reg <= p_Result_2_reg_411_pp0_iter11_reg;
                p_Result_2_reg_411_pp0_iter13_reg <= p_Result_2_reg_411_pp0_iter12_reg;
                p_Result_2_reg_411_pp0_iter14_reg <= p_Result_2_reg_411_pp0_iter13_reg;
                p_Result_2_reg_411_pp0_iter15_reg <= p_Result_2_reg_411_pp0_iter14_reg;
                p_Result_2_reg_411_pp0_iter16_reg <= p_Result_2_reg_411_pp0_iter15_reg;
                p_Result_2_reg_411_pp0_iter5_reg <= p_Result_2_reg_411;
                p_Result_2_reg_411_pp0_iter6_reg <= p_Result_2_reg_411_pp0_iter5_reg;
                p_Result_2_reg_411_pp0_iter7_reg <= p_Result_2_reg_411_pp0_iter6_reg;
                p_Result_2_reg_411_pp0_iter8_reg <= p_Result_2_reg_411_pp0_iter7_reg;
                p_Result_2_reg_411_pp0_iter9_reg <= p_Result_2_reg_411_pp0_iter8_reg;
                p_Result_s_reg_343_pp0_iter10_reg <= p_Result_s_reg_343_pp0_iter9_reg;
                p_Result_s_reg_343_pp0_iter11_reg <= p_Result_s_reg_343_pp0_iter10_reg;
                p_Result_s_reg_343_pp0_iter12_reg <= p_Result_s_reg_343_pp0_iter11_reg;
                p_Result_s_reg_343_pp0_iter13_reg <= p_Result_s_reg_343_pp0_iter12_reg;
                p_Result_s_reg_343_pp0_iter14_reg <= p_Result_s_reg_343_pp0_iter13_reg;
                p_Result_s_reg_343_pp0_iter15_reg <= p_Result_s_reg_343_pp0_iter14_reg;
                p_Result_s_reg_343_pp0_iter16_reg <= p_Result_s_reg_343_pp0_iter15_reg;
                p_Result_s_reg_343_pp0_iter17_reg <= p_Result_s_reg_343_pp0_iter16_reg;
                p_Result_s_reg_343_pp0_iter18_reg <= p_Result_s_reg_343_pp0_iter17_reg;
                p_Result_s_reg_343_pp0_iter19_reg <= p_Result_s_reg_343_pp0_iter18_reg;
                p_Result_s_reg_343_pp0_iter20_reg <= p_Result_s_reg_343_pp0_iter19_reg;
                p_Result_s_reg_343_pp0_iter21_reg <= p_Result_s_reg_343_pp0_iter20_reg;
                p_Result_s_reg_343_pp0_iter22_reg <= p_Result_s_reg_343_pp0_iter21_reg;
                p_Result_s_reg_343_pp0_iter23_reg <= p_Result_s_reg_343_pp0_iter22_reg;
                p_Result_s_reg_343_pp0_iter24_reg <= p_Result_s_reg_343_pp0_iter23_reg;
                p_Result_s_reg_343_pp0_iter25_reg <= p_Result_s_reg_343_pp0_iter24_reg;
                p_Result_s_reg_343_pp0_iter26_reg <= p_Result_s_reg_343_pp0_iter25_reg;
                p_Result_s_reg_343_pp0_iter27_reg <= p_Result_s_reg_343_pp0_iter26_reg;
                p_Result_s_reg_343_pp0_iter28_reg <= p_Result_s_reg_343_pp0_iter27_reg;
                p_Result_s_reg_343_pp0_iter29_reg <= p_Result_s_reg_343_pp0_iter28_reg;
                p_Result_s_reg_343_pp0_iter2_reg <= p_Result_s_reg_343_pp0_iter1_reg;
                p_Result_s_reg_343_pp0_iter30_reg <= p_Result_s_reg_343_pp0_iter29_reg;
                p_Result_s_reg_343_pp0_iter31_reg <= p_Result_s_reg_343_pp0_iter30_reg;
                p_Result_s_reg_343_pp0_iter32_reg <= p_Result_s_reg_343_pp0_iter31_reg;
                p_Result_s_reg_343_pp0_iter33_reg <= p_Result_s_reg_343_pp0_iter32_reg;
                p_Result_s_reg_343_pp0_iter34_reg <= p_Result_s_reg_343_pp0_iter33_reg;
                p_Result_s_reg_343_pp0_iter35_reg <= p_Result_s_reg_343_pp0_iter34_reg;
                p_Result_s_reg_343_pp0_iter36_reg <= p_Result_s_reg_343_pp0_iter35_reg;
                p_Result_s_reg_343_pp0_iter37_reg <= p_Result_s_reg_343_pp0_iter36_reg;
                p_Result_s_reg_343_pp0_iter3_reg <= p_Result_s_reg_343_pp0_iter2_reg;
                p_Result_s_reg_343_pp0_iter4_reg <= p_Result_s_reg_343_pp0_iter3_reg;
                p_Result_s_reg_343_pp0_iter5_reg <= p_Result_s_reg_343_pp0_iter4_reg;
                p_Result_s_reg_343_pp0_iter6_reg <= p_Result_s_reg_343_pp0_iter5_reg;
                p_Result_s_reg_343_pp0_iter7_reg <= p_Result_s_reg_343_pp0_iter6_reg;
                p_Result_s_reg_343_pp0_iter8_reg <= p_Result_s_reg_343_pp0_iter7_reg;
                p_Result_s_reg_343_pp0_iter9_reg <= p_Result_s_reg_343_pp0_iter8_reg;
                tmp_5_reg_385_pp0_iter10_reg <= tmp_5_reg_385_pp0_iter9_reg;
                tmp_5_reg_385_pp0_iter11_reg <= tmp_5_reg_385_pp0_iter10_reg;
                tmp_5_reg_385_pp0_iter12_reg <= tmp_5_reg_385_pp0_iter11_reg;
                tmp_5_reg_385_pp0_iter13_reg <= tmp_5_reg_385_pp0_iter12_reg;
                tmp_5_reg_385_pp0_iter14_reg <= tmp_5_reg_385_pp0_iter13_reg;
                tmp_5_reg_385_pp0_iter15_reg <= tmp_5_reg_385_pp0_iter14_reg;
                tmp_5_reg_385_pp0_iter16_reg <= tmp_5_reg_385_pp0_iter15_reg;
                tmp_5_reg_385_pp0_iter17_reg <= tmp_5_reg_385_pp0_iter16_reg;
                tmp_5_reg_385_pp0_iter18_reg <= tmp_5_reg_385_pp0_iter17_reg;
                tmp_5_reg_385_pp0_iter19_reg <= tmp_5_reg_385_pp0_iter18_reg;
                tmp_5_reg_385_pp0_iter20_reg <= tmp_5_reg_385_pp0_iter19_reg;
                tmp_5_reg_385_pp0_iter21_reg <= tmp_5_reg_385_pp0_iter20_reg;
                tmp_5_reg_385_pp0_iter22_reg <= tmp_5_reg_385_pp0_iter21_reg;
                tmp_5_reg_385_pp0_iter23_reg <= tmp_5_reg_385_pp0_iter22_reg;
                tmp_5_reg_385_pp0_iter24_reg <= tmp_5_reg_385_pp0_iter23_reg;
                tmp_5_reg_385_pp0_iter25_reg <= tmp_5_reg_385_pp0_iter24_reg;
                tmp_5_reg_385_pp0_iter26_reg <= tmp_5_reg_385_pp0_iter25_reg;
                tmp_5_reg_385_pp0_iter27_reg <= tmp_5_reg_385_pp0_iter26_reg;
                tmp_5_reg_385_pp0_iter28_reg <= tmp_5_reg_385_pp0_iter27_reg;
                tmp_5_reg_385_pp0_iter29_reg <= tmp_5_reg_385_pp0_iter28_reg;
                tmp_5_reg_385_pp0_iter2_reg <= tmp_5_reg_385;
                tmp_5_reg_385_pp0_iter30_reg <= tmp_5_reg_385_pp0_iter29_reg;
                tmp_5_reg_385_pp0_iter31_reg <= tmp_5_reg_385_pp0_iter30_reg;
                tmp_5_reg_385_pp0_iter32_reg <= tmp_5_reg_385_pp0_iter31_reg;
                tmp_5_reg_385_pp0_iter33_reg <= tmp_5_reg_385_pp0_iter32_reg;
                tmp_5_reg_385_pp0_iter34_reg <= tmp_5_reg_385_pp0_iter33_reg;
                tmp_5_reg_385_pp0_iter35_reg <= tmp_5_reg_385_pp0_iter34_reg;
                tmp_5_reg_385_pp0_iter36_reg <= tmp_5_reg_385_pp0_iter35_reg;
                tmp_5_reg_385_pp0_iter37_reg <= tmp_5_reg_385_pp0_iter36_reg;
                tmp_5_reg_385_pp0_iter3_reg <= tmp_5_reg_385_pp0_iter2_reg;
                tmp_5_reg_385_pp0_iter4_reg <= tmp_5_reg_385_pp0_iter3_reg;
                tmp_5_reg_385_pp0_iter5_reg <= tmp_5_reg_385_pp0_iter4_reg;
                tmp_5_reg_385_pp0_iter6_reg <= tmp_5_reg_385_pp0_iter5_reg;
                tmp_5_reg_385_pp0_iter7_reg <= tmp_5_reg_385_pp0_iter6_reg;
                tmp_5_reg_385_pp0_iter8_reg <= tmp_5_reg_385_pp0_iter7_reg;
                tmp_5_reg_385_pp0_iter9_reg <= tmp_5_reg_385_pp0_iter8_reg;
                xor_ln10_reg_415_pp0_iter10_reg <= xor_ln10_reg_415_pp0_iter9_reg;
                xor_ln10_reg_415_pp0_iter11_reg <= xor_ln10_reg_415_pp0_iter10_reg;
                xor_ln10_reg_415_pp0_iter12_reg <= xor_ln10_reg_415_pp0_iter11_reg;
                xor_ln10_reg_415_pp0_iter13_reg <= xor_ln10_reg_415_pp0_iter12_reg;
                xor_ln10_reg_415_pp0_iter14_reg <= xor_ln10_reg_415_pp0_iter13_reg;
                xor_ln10_reg_415_pp0_iter15_reg <= xor_ln10_reg_415_pp0_iter14_reg;
                xor_ln10_reg_415_pp0_iter16_reg <= xor_ln10_reg_415_pp0_iter15_reg;
                xor_ln10_reg_415_pp0_iter5_reg <= xor_ln10_reg_415;
                xor_ln10_reg_415_pp0_iter6_reg <= xor_ln10_reg_415_pp0_iter5_reg;
                xor_ln10_reg_415_pp0_iter7_reg <= xor_ln10_reg_415_pp0_iter6_reg;
                xor_ln10_reg_415_pp0_iter8_reg <= xor_ln10_reg_415_pp0_iter7_reg;
                xor_ln10_reg_415_pp0_iter9_reg <= xor_ln10_reg_415_pp0_iter8_reg;
                xor_ln9_reg_419_pp0_iter10_reg <= xor_ln9_reg_419_pp0_iter9_reg;
                xor_ln9_reg_419_pp0_iter11_reg <= xor_ln9_reg_419_pp0_iter10_reg;
                xor_ln9_reg_419_pp0_iter12_reg <= xor_ln9_reg_419_pp0_iter11_reg;
                xor_ln9_reg_419_pp0_iter13_reg <= xor_ln9_reg_419_pp0_iter12_reg;
                xor_ln9_reg_419_pp0_iter14_reg <= xor_ln9_reg_419_pp0_iter13_reg;
                xor_ln9_reg_419_pp0_iter15_reg <= xor_ln9_reg_419_pp0_iter14_reg;
                xor_ln9_reg_419_pp0_iter16_reg <= xor_ln9_reg_419_pp0_iter15_reg;
                xor_ln9_reg_419_pp0_iter5_reg <= xor_ln9_reg_419;
                xor_ln9_reg_419_pp0_iter6_reg <= xor_ln9_reg_419_pp0_iter5_reg;
                xor_ln9_reg_419_pp0_iter7_reg <= xor_ln9_reg_419_pp0_iter6_reg;
                xor_ln9_reg_419_pp0_iter8_reg <= xor_ln9_reg_419_pp0_iter7_reg;
                xor_ln9_reg_419_pp0_iter9_reg <= xor_ln9_reg_419_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_385_pp0_iter20_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter20_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter20_reg) and (ap_const_logic_1 = ap_ce))) then
                add2_reg_438 <= grp_fu_117_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (((icmp_ln840_reg_372_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln824_reg_368_pp0_iter2_reg = ap_const_lv1_0)) or ((icmp_ln824_reg_368_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln75_reg_376_pp0_iter2_reg))))) then
                add_reg_399 <= grp_fu_98_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln840_fu_200_p2 = ap_const_lv1_0) and (icmp_ln824_fu_194_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln75_reg_376 <= and_ln75_fu_218_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter10_expx_reg_58 <= ap_phi_reg_pp0_iter9_expx_reg_58;
                ap_phi_reg_pp0_iter10_resultf_3_reg_70 <= ap_phi_reg_pp0_iter9_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter11_expx_reg_58 <= ap_phi_reg_pp0_iter10_expx_reg_58;
                ap_phi_reg_pp0_iter11_resultf_3_reg_70 <= ap_phi_reg_pp0_iter10_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter12_expx_reg_58 <= ap_phi_reg_pp0_iter11_expx_reg_58;
                ap_phi_reg_pp0_iter12_resultf_3_reg_70 <= ap_phi_reg_pp0_iter11_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter13_expx_reg_58 <= ap_phi_reg_pp0_iter12_expx_reg_58;
                ap_phi_reg_pp0_iter13_resultf_3_reg_70 <= ap_phi_reg_pp0_iter12_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter14_expx_reg_58 <= ap_phi_reg_pp0_iter13_expx_reg_58;
                ap_phi_reg_pp0_iter14_resultf_3_reg_70 <= ap_phi_reg_pp0_iter13_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter15_expx_reg_58 <= ap_phi_reg_pp0_iter14_expx_reg_58;
                ap_phi_reg_pp0_iter15_resultf_3_reg_70 <= ap_phi_reg_pp0_iter14_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter16_expx_reg_58 <= ap_phi_reg_pp0_iter15_expx_reg_58;
                ap_phi_reg_pp0_iter16_resultf_3_reg_70 <= ap_phi_reg_pp0_iter15_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter17_expx_reg_58 <= ap_phi_reg_pp0_iter16_expx_reg_58;
                ap_phi_reg_pp0_iter17_resultf_3_reg_70 <= ap_phi_reg_pp0_iter16_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter18_resultf_3_reg_70 <= ap_phi_reg_pp0_iter17_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter19_resultf_3_reg_70 <= ap_phi_reg_pp0_iter18_resultf_3_reg_70;
                expx_reg_58 <= ap_phi_reg_pp0_iter18_expx_reg_58;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter1_expx_reg_58 <= ap_phi_reg_pp0_iter0_expx_reg_58;
                ap_phi_reg_pp0_iter1_resultf_3_reg_70 <= ap_phi_reg_pp0_iter0_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter20_resultf_3_reg_70 <= ap_phi_reg_pp0_iter19_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter21_resultf_3_reg_70 <= ap_phi_reg_pp0_iter20_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter22_resultf_3_reg_70 <= ap_phi_reg_pp0_iter21_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter23_resultf_3_reg_70 <= ap_phi_reg_pp0_iter22_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter24_resultf_3_reg_70 <= ap_phi_reg_pp0_iter23_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter25_resultf_3_reg_70 <= ap_phi_reg_pp0_iter24_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter25 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter26_resultf_3_reg_70 <= ap_phi_reg_pp0_iter25_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter27_resultf_3_reg_70 <= ap_phi_reg_pp0_iter26_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter28_resultf_3_reg_70 <= ap_phi_reg_pp0_iter27_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter29_resultf_3_reg_70 <= ap_phi_reg_pp0_iter28_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_expx_reg_58 <= ap_phi_reg_pp0_iter1_expx_reg_58;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter30_resultf_3_reg_70 <= ap_phi_reg_pp0_iter29_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter31_resultf_3_reg_70 <= ap_phi_reg_pp0_iter30_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter32_resultf_3_reg_70 <= ap_phi_reg_pp0_iter31_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter32 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter33_resultf_3_reg_70 <= ap_phi_reg_pp0_iter32_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter34_resultf_3_reg_70 <= ap_phi_reg_pp0_iter33_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter34 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter35_resultf_3_reg_70 <= ap_phi_reg_pp0_iter34_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter37_resultf_3_reg_70 <= ap_phi_reg_pp0_iter36_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter3_expx_reg_58 <= ap_phi_reg_pp0_iter2_expx_reg_58;
                ap_phi_reg_pp0_iter3_resultf_3_reg_70 <= ap_phi_reg_pp0_iter2_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter4_expx_reg_58 <= ap_phi_reg_pp0_iter3_expx_reg_58;
                ap_phi_reg_pp0_iter4_resultf_3_reg_70 <= ap_phi_reg_pp0_iter3_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter5_resultf_3_reg_70 <= ap_phi_reg_pp0_iter4_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter6_expx_reg_58 <= ap_phi_reg_pp0_iter5_expx_reg_58;
                ap_phi_reg_pp0_iter6_resultf_3_reg_70 <= ap_phi_reg_pp0_iter5_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter7_expx_reg_58 <= ap_phi_reg_pp0_iter6_expx_reg_58;
                ap_phi_reg_pp0_iter7_resultf_3_reg_70 <= ap_phi_reg_pp0_iter6_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter8_expx_reg_58 <= ap_phi_reg_pp0_iter7_expx_reg_58;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter9_expx_reg_58 <= ap_phi_reg_pp0_iter8_expx_reg_58;
                ap_phi_reg_pp0_iter9_resultf_3_reg_70 <= ap_phi_reg_pp0_iter8_resultf_3_reg_70;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_fu_194_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln828_reg_380 <= icmp_ln828_fu_224_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_138_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln840_reg_372 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376) and (icmp_ln824_reg_368 = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln840_1_reg_389 <= icmp_ln840_1_fu_230_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln824_fu_194_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln840_reg_372 <= icmp_ln840_fu_200_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_385_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter3_reg) and (ap_const_logic_1 = ap_ce))) then
                p_Result_2_reg_411 <= data_V_1_fu_254_p1(63 downto 63);
                x_3_reg_404 <= x_3_fu_247_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln840_1_reg_389_pp0_iter33_reg = ap_const_lv1_1) and (tmp_5_reg_385_pp0_iter33_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter33_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter33_reg) and (icmp_ln824_reg_368_pp0_iter33_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter34 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln840_1_reg_389_pp0_iter33_reg = ap_const_lv1_0) and (tmp_5_reg_385_pp0_iter33_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter33_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter33_reg) and (icmp_ln824_reg_368_pp0_iter33_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter34 = ap_const_logic_1)))) then
                reg_148 <= grp_fu_133_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln840_reg_372 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376) and (icmp_ln824_reg_368 = ap_const_lv1_0) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_5_reg_385 <= grp_fu_138_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_2_fu_258_p3 = ap_const_lv1_0) and (tmp_5_reg_385_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter3_reg) and (ap_const_logic_1 = ap_ce))) then
                xor_ln10_reg_415 <= xor_ln10_fu_283_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln840_1_reg_389_pp0_iter20_reg = ap_const_lv1_1) and (tmp_5_reg_385_pp0_iter20_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter20_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter20_reg) and (ap_const_logic_1 = ap_ce))) then
                xor_ln95_reg_443 <= xor_ln95_fu_305_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_2_fu_258_p3 = ap_const_lv1_1) and (tmp_5_reg_385_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter3_reg) and (ap_const_logic_1 = ap_ce))) then
                xor_ln9_reg_419 <= xor_ln9_fu_295_p2;
            end if;
        end if;
    end process;
    abst_in_reg_358(63) <= '0';
    abst_in_reg_358_pp0_iter1_reg(63) <= '0';
    abst_in_reg_358_pp0_iter2_reg(63) <= '0';
    abst_in_reg_358_pp0_iter3_reg(63) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    abst_in_fu_188_p1 <= zext_ln368_fu_184_p1;
    and_ln75_fu_218_p2 <= (icmp_ln824_2_fu_212_p2 and icmp_ln824_1_fu_206_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp90 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1021_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_ce)
    begin
                ap_condition_1021 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce));
    end process;


    ap_condition_1118_assign_proc : process(ap_enable_reg_pp0_iter35, ap_block_pp0_stage0_11001, ap_ce)
    begin
                ap_condition_1118 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter35 = ap_const_logic_1));
    end process;


    ap_condition_1126_assign_proc : process(ap_enable_reg_pp0_iter37, ap_block_pp0_stage0_11001, ap_ce)
    begin
                ap_condition_1126 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter37 = ap_const_logic_1));
    end process;


    ap_condition_1139_assign_proc : process(icmp_ln824_reg_368_pp0_iter34_reg, icmp_ln840_reg_372_pp0_iter34_reg, and_ln75_reg_376_pp0_iter34_reg, tmp_5_reg_385_pp0_iter34_reg, icmp_ln840_1_reg_389_pp0_iter34_reg)
    begin
                ap_condition_1139 <= ((icmp_ln840_1_reg_389_pp0_iter34_reg = ap_const_lv1_1) and (tmp_5_reg_385_pp0_iter34_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter34_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter34_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter34_reg));
    end process;


    ap_condition_1155_assign_proc : process(icmp_ln824_reg_368, icmp_ln840_reg_372, and_ln75_reg_376, grp_fu_138_p2)
    begin
                ap_condition_1155 <= ((grp_fu_138_p2 = ap_const_lv1_0) and (icmp_ln840_reg_372 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376) and (icmp_ln824_reg_368 = ap_const_lv1_0));
    end process;


    ap_condition_1900_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter22, icmp_ln824_reg_368_pp0_iter21_reg, icmp_ln840_reg_372_pp0_iter21_reg, and_ln75_reg_376_pp0_iter21_reg, tmp_5_reg_385_pp0_iter21_reg)
    begin
                ap_condition_1900 <= ((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (tmp_5_reg_385_pp0_iter21_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter21_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter21_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter21_reg));
    end process;


    ap_condition_623_assign_proc : process(icmp_ln824_reg_368_pp0_iter6_reg, icmp_ln840_reg_372_pp0_iter6_reg, and_ln75_reg_376_pp0_iter6_reg)
    begin
                ap_condition_623 <= (((icmp_ln840_reg_372_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln824_reg_368_pp0_iter6_reg = ap_const_lv1_0)) or ((icmp_ln824_reg_368_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln75_reg_376_pp0_iter6_reg)));
    end process;


    ap_condition_664_assign_proc : process(icmp_ln824_reg_368_pp0_iter16_reg, icmp_ln840_reg_372_pp0_iter16_reg, and_ln75_reg_376_pp0_iter16_reg, tmp_5_reg_385_pp0_iter16_reg, p_Result_2_reg_411_pp0_iter16_reg, xor_ln10_reg_415_pp0_iter16_reg, xor_ln9_reg_419_pp0_iter16_reg)
    begin
                ap_condition_664 <= (((xor_ln10_reg_415_pp0_iter16_reg = ap_const_lv1_0) and (p_Result_2_reg_411_pp0_iter16_reg = ap_const_lv1_0) and (tmp_5_reg_385_pp0_iter16_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter16_reg)) or ((xor_ln9_reg_419_pp0_iter16_reg = ap_const_lv1_0) and (p_Result_2_reg_411_pp0_iter16_reg = ap_const_lv1_1) and (tmp_5_reg_385_pp0_iter16_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter16_reg)));
    end process;


    ap_condition_957_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
                ap_condition_957 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_981_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_ce)
    begin
                ap_condition_981 <= ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter38, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter38 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to37_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0))) then 
            ap_idle_pp0_0to37 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to37 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_resultf_3_phi_fu_74_p10_assign_proc : process(icmp_ln824_reg_368_pp0_iter37_reg, icmp_ln840_reg_372_pp0_iter37_reg, and_ln75_reg_376_pp0_iter37_reg, tmp_5_reg_385_pp0_iter37_reg, icmp_ln840_1_reg_389_pp0_iter37_reg, ap_phi_reg_pp0_iter38_resultf_3_reg_70, grp_fu_123_p2)
    begin
        if (((icmp_ln840_1_reg_389_pp0_iter37_reg = ap_const_lv1_0) and (tmp_5_reg_385_pp0_iter37_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter37_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter37_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter37_reg))) then 
            ap_phi_mux_resultf_3_phi_fu_74_p10 <= grp_fu_123_p2;
        else 
            ap_phi_mux_resultf_3_phi_fu_74_p10 <= ap_phi_reg_pp0_iter38_resultf_3_reg_70;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_expx_reg_58 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_resultf_3_reg_70 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op56_dcmp_state1_assign_proc : process(icmp_ln824_fu_194_p2, icmp_ln840_fu_200_p2, and_ln75_fu_218_p2)
    begin
                ap_predicate_op56_dcmp_state1 <= ((icmp_ln840_fu_200_p2 = ap_const_lv1_0) and (icmp_ln824_fu_194_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_fu_218_p2));
    end process;


    ap_predicate_op90_call_state6_assign_proc : process(icmp_ln824_reg_368_pp0_iter4_reg, icmp_ln840_reg_372_pp0_iter4_reg, and_ln75_reg_376_pp0_iter4_reg, tmp_5_reg_385_pp0_iter4_reg, p_Result_2_reg_411, xor_ln10_reg_415, xor_ln9_reg_419)
    begin
                ap_predicate_op90_call_state6 <= (((xor_ln10_reg_415 = ap_const_lv1_0) and (p_Result_2_reg_411 = ap_const_lv1_0) and (tmp_5_reg_385_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter4_reg)) or ((xor_ln9_reg_419 = ap_const_lv1_0) and (p_Result_2_reg_411 = ap_const_lv1_1) and (tmp_5_reg_385_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter4_reg)));
    end process;


    ap_predicate_op90_call_state6_state5_assign_proc : process(icmp_ln824_reg_368_pp0_iter3_reg, icmp_ln840_reg_372_pp0_iter3_reg, and_ln75_reg_376_pp0_iter3_reg, tmp_5_reg_385_pp0_iter3_reg, p_Result_2_fu_258_p3, xor_ln10_fu_283_p2, xor_ln9_fu_295_p2)
    begin
                ap_predicate_op90_call_state6_state5 <= (((xor_ln10_fu_283_p2 = ap_const_lv1_0) and (p_Result_2_fu_258_p3 = ap_const_lv1_0) and (tmp_5_reg_385_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter3_reg)) or ((xor_ln9_fu_295_p2 = ap_const_lv1_0) and (p_Result_2_fu_258_p3 = ap_const_lv1_1) and (tmp_5_reg_385_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln840_reg_372_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln824_reg_368_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln75_reg_376_pp0_iter3_reg)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to37)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to37 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        bitcast_ln112_1_fu_332_p1 when (p_Result_s_reg_343_pp0_iter37_reg(0) = '1') else 
        ap_phi_mux_resultf_3_phi_fu_74_p10;
    bitcast_ln112_1_fu_332_p1 <= xor_ln112_fu_326_p2;
    bitcast_ln112_fu_322_p1 <= ap_phi_mux_resultf_3_phi_fu_74_p10;
    bitcast_ln95_1_fu_311_p1 <= xor_ln95_reg_443;
    bitcast_ln95_fu_301_p1 <= expx_reg_58_pp0_iter20_reg;
    data_V_1_fu_254_p1 <= x_3_fu_247_p3;
    data_V_fu_154_p1 <= t_in;

    grp_exp_generic_double_s_fu_87_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp90)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp90) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_exp_generic_double_s_fu_87_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_generic_double_s_fu_87_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_generic_double_s_fu_87_ap_start <= grp_exp_generic_double_s_fu_87_ap_start_reg;

    grp_fu_103_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_103_ce <= ap_const_logic_1;
        else 
            grp_fu_103_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_103_p0 <= or_ln_fu_235_p3;

    grp_fu_107_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_107_ce <= ap_const_logic_1;
        else 
            grp_fu_107_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_111_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_111_ce <= ap_const_logic_1;
        else 
            grp_fu_111_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_117_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_117_ce <= ap_const_logic_1;
        else 
            grp_fu_117_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_123_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_123_ce <= ap_const_logic_1;
        else 
            grp_fu_123_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_129_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_129_ce <= ap_const_logic_1;
        else 
            grp_fu_129_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_133_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_133_ce <= ap_const_logic_1;
        else 
            grp_fu_133_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_133_p0_assign_proc : process(icmp_ln840_1_reg_389_pp0_iter21_reg, bitcast_ln95_1_fu_311_p1, ap_condition_1900)
    begin
        if ((ap_const_boolean_1 = ap_condition_1900)) then
            if ((icmp_ln840_1_reg_389_pp0_iter21_reg = ap_const_lv1_1)) then 
                grp_fu_133_p0 <= bitcast_ln95_1_fu_311_p1;
            elsif ((icmp_ln840_1_reg_389_pp0_iter21_reg = ap_const_lv1_0)) then 
                grp_fu_133_p0 <= ap_const_lv64_4000000000000000;
            else 
                grp_fu_133_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_133_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_138_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_138_ce <= ap_const_logic_1;
        else 
            grp_fu_138_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_143_p2 <= "1" when (tmp_9_fu_266_p4 = ap_const_lv11_0) else "0";

    grp_fu_98_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_98_ce <= ap_const_logic_1;
        else 
            grp_fu_98_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln824_1_fu_206_p2 <= "1" when (tmp_7_fu_166_p4 = ap_const_lv11_3C8) else "0";
    icmp_ln824_2_fu_212_p2 <= "1" when (tmp_8_fu_176_p1 = ap_const_lv52_0) else "0";
    icmp_ln824_fu_194_p2 <= "1" when (tmp_7_fu_166_p4 = ap_const_lv11_7FF) else "0";
    icmp_ln828_fu_224_p2 <= "0" when (tmp_8_fu_176_p1 = ap_const_lv52_0) else "1";
    icmp_ln832_fu_289_p2 <= "1" when (unsigned(tmp_9_fu_266_p4) < unsigned(ap_const_lv11_3E4)) else "0";
    icmp_ln840_1_fu_230_p2 <= "1" when (unsigned(tmp_7_reg_348) < unsigned(ap_const_lv11_3FF)) else "0";
    icmp_ln840_fu_200_p2 <= "1" when (unsigned(tmp_7_fu_166_p4) < unsigned(ap_const_lv11_3C8)) else "0";
    icmp_ln844_fu_277_p2 <= "1" when (unsigned(tmp_9_fu_266_p4) < unsigned(ap_const_lv11_3E5)) else "0";
    or_ln_fu_235_p3 <= (ap_const_lv1_1 & p_Result_1_reg_353);
    p_Result_1_fu_180_p1 <= data_V_fu_154_p1(63 - 1 downto 0);
    p_Result_2_fu_258_p3 <= data_V_1_fu_254_p1(63 downto 63);
    select_ln67_fu_315_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (icmp_ln828_reg_380_pp0_iter36_reg(0) = '1') else 
        ap_const_lv64_3FF0000000000000;
    tmp_7_fu_166_p4 <= data_V_fu_154_p1(62 downto 52);
    tmp_8_fu_176_p1 <= data_V_fu_154_p1(52 - 1 downto 0);
    tmp_9_fu_266_p4 <= data_V_1_fu_254_p1(62 downto 52);
    x_3_fu_247_p3 <= 
        grp_fu_103_p2 when (icmp_ln840_1_reg_389_pp0_iter3_reg(0) = '1') else 
        grp_fu_107_p2;
    xor_ln10_fu_283_p2 <= (icmp_ln844_fu_277_p2 xor grp_fu_143_p2);
    xor_ln112_fu_326_p2 <= (bitcast_ln112_fu_322_p1 xor ap_const_lv64_8000000000000000);
    xor_ln95_fu_305_p2 <= (bitcast_ln95_fu_301_p1 xor ap_const_lv64_8000000000000000);
    xor_ln9_fu_295_p2 <= (icmp_ln832_fu_289_p2 xor grp_fu_143_p2);
    zext_ln368_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_180_p1),64));
end behav;
