<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AVRGenMCCodeEmitter.inc source code [llvm/build/lib/Target/AVR/AVRGenMCCodeEmitter.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/AVR/AVRGenMCCodeEmitter.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AVR</a>/<a href='AVRGenMCCodeEmitter.inc.html'>AVRGenMCCodeEmitter.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Machine Code Emitter                                                       *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <a class="type" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.h.html#llvm::AVRMCCodeEmitter" title='llvm::AVRMCCodeEmitter' data-ref="llvm::AVRMCCodeEmitter" data-ref-filename="llvm..AVRMCCodeEmitter">AVRMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16AVRMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getBinaryCodeForInstr' data-ref="_ZNK4llvm16AVRMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBinaryCodeForInstr</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="120MI" data-ref-filename="120MI">MI</dfn>,</td></tr>
<tr><th id="10">10</th><td>    <a class="type" href="../../../../llvm/include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../llvm/include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="121Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</dfn>,</td></tr>
<tr><th id="11">11</th><td>    <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="122STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="122STI" data-ref-filename="122STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="12">12</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="123InstBits" title='InstBits' data-type='const uint64_t [402]' data-ref="123InstBits" data-ref-filename="123InstBits">InstBits</dfn>[] = {</td></tr>
<tr><th id="13">13</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="14">14</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="15">15</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="16">16</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="17">17</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="18">18</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="19">19</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="20">20</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="21">21</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="22">22</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="23">23</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="24">24</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="25">25</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="26">26</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="27">27</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="28">28</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="29">29</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="30">30</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="31">31</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="32">32</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="33">33</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="34">34</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="35">35</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="36">36</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="37">37</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="38">38</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="39">39</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="40">40</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="41">41</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="42">42</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="43">43</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="44">44</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="45">45</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="46">46</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="47">47</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="48">48</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="49">49</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="50">50</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="51">51</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="52">52</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="53">53</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="54">54</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="55">55</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="56">56</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="57">57</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="58">58</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="59">59</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="60">60</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="61">61</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="62">62</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="63">63</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="64">64</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="65">65</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="66">66</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="67">67</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="68">68</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="69">69</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="70">70</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="71">71</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="72">72</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="73">73</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="74">74</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="75">75</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="76">76</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="77">77</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="78">78</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="79">79</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="80">80</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="81">81</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="82">82</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="83">83</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="84">84</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="85">85</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="86">86</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="87">87</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="88">88</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="89">89</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="90">90</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="91">91</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="92">92</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="93">93</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="94">94</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="95">95</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="96">96</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="97">97</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="98">98</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="99">99</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="100">100</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="101">101</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="102">102</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="103">103</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="104">104</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="105">105</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="106">106</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="107">107</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="108">108</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="109">109</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="110">110</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="111">111</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="112">112</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="113">113</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="114">114</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="115">115</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="116">116</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="117">117</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="118">118</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="119">119</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="120">120</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="121">121</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="122">122</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="123">123</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="124">124</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="125">125</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="126">126</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="127">127</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="128">128</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="129">129</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="130">130</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="131">131</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="132">132</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="133">133</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="134">134</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="135">135</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="136">136</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="137">137</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="138">138</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="139">139</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="140">140</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="141">141</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="142">142</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="143">143</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="144">144</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="145">145</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="146">146</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="147">147</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="148">148</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="149">149</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="150">150</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="151">151</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="152">152</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="153">153</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="154">154</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="155">155</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="156">156</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="157">157</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="158">158</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="159">159</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="160">160</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="161">161</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="162">162</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="163">163</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="164">164</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="165">165</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="166">166</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="167">167</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="168">168</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="169">169</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="170">170</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="171">171</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="172">172</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="173">173</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="174">174</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="175">175</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="176">176</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="177">177</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="178">178</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="179">179</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="180">180</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="181">181</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="182">182</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="183">183</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="184">184</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="185">185</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="186">186</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="187">187</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="188">188</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="189">189</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="190">190</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="191">191</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="192">192</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="193">193</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="194">194</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="195">195</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="196">196</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="197">197</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="198">198</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="199">199</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="200">200</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="201">201</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="202">202</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="203">203</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="204">204</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="205">205</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="206">206</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="207">207</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="208">208</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="209">209</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="210">210</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="211">211</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="212">212</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="213">213</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="214">214</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="215">215</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="216">216</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="217">217</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="218">218</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="219">219</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="220">220</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="221">221</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="222">222</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="223">223</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="224">224</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="225">225</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="226">226</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="227">227</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="228">228</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="229">229</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="230">230</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="231">231</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="232">232</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="233">233</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="234">234</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="235">235</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="236">236</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="237">237</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="238">238</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="239">239</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="240">240</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="241">241</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="242">242</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="243">243</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="244">244</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="245">245</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="246">246</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="247">247</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="248">248</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="249">249</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="250">250</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="251">251</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="252">252</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="253">253</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="254">254</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="255">255</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="256">256</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="257">257</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="258">258</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="259">259</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="260">260</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="261">261</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="262">262</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="263">263</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="264">264</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="265">265</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="266">266</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="267">267</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="268">268</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="269">269</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="270">270</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="271">271</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="272">272</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="273">273</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="274">274</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="275">275</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="276">276</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="277">277</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="278">278</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="279">279</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="280">280</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="281">281</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="282">282</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="283">283</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="284">284</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="285">285</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="286">286</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="287">287</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="288">288</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="289">289</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="290">290</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="291">291</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="292">292</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="293">293</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="294">294</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="295">295</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="296">296</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="297">297</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="298">298</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="299">299</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="300">300</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="301">301</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="302">302</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="303">303</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="304">304</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="305">305</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="306">306</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="307">307</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="308">308</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="309">309</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="310">310</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="311">311</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="312">312</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="313">313</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="314">314</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="315">315</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="316">316</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="317">317</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="318">318</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),</td></tr>
<tr><th id="319">319</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="7168UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>7168</var>),	<i>// ADCRdRr</i></td></tr>
<tr><th id="320">320</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="3072UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>3072</var>),	<i>// ADDRdRr</i></td></tr>
<tr><th id="321">321</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38400UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38400</var>),	<i>// ADIWRdK</i></td></tr>
<tr><th id="322">322</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="28672UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>28672</var>),	<i>// ANDIRdK</i></td></tr>
<tr><th id="323">323</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="8192UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>8192</var>),	<i>// ANDRdRr</i></td></tr>
<tr><th id="324">324</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37893UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37893</var>),	<i>// ASRRd</i></td></tr>
<tr><th id="325">325</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38024UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38024</var>),	<i>// BCLRs</i></td></tr>
<tr><th id="326">326</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="63488UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>63488</var>),	<i>// BLD</i></td></tr>
<tr><th id="327">327</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="62464UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>62464</var>),	<i>// BRBCsk</i></td></tr>
<tr><th id="328">328</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="61440UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>61440</var>),	<i>// BRBSsk</i></td></tr>
<tr><th id="329">329</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38296UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38296</var>),	<i>// BREAK</i></td></tr>
<tr><th id="330">330</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="61441UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>61441</var>),	<i>// BREQk</i></td></tr>
<tr><th id="331">331</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="62468UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>62468</var>),	<i>// BRGEk</i></td></tr>
<tr><th id="332">332</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="61440UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>61440</var>),	<i>// BRLOk</i></td></tr>
<tr><th id="333">333</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="61444UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>61444</var>),	<i>// BRLTk</i></td></tr>
<tr><th id="334">334</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="61442UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>61442</var>),	<i>// BRMIk</i></td></tr>
<tr><th id="335">335</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="62465UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>62465</var>),	<i>// BRNEk</i></td></tr>
<tr><th id="336">336</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="62466UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>62466</var>),	<i>// BRPLk</i></td></tr>
<tr><th id="337">337</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="62464UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>62464</var>),	<i>// BRSHk</i></td></tr>
<tr><th id="338">338</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37896UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37896</var>),	<i>// BSETs</i></td></tr>
<tr><th id="339">339</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="64000UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>64000</var>),	<i>// BST</i></td></tr>
<tr><th id="340">340</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="2483945472UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>2483945472</var>),	<i>// CALLk</i></td></tr>
<tr><th id="341">341</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38912UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38912</var>),	<i>// CBIAb</i></td></tr>
<tr><th id="342">342</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37888UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37888</var>),	<i>// COMRd</i></td></tr>
<tr><th id="343">343</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="1024UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1024</var>),	<i>// CPCRdRr</i></td></tr>
<tr><th id="344">344</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="12288UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>12288</var>),	<i>// CPIRdK</i></td></tr>
<tr><th id="345">345</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="5120UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>5120</var>),	<i>// CPRdRr</i></td></tr>
<tr><th id="346">346</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="4096UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>4096</var>),	<i>// CPSE</i></td></tr>
<tr><th id="347">347</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37898UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37898</var>),	<i>// DECRd</i></td></tr>
<tr><th id="348">348</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37899UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37899</var>),	<i>// DESK</i></td></tr>
<tr><th id="349">349</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38169UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38169</var>),	<i>// EICALL</i></td></tr>
<tr><th id="350">350</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37913UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37913</var>),	<i>// EIJMP</i></td></tr>
<tr><th id="351">351</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38360UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38360</var>),	<i>// ELPM</i></td></tr>
<tr><th id="352">352</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="36870UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>36870</var>),	<i>// ELPMRdZ</i></td></tr>
<tr><th id="353">353</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="36871UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>36871</var>),	<i>// ELPMRdZPi</i></td></tr>
<tr><th id="354">354</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="9216UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>9216</var>),	<i>// EORRdRr</i></td></tr>
<tr><th id="355">355</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="776UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>776</var>),	<i>// FMUL</i></td></tr>
<tr><th id="356">356</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="896UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>896</var>),	<i>// FMULS</i></td></tr>
<tr><th id="357">357</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="904UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>904</var>),	<i>// FMULSU</i></td></tr>
<tr><th id="358">358</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38153UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38153</var>),	<i>// ICALL</i></td></tr>
<tr><th id="359">359</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37897UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37897</var>),	<i>// IJMP</i></td></tr>
<tr><th id="360">360</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37891UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37891</var>),	<i>// INCRd</i></td></tr>
<tr><th id="361">361</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="45056UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>45056</var>),	<i>// INRdA</i></td></tr>
<tr><th id="362">362</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="2483814400UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>2483814400</var>),	<i>// JMPk</i></td></tr>
<tr><th id="363">363</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37382UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37382</var>),	<i>// LACZRd</i></td></tr>
<tr><th id="364">364</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37381UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37381</var>),	<i>// LASZRd</i></td></tr>
<tr><th id="365">365</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37383UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37383</var>),	<i>// LATZRd</i></td></tr>
<tr><th id="366">366</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="32768UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>32768</var>),	<i>// LDDRdPtrQ</i></td></tr>
<tr><th id="367">367</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="57344UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>57344</var>),	<i>// LDIRdK</i></td></tr>
<tr><th id="368">368</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="32768UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>32768</var>),	<i>// LDRdPtr</i></td></tr>
<tr><th id="369">369</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="32770UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>32770</var>),	<i>// LDRdPtrPd</i></td></tr>
<tr><th id="370">370</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="32769UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>32769</var>),	<i>// LDRdPtrPi</i></td></tr>
<tr><th id="371">371</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="2415919104UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>2415919104</var>),	<i>// LDSRdK</i></td></tr>
<tr><th id="372">372</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38344UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38344</var>),	<i>// LPM</i></td></tr>
<tr><th id="373">373</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="36868UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>36868</var>),	<i>// LPMRdZ</i></td></tr>
<tr><th id="374">374</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="36869UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>36869</var>),	<i>// LPMRdZPi</i></td></tr>
<tr><th id="375">375</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37894UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37894</var>),	<i>// LSRRd</i></td></tr>
<tr><th id="376">376</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="11264UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>11264</var>),	<i>// MOVRdRr</i></td></tr>
<tr><th id="377">377</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="256UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>256</var>),	<i>// MOVWRdRr</i></td></tr>
<tr><th id="378">378</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="39936UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>39936</var>),	<i>// MULRdRr</i></td></tr>
<tr><th id="379">379</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="512UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>512</var>),	<i>// MULSRdRr</i></td></tr>
<tr><th id="380">380</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="768UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>768</var>),	<i>// MULSURdRr</i></td></tr>
<tr><th id="381">381</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37889UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37889</var>),	<i>// NEGRd</i></td></tr>
<tr><th id="382">382</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>),	<i>// NOP</i></td></tr>
<tr><th id="383">383</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="24576UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>24576</var>),	<i>// ORIRdK</i></td></tr>
<tr><th id="384">384</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="10240UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>10240</var>),	<i>// ORRdRr</i></td></tr>
<tr><th id="385">385</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="47104UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>47104</var>),	<i>// OUTARr</i></td></tr>
<tr><th id="386">386</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="36879UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>36879</var>),	<i>// POPRd</i></td></tr>
<tr><th id="387">387</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37391UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37391</var>),	<i>// PUSHRr</i></td></tr>
<tr><th id="388">388</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="53248UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>53248</var>),	<i>// RCALLk</i></td></tr>
<tr><th id="389">389</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38152UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38152</var>),	<i>// RET</i></td></tr>
<tr><th id="390">390</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38168UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38168</var>),	<i>// RETI</i></td></tr>
<tr><th id="391">391</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="49152UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>49152</var>),	<i>// RJMPk</i></td></tr>
<tr><th id="392">392</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37895UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37895</var>),	<i>// RORRd</i></td></tr>
<tr><th id="393">393</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="16384UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>16384</var>),	<i>// SBCIRdK</i></td></tr>
<tr><th id="394">394</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="2048UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>2048</var>),	<i>// SBCRdRr</i></td></tr>
<tr><th id="395">395</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="39424UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>39424</var>),	<i>// SBIAb</i></td></tr>
<tr><th id="396">396</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="39168UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>39168</var>),	<i>// SBICAb</i></td></tr>
<tr><th id="397">397</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="39680UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>39680</var>),	<i>// SBISAb</i></td></tr>
<tr><th id="398">398</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38656UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38656</var>),	<i>// SBIWRdK</i></td></tr>
<tr><th id="399">399</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="64512UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>64512</var>),	<i>// SBRCRrB</i></td></tr>
<tr><th id="400">400</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="65024UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>65024</var>),	<i>// SBRSRrB</i></td></tr>
<tr><th id="401">401</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38280UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38280</var>),	<i>// SLEEP</i></td></tr>
<tr><th id="402">402</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38376UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38376</var>),	<i>// SPM</i></td></tr>
<tr><th id="403">403</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38392UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38392</var>),	<i>// SPMZPi</i></td></tr>
<tr><th id="404">404</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="33280UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>33280</var>),	<i>// STDPtrQRr</i></td></tr>
<tr><th id="405">405</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="33282UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>33282</var>),	<i>// STPtrPdRr</i></td></tr>
<tr><th id="406">406</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="33281UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>33281</var>),	<i>// STPtrPiRr</i></td></tr>
<tr><th id="407">407</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="33280UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>33280</var>),	<i>// STPtrRr</i></td></tr>
<tr><th id="408">408</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="2449473536UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>2449473536</var>),	<i>// STSKRr</i></td></tr>
<tr><th id="409">409</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="20480UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>20480</var>),	<i>// SUBIRdK</i></td></tr>
<tr><th id="410">410</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="6144UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>6144</var>),	<i>// SUBRdRr</i></td></tr>
<tr><th id="411">411</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37890UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37890</var>),	<i>// SWAPRd</i></td></tr>
<tr><th id="412">412</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="38312UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>38312</var>),	<i>// WDR</i></td></tr>
<tr><th id="413">413</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="37380UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>37380</var>),	<i>// XCHZRd</i></td></tr>
<tr><th id="414">414</th><td>    <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>)</td></tr>
<tr><th id="415">415</th><td>  };</td></tr>
<tr><th id="416">416</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="124opcode" title='opcode' data-type='const unsigned int' data-ref="124opcode" data-ref-filename="124opcode">opcode</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="417">417</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="125Value" title='Value' data-type='uint64_t' data-ref="125Value" data-ref-filename="125Value">Value</dfn> = <a class="local col3 ref" href="#123InstBits" title='InstBits' data-ref="123InstBits" data-ref-filename="123InstBits">InstBits</a>[<a class="local col4 ref" href="#124opcode" title='opcode' data-ref="124opcode" data-ref-filename="124opcode">opcode</a>];</td></tr>
<tr><th id="418">418</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="126op" title='op' data-type='uint64_t' data-ref="126op" data-ref-filename="126op">op</dfn> = <var>0</var>;</td></tr>
<tr><th id="419">419</th><td>  (<em>void</em>)<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;  <i>// suppress warning</i></td></tr>
<tr><th id="420">420</th><td>  <b>switch</b> (<a class="local col4 ref" href="#124opcode" title='opcode' data-ref="124opcode" data-ref-filename="124opcode">opcode</a>) {</td></tr>
<tr><th id="421">421</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BREAK" title='llvm::AVR::BREAK' data-ref="llvm::AVR::BREAK" data-ref-filename="llvm..AVR..BREAK">BREAK</a>:</td></tr>
<tr><th id="422">422</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::EICALL" title='llvm::AVR::EICALL' data-ref="llvm::AVR::EICALL" data-ref-filename="llvm..AVR..EICALL">EICALL</a>:</td></tr>
<tr><th id="423">423</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::EIJMP" title='llvm::AVR::EIJMP' data-ref="llvm::AVR::EIJMP" data-ref-filename="llvm..AVR..EIJMP">EIJMP</a>:</td></tr>
<tr><th id="424">424</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ELPM" title='llvm::AVR::ELPM' data-ref="llvm::AVR::ELPM" data-ref-filename="llvm..AVR..ELPM">ELPM</a>:</td></tr>
<tr><th id="425">425</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ICALL" title='llvm::AVR::ICALL' data-ref="llvm::AVR::ICALL" data-ref-filename="llvm..AVR..ICALL">ICALL</a>:</td></tr>
<tr><th id="426">426</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::IJMP" title='llvm::AVR::IJMP' data-ref="llvm::AVR::IJMP" data-ref-filename="llvm..AVR..IJMP">IJMP</a>:</td></tr>
<tr><th id="427">427</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LPM" title='llvm::AVR::LPM' data-ref="llvm::AVR::LPM" data-ref-filename="llvm..AVR..LPM">LPM</a>:</td></tr>
<tr><th id="428">428</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::NOP" title='llvm::AVR::NOP' data-ref="llvm::AVR::NOP" data-ref-filename="llvm..AVR..NOP">NOP</a>:</td></tr>
<tr><th id="429">429</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::RET" title='llvm::AVR::RET' data-ref="llvm::AVR::RET" data-ref-filename="llvm..AVR..RET">RET</a>:</td></tr>
<tr><th id="430">430</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::RETI" title='llvm::AVR::RETI' data-ref="llvm::AVR::RETI" data-ref-filename="llvm..AVR..RETI">RETI</a>:</td></tr>
<tr><th id="431">431</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SLEEP" title='llvm::AVR::SLEEP' data-ref="llvm::AVR::SLEEP" data-ref-filename="llvm..AVR..SLEEP">SLEEP</a>:</td></tr>
<tr><th id="432">432</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SPM" title='llvm::AVR::SPM' data-ref="llvm::AVR::SPM" data-ref-filename="llvm..AVR..SPM">SPM</a>:</td></tr>
<tr><th id="433">433</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SPMZPi" title='llvm::AVR::SPMZPi' data-ref="llvm::AVR::SPMZPi" data-ref-filename="llvm..AVR..SPMZPi">SPMZPi</a>:</td></tr>
<tr><th id="434">434</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::WDR" title='llvm::AVR::WDR' data-ref="llvm::AVR::WDR" data-ref-filename="llvm..AVR..WDR">WDR</a>: {</td></tr>
<tr><th id="435">435</th><td>      <b>break</b>;</td></tr>
<tr><th id="436">436</th><td>    }</td></tr>
<tr><th id="437">437</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CBIAb" title='llvm::AVR::CBIAb' data-ref="llvm::AVR::CBIAb" data-ref-filename="llvm..AVR..CBIAb">CBIAb</a>:</td></tr>
<tr><th id="438">438</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBIAb" title='llvm::AVR::SBIAb' data-ref="llvm::AVR::SBIAb" data-ref-filename="llvm..AVR..SBIAb">SBIAb</a>:</td></tr>
<tr><th id="439">439</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBICAb" title='llvm::AVR::SBICAb' data-ref="llvm::AVR::SBICAb" data-ref-filename="llvm..AVR..SBICAb">SBICAb</a>:</td></tr>
<tr><th id="440">440</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBISAb" title='llvm::AVR::SBISAb' data-ref="llvm::AVR::SBISAb" data-ref-filename="llvm..AVR..SBISAb">SBISAb</a>: {</td></tr>
<tr><th id="441">441</th><td>      <i>// op: A</i></td></tr>
<tr><th id="442">442</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeImm' data-ref="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeImm</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_port5" title='llvm::AVR::fixup_port5' data-ref="llvm::AVR::fixup_port5" data-ref-filename="llvm..AVR..fixup_port5">fixup_port5</a>, <var>0</var>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="443">443</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="444">444</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>3</var>;</td></tr>
<tr><th id="445">445</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="446">446</th><td>      <i>// op: b</i></td></tr>
<tr><th id="447">447</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="448">448</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="7UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>7</var>);</td></tr>
<tr><th id="449">449</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="450">450</th><td>      <b>break</b>;</td></tr>
<tr><th id="451">451</th><td>    }</td></tr>
<tr><th id="452">452</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::OUTARr" title='llvm::AVR::OUTARr' data-ref="llvm::AVR::OUTARr" data-ref-filename="llvm..AVR..OUTARr">OUTARr</a>: {</td></tr>
<tr><th id="453">453</th><td>      <i>// op: A</i></td></tr>
<tr><th id="454">454</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeImm' data-ref="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeImm</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_port6" title='llvm::AVR::fixup_port6' data-ref="llvm::AVR::fixup_port6" data-ref-filename="llvm..AVR..fixup_port6">fixup_port6</a>, <var>0</var>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="455">455</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="48UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>48</var>)) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="456">456</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>));</td></tr>
<tr><th id="457">457</th><td>      <i>// op: r</i></td></tr>
<tr><th id="458">458</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="459">459</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="460">460</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="461">461</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="462">462</th><td>      <b>break</b>;</td></tr>
<tr><th id="463">463</th><td>    }</td></tr>
<tr><th id="464">464</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::MOVWRdRr" title='llvm::AVR::MOVWRdRr' data-ref="llvm::AVR::MOVWRdRr" data-ref-filename="llvm..AVR..MOVWRdRr">MOVWRdRr</a>: {</td></tr>
<tr><th id="465">465</th><td>      <i>// op: d</i></td></tr>
<tr><th id="466">466</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="467">467</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="30UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>30</var>);</td></tr>
<tr><th id="468">468</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>3</var>;</td></tr>
<tr><th id="469">469</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="470">470</th><td>      <i>// op: r</i></td></tr>
<tr><th id="471">471</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="472">472</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="30UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>30</var>);</td></tr>
<tr><th id="473">473</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &gt;&gt;= <var>1</var>;</td></tr>
<tr><th id="474">474</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="475">475</th><td>      <b>break</b>;</td></tr>
<tr><th id="476">476</th><td>    }</td></tr>
<tr><th id="477">477</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ASRRd" title='llvm::AVR::ASRRd' data-ref="llvm::AVR::ASRRd" data-ref-filename="llvm..AVR..ASRRd">ASRRd</a>:</td></tr>
<tr><th id="478">478</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::COMRd" title='llvm::AVR::COMRd' data-ref="llvm::AVR::COMRd" data-ref-filename="llvm..AVR..COMRd">COMRd</a>:</td></tr>
<tr><th id="479">479</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::DECRd" title='llvm::AVR::DECRd' data-ref="llvm::AVR::DECRd" data-ref-filename="llvm..AVR..DECRd">DECRd</a>:</td></tr>
<tr><th id="480">480</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::INCRd" title='llvm::AVR::INCRd' data-ref="llvm::AVR::INCRd" data-ref-filename="llvm..AVR..INCRd">INCRd</a>:</td></tr>
<tr><th id="481">481</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LSRRd" title='llvm::AVR::LSRRd' data-ref="llvm::AVR::LSRRd" data-ref-filename="llvm..AVR..LSRRd">LSRRd</a>:</td></tr>
<tr><th id="482">482</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::NEGRd" title='llvm::AVR::NEGRd' data-ref="llvm::AVR::NEGRd" data-ref-filename="llvm..AVR..NEGRd">NEGRd</a>:</td></tr>
<tr><th id="483">483</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::POPRd" title='llvm::AVR::POPRd' data-ref="llvm::AVR::POPRd" data-ref-filename="llvm..AVR..POPRd">POPRd</a>:</td></tr>
<tr><th id="484">484</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::PUSHRr" title='llvm::AVR::PUSHRr' data-ref="llvm::AVR::PUSHRr" data-ref-filename="llvm..AVR..PUSHRr">PUSHRr</a>:</td></tr>
<tr><th id="485">485</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::RORRd" title='llvm::AVR::RORRd' data-ref="llvm::AVR::RORRd" data-ref-filename="llvm..AVR..RORRd">RORRd</a>:</td></tr>
<tr><th id="486">486</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SWAPRd" title='llvm::AVR::SWAPRd' data-ref="llvm::AVR::SWAPRd" data-ref-filename="llvm..AVR..SWAPRd">SWAPRd</a>: {</td></tr>
<tr><th id="487">487</th><td>      <i>// op: d</i></td></tr>
<tr><th id="488">488</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="489">489</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="490">490</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="491">491</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="492">492</th><td>      <b>break</b>;</td></tr>
<tr><th id="493">493</th><td>    }</td></tr>
<tr><th id="494">494</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::INRdA" title='llvm::AVR::INRdA' data-ref="llvm::AVR::INRdA" data-ref-filename="llvm..AVR..INRdA">INRdA</a>: {</td></tr>
<tr><th id="495">495</th><td>      <i>// op: d</i></td></tr>
<tr><th id="496">496</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="497">497</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="498">498</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="499">499</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="500">500</th><td>      <i>// op: A</i></td></tr>
<tr><th id="501">501</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeImm' data-ref="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeImm</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_port6" title='llvm::AVR::fixup_port6' data-ref="llvm::AVR::fixup_port6" data-ref-filename="llvm..AVR..fixup_port6">fixup_port6</a>, <var>0</var>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="502">502</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="48UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>48</var>)) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="503">503</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>));</td></tr>
<tr><th id="504">504</th><td>      <b>break</b>;</td></tr>
<tr><th id="505">505</th><td>    }</td></tr>
<tr><th id="506">506</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADIWRdK" title='llvm::AVR::ADIWRdK' data-ref="llvm::AVR::ADIWRdK" data-ref-filename="llvm..AVR..ADIWRdK">ADIWRdK</a>:</td></tr>
<tr><th id="507">507</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBIWRdK" title='llvm::AVR::SBIWRdK' data-ref="llvm::AVR::SBIWRdK" data-ref-filename="llvm..AVR..SBIWRdK">SBIWRdK</a>: {</td></tr>
<tr><th id="508">508</th><td>      <i>// op: dst</i></td></tr>
<tr><th id="509">509</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="510">510</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="6UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>6</var>);</td></tr>
<tr><th id="511">511</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>3</var>;</td></tr>
<tr><th id="512">512</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="513">513</th><td>      <i>// op: k</i></td></tr>
<tr><th id="514">514</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeImm' data-ref="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeImm</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_6_adiw" title='llvm::AVR::fixup_6_adiw' data-ref="llvm::AVR::fixup_6_adiw" data-ref-filename="llvm..AVR..fixup_6_adiw">fixup_6_adiw</a>, <var>0</var>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="515">515</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="48UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>48</var>)) &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="516">516</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>));</td></tr>
<tr><th id="517">517</th><td>      <b>break</b>;</td></tr>
<tr><th id="518">518</th><td>    }</td></tr>
<tr><th id="519">519</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CALLk" title='llvm::AVR::CALLk' data-ref="llvm::AVR::CALLk" data-ref-filename="llvm..AVR..CALLk">CALLk</a>:</td></tr>
<tr><th id="520">520</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::JMPk" title='llvm::AVR::JMPk' data-ref="llvm::AVR::JMPk" data-ref-filename="llvm..AVR..JMPk">JMPk</a>: {</td></tr>
<tr><th id="521">521</th><td>      <i>// op: k</i></td></tr>
<tr><th id="522">522</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter16encodeCallTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeCallTarget' data-ref="_ZNK4llvm16AVRMCCodeEmitter16encodeCallTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter16encodeCallTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeCallTarget</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="523">523</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="4063232UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>4063232</var>)) &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="524">524</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="131071UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>131071</var>));</td></tr>
<tr><th id="525">525</th><td>      <b>break</b>;</td></tr>
<tr><th id="526">526</th><td>    }</td></tr>
<tr><th id="527">527</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::RCALLk" title='llvm::AVR::RCALLk' data-ref="llvm::AVR::RCALLk" data-ref-filename="llvm..AVR..RCALLk">RCALLk</a>:</td></tr>
<tr><th id="528">528</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::RJMPk" title='llvm::AVR::RJMPk' data-ref="llvm::AVR::RJMPk" data-ref-filename="llvm..AVR..RJMPk">RJMPk</a>: {</td></tr>
<tr><th id="529">529</th><td>      <i>// op: k</i></td></tr>
<tr><th id="530">530</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter21encodeRelCondBrTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeRelCondBrTarget' data-ref="_ZNK4llvm16AVRMCCodeEmitter21encodeRelCondBrTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter21encodeRelCondBrTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeRelCondBrTarget</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_13_pcrel" title='llvm::AVR::fixup_13_pcrel' data-ref="llvm::AVR::fixup_13_pcrel" data-ref-filename="llvm..AVR..fixup_13_pcrel">fixup_13_pcrel</a>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="531">531</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="4095UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>4095</var>);</td></tr>
<tr><th id="532">532</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="533">533</th><td>      <b>break</b>;</td></tr>
<tr><th id="534">534</th><td>    }</td></tr>
<tr><th id="535">535</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BREQk" title='llvm::AVR::BREQk' data-ref="llvm::AVR::BREQk" data-ref-filename="llvm..AVR..BREQk">BREQk</a>:</td></tr>
<tr><th id="536">536</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRGEk" title='llvm::AVR::BRGEk' data-ref="llvm::AVR::BRGEk" data-ref-filename="llvm..AVR..BRGEk">BRGEk</a>:</td></tr>
<tr><th id="537">537</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRLOk" title='llvm::AVR::BRLOk' data-ref="llvm::AVR::BRLOk" data-ref-filename="llvm..AVR..BRLOk">BRLOk</a>:</td></tr>
<tr><th id="538">538</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRLTk" title='llvm::AVR::BRLTk' data-ref="llvm::AVR::BRLTk" data-ref-filename="llvm..AVR..BRLTk">BRLTk</a>:</td></tr>
<tr><th id="539">539</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRMIk" title='llvm::AVR::BRMIk' data-ref="llvm::AVR::BRMIk" data-ref-filename="llvm..AVR..BRMIk">BRMIk</a>:</td></tr>
<tr><th id="540">540</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRNEk" title='llvm::AVR::BRNEk' data-ref="llvm::AVR::BRNEk" data-ref-filename="llvm..AVR..BRNEk">BRNEk</a>:</td></tr>
<tr><th id="541">541</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRPLk" title='llvm::AVR::BRPLk' data-ref="llvm::AVR::BRPLk" data-ref-filename="llvm..AVR..BRPLk">BRPLk</a>:</td></tr>
<tr><th id="542">542</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRSHk" title='llvm::AVR::BRSHk' data-ref="llvm::AVR::BRSHk" data-ref-filename="llvm..AVR..BRSHk">BRSHk</a>: {</td></tr>
<tr><th id="543">543</th><td>      <i>// op: k</i></td></tr>
<tr><th id="544">544</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter21encodeRelCondBrTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeRelCondBrTarget' data-ref="_ZNK4llvm16AVRMCCodeEmitter21encodeRelCondBrTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter21encodeRelCondBrTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeRelCondBrTarget</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_7_pcrel" title='llvm::AVR::fixup_7_pcrel' data-ref="llvm::AVR::fixup_7_pcrel" data-ref-filename="llvm..AVR..fixup_7_pcrel">fixup_7_pcrel</a>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="545">545</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="127UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>127</var>);</td></tr>
<tr><th id="546">546</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>3</var>;</td></tr>
<tr><th id="547">547</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="548">548</th><td>      <b>break</b>;</td></tr>
<tr><th id="549">549</th><td>    }</td></tr>
<tr><th id="550">550</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRBCsk" title='llvm::AVR::BRBCsk' data-ref="llvm::AVR::BRBCsk" data-ref-filename="llvm..AVR..BRBCsk">BRBCsk</a>:</td></tr>
<tr><th id="551">551</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRBSsk" title='llvm::AVR::BRBSsk' data-ref="llvm::AVR::BRBSsk" data-ref-filename="llvm..AVR..BRBSsk">BRBSsk</a>: {</td></tr>
<tr><th id="552">552</th><td>      <i>// op: k</i></td></tr>
<tr><th id="553">553</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter21encodeRelCondBrTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeRelCondBrTarget' data-ref="_ZNK4llvm16AVRMCCodeEmitter21encodeRelCondBrTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter21encodeRelCondBrTargetERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeRelCondBrTarget</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_7_pcrel" title='llvm::AVR::fixup_7_pcrel' data-ref="llvm::AVR::fixup_7_pcrel" data-ref-filename="llvm..AVR..fixup_7_pcrel">fixup_7_pcrel</a>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="554">554</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="127UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>127</var>);</td></tr>
<tr><th id="555">555</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>3</var>;</td></tr>
<tr><th id="556">556</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="557">557</th><td>      <i>// op: s</i></td></tr>
<tr><th id="558">558</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="559">559</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="7UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>7</var>);</td></tr>
<tr><th id="560">560</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="561">561</th><td>      <b>break</b>;</td></tr>
<tr><th id="562">562</th><td>    }</td></tr>
<tr><th id="563">563</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::DESK" title='llvm::AVR::DESK' data-ref="llvm::AVR::DESK" data-ref-filename="llvm..AVR..DESK">DESK</a>: {</td></tr>
<tr><th id="564">564</th><td>      <i>// op: k</i></td></tr>
<tr><th id="565">565</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="566">566</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>);</td></tr>
<tr><th id="567">567</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="568">568</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="569">569</th><td>      <b>break</b>;</td></tr>
<tr><th id="570">570</th><td>    }</td></tr>
<tr><th id="571">571</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STDPtrQRr" title='llvm::AVR::STDPtrQRr' data-ref="llvm::AVR::STDPtrQRr" data-ref-filename="llvm..AVR..STDPtrQRr">STDPtrQRr</a>: {</td></tr>
<tr><th id="572">572</th><td>      <i>// op: memri</i></td></tr>
<tr><th id="573">573</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter11encodeMemriERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeMemri' data-ref="_ZNK4llvm16AVRMCCodeEmitter11encodeMemriERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter11encodeMemriERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeMemri</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="574">574</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="32UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>32</var>)) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="575">575</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="24UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>24</var>)) &lt;&lt; <var>7</var>;</td></tr>
<tr><th id="576">576</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="64UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>64</var>)) &gt;&gt; <var>3</var>;</td></tr>
<tr><th id="577">577</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="7UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>7</var>));</td></tr>
<tr><th id="578">578</th><td>      <i>// op: reg</i></td></tr>
<tr><th id="579">579</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="580">580</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="581">581</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="582">582</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="583">583</th><td>      <b>break</b>;</td></tr>
<tr><th id="584">584</th><td>    }</td></tr>
<tr><th id="585">585</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDDRdPtrQ" title='llvm::AVR::LDDRdPtrQ' data-ref="llvm::AVR::LDDRdPtrQ" data-ref-filename="llvm..AVR..LDDRdPtrQ">LDDRdPtrQ</a>: {</td></tr>
<tr><th id="586">586</th><td>      <i>// op: memri</i></td></tr>
<tr><th id="587">587</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter11encodeMemriERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeMemri' data-ref="_ZNK4llvm16AVRMCCodeEmitter11encodeMemriERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter11encodeMemriERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeMemri</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="588">588</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="32UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>32</var>)) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="589">589</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="24UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>24</var>)) &lt;&lt; <var>7</var>;</td></tr>
<tr><th id="590">590</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="64UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>64</var>)) &gt;&gt; <var>3</var>;</td></tr>
<tr><th id="591">591</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="7UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>7</var>));</td></tr>
<tr><th id="592">592</th><td>      <i>// op: reg</i></td></tr>
<tr><th id="593">593</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="594">594</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="595">595</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="596">596</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="597">597</th><td>      <b>break</b>;</td></tr>
<tr><th id="598">598</th><td>    }</td></tr>
<tr><th id="599">599</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STPtrRr" title='llvm::AVR::STPtrRr' data-ref="llvm::AVR::STPtrRr" data-ref-filename="llvm..AVR..STPtrRr">STPtrRr</a>: {</td></tr>
<tr><th id="600">600</th><td>      <i>// op: ptrreg</i></td></tr>
<tr><th id="601">601</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeLDSTPtrReg' data-ref="_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeLDSTPtrReg</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="602">602</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="3UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>3</var>);</td></tr>
<tr><th id="603">603</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>2</var>;</td></tr>
<tr><th id="604">604</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="605">605</th><td>      <i>// op: reg</i></td></tr>
<tr><th id="606">606</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="607">607</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="608">608</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="609">609</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="610">610</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::loadStorePostEncoder' data-ref="_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE">loadStorePostEncoder</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="611">611</th><td>      <b>break</b>;</td></tr>
<tr><th id="612">612</th><td>    }</td></tr>
<tr><th id="613">613</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDRdPtr" title='llvm::AVR::LDRdPtr' data-ref="llvm::AVR::LDRdPtr" data-ref-filename="llvm..AVR..LDRdPtr">LDRdPtr</a>: {</td></tr>
<tr><th id="614">614</th><td>      <i>// op: ptrreg</i></td></tr>
<tr><th id="615">615</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeLDSTPtrReg' data-ref="_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeLDSTPtrReg</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="616">616</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="3UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>3</var>);</td></tr>
<tr><th id="617">617</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>2</var>;</td></tr>
<tr><th id="618">618</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="619">619</th><td>      <i>// op: reg</i></td></tr>
<tr><th id="620">620</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="621">621</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="622">622</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="623">623</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="624">624</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::loadStorePostEncoder' data-ref="_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE">loadStorePostEncoder</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="625">625</th><td>      <b>break</b>;</td></tr>
<tr><th id="626">626</th><td>    }</td></tr>
<tr><th id="627">627</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STPtrPdRr" title='llvm::AVR::STPtrPdRr' data-ref="llvm::AVR::STPtrPdRr" data-ref-filename="llvm..AVR..STPtrPdRr">STPtrPdRr</a>:</td></tr>
<tr><th id="628">628</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STPtrPiRr" title='llvm::AVR::STPtrPiRr' data-ref="llvm::AVR::STPtrPiRr" data-ref-filename="llvm..AVR..STPtrPiRr">STPtrPiRr</a>: {</td></tr>
<tr><th id="629">629</th><td>      <i>// op: ptrreg</i></td></tr>
<tr><th id="630">630</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeLDSTPtrReg' data-ref="_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeLDSTPtrReg</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="631">631</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="3UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>3</var>);</td></tr>
<tr><th id="632">632</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>2</var>;</td></tr>
<tr><th id="633">633</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="634">634</th><td>      <i>// op: reg</i></td></tr>
<tr><th id="635">635</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="636">636</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="637">637</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="638">638</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="639">639</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::loadStorePostEncoder' data-ref="_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE">loadStorePostEncoder</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="640">640</th><td>      <b>break</b>;</td></tr>
<tr><th id="641">641</th><td>    }</td></tr>
<tr><th id="642">642</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDRdPtrPd" title='llvm::AVR::LDRdPtrPd' data-ref="llvm::AVR::LDRdPtrPd" data-ref-filename="llvm..AVR..LDRdPtrPd">LDRdPtrPd</a>:</td></tr>
<tr><th id="643">643</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDRdPtrPi" title='llvm::AVR::LDRdPtrPi' data-ref="llvm::AVR::LDRdPtrPi" data-ref-filename="llvm..AVR..LDRdPtrPi">LDRdPtrPi</a>: {</td></tr>
<tr><th id="644">644</th><td>      <i>// op: ptrreg</i></td></tr>
<tr><th id="645">645</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeLDSTPtrReg' data-ref="_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter16encodeLDSTPtrRegERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeLDSTPtrReg</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="646">646</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="3UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>3</var>);</td></tr>
<tr><th id="647">647</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>2</var>;</td></tr>
<tr><th id="648">648</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="649">649</th><td>      <i>// op: reg</i></td></tr>
<tr><th id="650">650</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="651">651</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="652">652</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="653">653</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="654">654</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::loadStorePostEncoder' data-ref="_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter20loadStorePostEncoderERKNS_6MCInstEjRKNS_15MCSubtargetInfoE">loadStorePostEncoder</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="655">655</th><td>      <b>break</b>;</td></tr>
<tr><th id="656">656</th><td>    }</td></tr>
<tr><th id="657">657</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CPIRdK" title='llvm::AVR::CPIRdK' data-ref="llvm::AVR::CPIRdK" data-ref-filename="llvm..AVR..CPIRdK">CPIRdK</a>:</td></tr>
<tr><th id="658">658</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDIRdK" title='llvm::AVR::LDIRdK' data-ref="llvm::AVR::LDIRdK" data-ref-filename="llvm..AVR..LDIRdK">LDIRdK</a>: {</td></tr>
<tr><th id="659">659</th><td>      <i>// op: rd</i></td></tr>
<tr><th id="660">660</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="661">661</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>);</td></tr>
<tr><th id="662">662</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="663">663</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="664">664</th><td>      <i>// op: k</i></td></tr>
<tr><th id="665">665</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeImm' data-ref="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeImm</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_ldi" title='llvm::AVR::fixup_ldi' data-ref="llvm::AVR::fixup_ldi" data-ref-filename="llvm..AVR..fixup_ldi">fixup_ldi</a>, <var>0</var>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="666">666</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="240UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>240</var>)) &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="667">667</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>));</td></tr>
<tr><th id="668">668</th><td>      <b>break</b>;</td></tr>
<tr><th id="669">669</th><td>    }</td></tr>
<tr><th id="670">670</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ANDIRdK" title='llvm::AVR::ANDIRdK' data-ref="llvm::AVR::ANDIRdK" data-ref-filename="llvm..AVR..ANDIRdK">ANDIRdK</a>:</td></tr>
<tr><th id="671">671</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ORIRdK" title='llvm::AVR::ORIRdK' data-ref="llvm::AVR::ORIRdK" data-ref-filename="llvm..AVR..ORIRdK">ORIRdK</a>:</td></tr>
<tr><th id="672">672</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBCIRdK" title='llvm::AVR::SBCIRdK' data-ref="llvm::AVR::SBCIRdK" data-ref-filename="llvm..AVR..SBCIRdK">SBCIRdK</a>:</td></tr>
<tr><th id="673">673</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIRdK" title='llvm::AVR::SUBIRdK' data-ref="llvm::AVR::SUBIRdK" data-ref-filename="llvm..AVR..SUBIRdK">SUBIRdK</a>: {</td></tr>
<tr><th id="674">674</th><td>      <i>// op: rd</i></td></tr>
<tr><th id="675">675</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="676">676</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>);</td></tr>
<tr><th id="677">677</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="678">678</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="679">679</th><td>      <i>// op: k</i></td></tr>
<tr><th id="680">680</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeImm' data-ref="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeImm</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_ldi" title='llvm::AVR::fixup_ldi' data-ref="llvm::AVR::fixup_ldi" data-ref-filename="llvm..AVR..fixup_ldi">fixup_ldi</a>, <var>0</var>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>2</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="681">681</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="240UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>240</var>)) &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="682">682</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>));</td></tr>
<tr><th id="683">683</th><td>      <b>break</b>;</td></tr>
<tr><th id="684">684</th><td>    }</td></tr>
<tr><th id="685">685</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::MULSRdRr" title='llvm::AVR::MULSRdRr' data-ref="llvm::AVR::MULSRdRr" data-ref-filename="llvm..AVR..MULSRdRr">MULSRdRr</a>:</td></tr>
<tr><th id="686">686</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::MULSURdRr" title='llvm::AVR::MULSURdRr' data-ref="llvm::AVR::MULSURdRr" data-ref-filename="llvm..AVR..MULSURdRr">MULSURdRr</a>: {</td></tr>
<tr><th id="687">687</th><td>      <i>// op: rd</i></td></tr>
<tr><th id="688">688</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="689">689</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>);</td></tr>
<tr><th id="690">690</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="691">691</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="692">692</th><td>      <i>// op: rr</i></td></tr>
<tr><th id="693">693</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="694">694</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>);</td></tr>
<tr><th id="695">695</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="696">696</th><td>      <b>break</b>;</td></tr>
<tr><th id="697">697</th><td>    }</td></tr>
<tr><th id="698">698</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDSRdK" title='llvm::AVR::LDSRdK' data-ref="llvm::AVR::LDSRdK" data-ref-filename="llvm..AVR..LDSRdK">LDSRdK</a>: {</td></tr>
<tr><th id="699">699</th><td>      <i>// op: rd</i></td></tr>
<tr><th id="700">700</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="701">701</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="702">702</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>20</var>;</td></tr>
<tr><th id="703">703</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="704">704</th><td>      <i>// op: k</i></td></tr>
<tr><th id="705">705</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeImm' data-ref="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeImm</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_16" title='llvm::AVR::fixup_16' data-ref="llvm::AVR::fixup_16" data-ref-filename="llvm..AVR..fixup_16">fixup_16</a>, <var>2</var>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="706">706</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="65535UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>65535</var>);</td></tr>
<tr><th id="707">707</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="708">708</th><td>      <b>break</b>;</td></tr>
<tr><th id="709">709</th><td>    }</td></tr>
<tr><th id="710">710</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LACZRd" title='llvm::AVR::LACZRd' data-ref="llvm::AVR::LACZRd" data-ref-filename="llvm..AVR..LACZRd">LACZRd</a>:</td></tr>
<tr><th id="711">711</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LASZRd" title='llvm::AVR::LASZRd' data-ref="llvm::AVR::LASZRd" data-ref-filename="llvm..AVR..LASZRd">LASZRd</a>:</td></tr>
<tr><th id="712">712</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LATZRd" title='llvm::AVR::LATZRd' data-ref="llvm::AVR::LATZRd" data-ref-filename="llvm..AVR..LATZRd">LATZRd</a>:</td></tr>
<tr><th id="713">713</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::XCHZRd" title='llvm::AVR::XCHZRd' data-ref="llvm::AVR::XCHZRd" data-ref-filename="llvm..AVR..XCHZRd">XCHZRd</a>: {</td></tr>
<tr><th id="714">714</th><td>      <i>// op: rd</i></td></tr>
<tr><th id="715">715</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="716">716</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="717">717</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="718">718</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="719">719</th><td>      <b>break</b>;</td></tr>
<tr><th id="720">720</th><td>    }</td></tr>
<tr><th id="721">721</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BLD" title='llvm::AVR::BLD' data-ref="llvm::AVR::BLD" data-ref-filename="llvm..AVR..BLD">BLD</a>:</td></tr>
<tr><th id="722">722</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BST" title='llvm::AVR::BST' data-ref="llvm::AVR::BST" data-ref-filename="llvm..AVR..BST">BST</a>:</td></tr>
<tr><th id="723">723</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBRCRrB" title='llvm::AVR::SBRCRrB' data-ref="llvm::AVR::SBRCRrB" data-ref-filename="llvm..AVR..SBRCRrB">SBRCRrB</a>:</td></tr>
<tr><th id="724">724</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBRSRrB" title='llvm::AVR::SBRSRrB' data-ref="llvm::AVR::SBRSRrB" data-ref-filename="llvm..AVR..SBRSRrB">SBRSRrB</a>: {</td></tr>
<tr><th id="725">725</th><td>      <i>// op: rd</i></td></tr>
<tr><th id="726">726</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="727">727</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="728">728</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="729">729</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="730">730</th><td>      <i>// op: b</i></td></tr>
<tr><th id="731">731</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="732">732</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="7UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>7</var>);</td></tr>
<tr><th id="733">733</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="734">734</th><td>      <b>break</b>;</td></tr>
<tr><th id="735">735</th><td>    }</td></tr>
<tr><th id="736">736</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CPCRdRr" title='llvm::AVR::CPCRdRr' data-ref="llvm::AVR::CPCRdRr" data-ref-filename="llvm..AVR..CPCRdRr">CPCRdRr</a>:</td></tr>
<tr><th id="737">737</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CPRdRr" title='llvm::AVR::CPRdRr' data-ref="llvm::AVR::CPRdRr" data-ref-filename="llvm..AVR..CPRdRr">CPRdRr</a>:</td></tr>
<tr><th id="738">738</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CPSE" title='llvm::AVR::CPSE' data-ref="llvm::AVR::CPSE" data-ref-filename="llvm..AVR..CPSE">CPSE</a>:</td></tr>
<tr><th id="739">739</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::MOVRdRr" title='llvm::AVR::MOVRdRr' data-ref="llvm::AVR::MOVRdRr" data-ref-filename="llvm..AVR..MOVRdRr">MOVRdRr</a>:</td></tr>
<tr><th id="740">740</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::MULRdRr" title='llvm::AVR::MULRdRr' data-ref="llvm::AVR::MULRdRr" data-ref-filename="llvm..AVR..MULRdRr">MULRdRr</a>: {</td></tr>
<tr><th id="741">741</th><td>      <i>// op: rd</i></td></tr>
<tr><th id="742">742</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="743">743</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="744">744</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="745">745</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="746">746</th><td>      <i>// op: rr</i></td></tr>
<tr><th id="747">747</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="748">748</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="16UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>16</var>)) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="749">749</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>));</td></tr>
<tr><th id="750">750</th><td>      <b>break</b>;</td></tr>
<tr><th id="751">751</th><td>    }</td></tr>
<tr><th id="752">752</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADCRdRr" title='llvm::AVR::ADCRdRr' data-ref="llvm::AVR::ADCRdRr" data-ref-filename="llvm..AVR..ADCRdRr">ADCRdRr</a>:</td></tr>
<tr><th id="753">753</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADDRdRr" title='llvm::AVR::ADDRdRr' data-ref="llvm::AVR::ADDRdRr" data-ref-filename="llvm..AVR..ADDRdRr">ADDRdRr</a>:</td></tr>
<tr><th id="754">754</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ANDRdRr" title='llvm::AVR::ANDRdRr' data-ref="llvm::AVR::ANDRdRr" data-ref-filename="llvm..AVR..ANDRdRr">ANDRdRr</a>:</td></tr>
<tr><th id="755">755</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::EORRdRr" title='llvm::AVR::EORRdRr' data-ref="llvm::AVR::EORRdRr" data-ref-filename="llvm..AVR..EORRdRr">EORRdRr</a>:</td></tr>
<tr><th id="756">756</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ORRdRr" title='llvm::AVR::ORRdRr' data-ref="llvm::AVR::ORRdRr" data-ref-filename="llvm..AVR..ORRdRr">ORRdRr</a>:</td></tr>
<tr><th id="757">757</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBCRdRr" title='llvm::AVR::SBCRdRr' data-ref="llvm::AVR::SBCRdRr" data-ref-filename="llvm..AVR..SBCRdRr">SBCRdRr</a>:</td></tr>
<tr><th id="758">758</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBRdRr" title='llvm::AVR::SUBRdRr' data-ref="llvm::AVR::SUBRdRr" data-ref-filename="llvm..AVR..SUBRdRr">SUBRdRr</a>: {</td></tr>
<tr><th id="759">759</th><td>      <i>// op: rd</i></td></tr>
<tr><th id="760">760</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="761">761</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="762">762</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="763">763</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="764">764</th><td>      <i>// op: rr</i></td></tr>
<tr><th id="765">765</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="766">766</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="16UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>16</var>)) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="767">767</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= (<a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp; <a class="macro" href="../../../../../include/stdint.h.html#262" title="15UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>15</var>));</td></tr>
<tr><th id="768">768</th><td>      <b>break</b>;</td></tr>
<tr><th id="769">769</th><td>    }</td></tr>
<tr><th id="770">770</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::FMUL" title='llvm::AVR::FMUL' data-ref="llvm::AVR::FMUL" data-ref-filename="llvm..AVR..FMUL">FMUL</a>:</td></tr>
<tr><th id="771">771</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::FMULS" title='llvm::AVR::FMULS' data-ref="llvm::AVR::FMULS" data-ref-filename="llvm..AVR..FMULS">FMULS</a>:</td></tr>
<tr><th id="772">772</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::FMULSU" title='llvm::AVR::FMULSU' data-ref="llvm::AVR::FMULSU" data-ref-filename="llvm..AVR..FMULSU">FMULSU</a>: {</td></tr>
<tr><th id="773">773</th><td>      <i>// op: rd</i></td></tr>
<tr><th id="774">774</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="775">775</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="7UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>7</var>);</td></tr>
<tr><th id="776">776</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="777">777</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="778">778</th><td>      <i>// op: rr</i></td></tr>
<tr><th id="779">779</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="780">780</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="7UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>7</var>);</td></tr>
<tr><th id="781">781</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="782">782</th><td>      <b>break</b>;</td></tr>
<tr><th id="783">783</th><td>    }</td></tr>
<tr><th id="784">784</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STSKRr" title='llvm::AVR::STSKRr' data-ref="llvm::AVR::STSKRr" data-ref-filename="llvm..AVR..STSKRr">STSKRr</a>: {</td></tr>
<tr><th id="785">785</th><td>      <i>// op: rd</i></td></tr>
<tr><th id="786">786</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="787">787</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="788">788</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>20</var>;</td></tr>
<tr><th id="789">789</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="790">790</th><td>      <i>// op: k</i></td></tr>
<tr><th id="791">791</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::encodeImm' data-ref="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter9encodeImmERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeImm</a>&lt;<span class="namespace">AVR::</span><a class="enum" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h.html#llvm::AVR::fixup_16" title='llvm::AVR::fixup_16' data-ref="llvm::AVR::fixup_16" data-ref-filename="llvm..AVR..fixup_16">fixup_16</a>, <var>2</var>&gt;(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="792">792</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="65535UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>65535</var>);</td></tr>
<tr><th id="793">793</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="794">794</th><td>      <b>break</b>;</td></tr>
<tr><th id="795">795</th><td>    }</td></tr>
<tr><th id="796">796</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ELPMRdZ" title='llvm::AVR::ELPMRdZ' data-ref="llvm::AVR::ELPMRdZ" data-ref-filename="llvm..AVR..ELPMRdZ">ELPMRdZ</a>:</td></tr>
<tr><th id="797">797</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ELPMRdZPi" title='llvm::AVR::ELPMRdZPi' data-ref="llvm::AVR::ELPMRdZPi" data-ref-filename="llvm..AVR..ELPMRdZPi">ELPMRdZPi</a>:</td></tr>
<tr><th id="798">798</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LPMRdZ" title='llvm::AVR::LPMRdZ' data-ref="llvm::AVR::LPMRdZ" data-ref-filename="llvm..AVR..LPMRdZ">LPMRdZ</a>:</td></tr>
<tr><th id="799">799</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LPMRdZPi" title='llvm::AVR::LPMRdZPi' data-ref="llvm::AVR::LPMRdZPi" data-ref-filename="llvm..AVR..LPMRdZPi">LPMRdZPi</a>: {</td></tr>
<tr><th id="800">800</th><td>      <i>// op: reg</i></td></tr>
<tr><th id="801">801</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="802">802</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="31UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>31</var>);</td></tr>
<tr><th id="803">803</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="804">804</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="805">805</th><td>      <b>break</b>;</td></tr>
<tr><th id="806">806</th><td>    }</td></tr>
<tr><th id="807">807</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BCLRs" title='llvm::AVR::BCLRs' data-ref="llvm::AVR::BCLRs" data-ref-filename="llvm..AVR..BCLRs">BCLRs</a>:</td></tr>
<tr><th id="808">808</th><td>    <b>case</b> <span class="namespace">AVR::</span><a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BSETs" title='llvm::AVR::BSETs' data-ref="llvm::AVR::BSETs" data-ref-filename="llvm..AVR..BSETs">BSETs</a>: {</td></tr>
<tr><th id="809">809</th><td>      <i>// op: s</i></td></tr>
<tr><th id="810">810</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> = <a class="member fn" href="../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html#_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AVRMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16AVRMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>, <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col1 ref" href="#121Fixups" title='Fixups' data-ref="121Fixups" data-ref-filename="121Fixups">Fixups</a></span>, <a class="local col2 ref" href="#122STI" title='STI' data-ref="122STI" data-ref-filename="122STI">STI</a>);</td></tr>
<tr><th id="811">811</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &amp;= <a class="macro" href="../../../../../include/stdint.h.html#262" title="7UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>7</var>);</td></tr>
<tr><th id="812">812</th><td>      <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="813">813</th><td>      <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a> |= <a class="local col6 ref" href="#126op" title='op' data-ref="126op" data-ref-filename="126op">op</a>;</td></tr>
<tr><th id="814">814</th><td>      <b>break</b>;</td></tr>
<tr><th id="815">815</th><td>    }</td></tr>
<tr><th id="816">816</th><td>  <b>default</b>:</td></tr>
<tr><th id="817">817</th><td>    <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <span class='ref fn fake' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev" data-ref-filename="_ZNSt7__cxx1112basic_stringC1Ev"></span><dfn class="local col7 decl" id="127msg" title='msg' data-type='std::string' data-ref="127msg" data-ref-filename="127msg">msg</dfn>;</td></tr>
<tr><th id="818">818</th><td>    <a class="type" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> <dfn class="local col8 decl" id="128Msg" title='Msg' data-type='llvm::raw_string_ostream' data-ref="128Msg" data-ref-filename="128Msg">Msg</dfn><a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col7 ref" href="#127msg" title='msg' data-ref="127msg" data-ref-filename="127msg">msg</a>);</td></tr>
<tr><th id="819">819</th><td>    <a class="local col8 ref" href="#128Msg" title='Msg' data-ref="128Msg" data-ref-filename="128Msg">Msg</a> <a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Not supported instr: "</q> <a class="ref fn" href="../../../../llvm/include/llvm/MC/MCInst.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_6MCInstE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_6MCInstE" data-ref-filename="_ZN4llvmlsERNS_11raw_ostreamERKNS_6MCInstE">&lt;&lt;</a> <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>;</td></tr>
<tr><th id="820">820</th><td>    <a class="ref fn" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb" data-ref-filename="_ZN4llvm18report_fatal_errorERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb">report_fatal_error</a>(<a class="local col8 ref" href="#128Msg" title='Msg' data-ref="128Msg" data-ref-filename="128Msg">Msg</a>.<a class="ref fn" href="../../../../llvm/include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strB5cxx11Ev" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strB5cxx11Ev" data-ref-filename="_ZN4llvm18raw_string_ostream3strB5cxx11Ev">str</a>());</td></tr>
<tr><th id="821">821</th><td>  }</td></tr>
<tr><th id="822">822</th><td>  <b>return</b> <a class="local col5 ref" href="#125Value" title='Value' data-ref="125Value" data-ref-filename="125Value">Value</a>;</td></tr>
<tr><th id="823">823</th><td>}</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><u>#<span data-ppcond="825">ifdef</span> <span class="macro" data-ref="_M/ENABLE_INSTR_PREDICATE_VERIFIER">ENABLE_INSTR_PREDICATE_VERIFIER</span></u></td></tr>
<tr><th id="826">826</th><td><u>#undef ENABLE_INSTR_PREDICATE_VERIFIER</u></td></tr>
<tr><th id="827">827</th><td><u>#include &lt;sstream&gt;</u></td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td><i>// Bits for subtarget features that participate in instruction matching.</i></td></tr>
<tr><th id="830">830</th><td><b>enum</b> SubtargetFeatureBits : uint8_t {</td></tr>
<tr><th id="831">831</th><td>  Feature_HasSRAMBit = <var>13</var>,</td></tr>
<tr><th id="832">832</th><td>  Feature_HasJMPCALLBit = <var>7</var>,</td></tr>
<tr><th id="833">833</th><td>  Feature_HasIJMPCALLBit = <var>6</var>,</td></tr>
<tr><th id="834">834</th><td>  Feature_HasEIJMPCALLBit = <var>3</var>,</td></tr>
<tr><th id="835">835</th><td>  Feature_HasADDSUBIWBit = <var>0</var>,</td></tr>
<tr><th id="836">836</th><td>  Feature_HasSmallStackBit = <var>14</var>,</td></tr>
<tr><th id="837">837</th><td>  Feature_HasMOVWBit = <var>10</var>,</td></tr>
<tr><th id="838">838</th><td>  Feature_HasLPMBit = <var>8</var>,</td></tr>
<tr><th id="839">839</th><td>  Feature_HasLPMXBit = <var>9</var>,</td></tr>
<tr><th id="840">840</th><td>  Feature_HasELPMBit = <var>4</var>,</td></tr>
<tr><th id="841">841</th><td>  Feature_HasELPMXBit = <var>5</var>,</td></tr>
<tr><th id="842">842</th><td>  Feature_HasSPMBit = <var>11</var>,</td></tr>
<tr><th id="843">843</th><td>  Feature_HasSPMXBit = <var>12</var>,</td></tr>
<tr><th id="844">844</th><td>  Feature_HasDESBit = <var>2</var>,</td></tr>
<tr><th id="845">845</th><td>  Feature_SupportsRMWBit = <var>17</var>,</td></tr>
<tr><th id="846">846</th><td>  Feature_SupportsMultiplicationBit = <var>16</var>,</td></tr>
<tr><th id="847">847</th><td>  Feature_HasBREAKBit = <var>1</var>,</td></tr>
<tr><th id="848">848</th><td>  Feature_HasTinyEncodingBit = <var>15</var>,</td></tr>
<tr><th id="849">849</th><td>};</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="852">852</th><td><em>static</em> <em>const</em> <em>char</em> *SubtargetFeatureNames[] = {</td></tr>
<tr><th id="853">853</th><td>  <q>"Feature_HasADDSUBIW"</q>,</td></tr>
<tr><th id="854">854</th><td>  <q>"Feature_HasBREAK"</q>,</td></tr>
<tr><th id="855">855</th><td>  <q>"Feature_HasDES"</q>,</td></tr>
<tr><th id="856">856</th><td>  <q>"Feature_HasEIJMPCALL"</q>,</td></tr>
<tr><th id="857">857</th><td>  <q>"Feature_HasELPM"</q>,</td></tr>
<tr><th id="858">858</th><td>  <q>"Feature_HasELPMX"</q>,</td></tr>
<tr><th id="859">859</th><td>  <q>"Feature_HasIJMPCALL"</q>,</td></tr>
<tr><th id="860">860</th><td>  <q>"Feature_HasJMPCALL"</q>,</td></tr>
<tr><th id="861">861</th><td>  <q>"Feature_HasLPM"</q>,</td></tr>
<tr><th id="862">862</th><td>  <q>"Feature_HasLPMX"</q>,</td></tr>
<tr><th id="863">863</th><td>  <q>"Feature_HasMOVW"</q>,</td></tr>
<tr><th id="864">864</th><td>  <q>"Feature_HasSPM"</q>,</td></tr>
<tr><th id="865">865</th><td>  <q>"Feature_HasSPMX"</q>,</td></tr>
<tr><th id="866">866</th><td>  <q>"Feature_HasSRAM"</q>,</td></tr>
<tr><th id="867">867</th><td>  <q>"Feature_HasSmallStack"</q>,</td></tr>
<tr><th id="868">868</th><td>  <q>"Feature_HasTinyEncoding"</q>,</td></tr>
<tr><th id="869">869</th><td>  <q>"Feature_SupportsMultiplication"</q>,</td></tr>
<tr><th id="870">870</th><td>  <q>"Feature_SupportsRMW"</q>,</td></tr>
<tr><th id="871">871</th><td>  <b>nullptr</b></td></tr>
<tr><th id="872">872</th><td>};</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="875">875</th><td>FeatureBitset AVRMCCodeEmitter::</td></tr>
<tr><th id="876">876</th><td>computeAvailableFeatures(<em>const</em> FeatureBitset &amp;FB) <em>const</em> {</td></tr>
<tr><th id="877">877</th><td>  FeatureBitset Features;</td></tr>
<tr><th id="878">878</th><td>  <b>if</b> (FB[AVR::FeatureSRAM])</td></tr>
<tr><th id="879">879</th><td>    Features.set(Feature_HasSRAMBit);</td></tr>
<tr><th id="880">880</th><td>  <b>if</b> (FB[AVR::FeatureJMPCALL])</td></tr>
<tr><th id="881">881</th><td>    Features.set(Feature_HasJMPCALLBit);</td></tr>
<tr><th id="882">882</th><td>  <b>if</b> (FB[AVR::FeatureIJMPCALL])</td></tr>
<tr><th id="883">883</th><td>    Features.set(Feature_HasIJMPCALLBit);</td></tr>
<tr><th id="884">884</th><td>  <b>if</b> (FB[AVR::FeatureEIJMPCALL])</td></tr>
<tr><th id="885">885</th><td>    Features.set(Feature_HasEIJMPCALLBit);</td></tr>
<tr><th id="886">886</th><td>  <b>if</b> (FB[AVR::FeatureADDSUBIW])</td></tr>
<tr><th id="887">887</th><td>    Features.set(Feature_HasADDSUBIWBit);</td></tr>
<tr><th id="888">888</th><td>  <b>if</b> (FB[AVR::FeatureSmallStack])</td></tr>
<tr><th id="889">889</th><td>    Features.set(Feature_HasSmallStackBit);</td></tr>
<tr><th id="890">890</th><td>  <b>if</b> (FB[AVR::FeatureMOVW])</td></tr>
<tr><th id="891">891</th><td>    Features.set(Feature_HasMOVWBit);</td></tr>
<tr><th id="892">892</th><td>  <b>if</b> (FB[AVR::FeatureLPM])</td></tr>
<tr><th id="893">893</th><td>    Features.set(Feature_HasLPMBit);</td></tr>
<tr><th id="894">894</th><td>  <b>if</b> (FB[AVR::FeatureLPMX])</td></tr>
<tr><th id="895">895</th><td>    Features.set(Feature_HasLPMXBit);</td></tr>
<tr><th id="896">896</th><td>  <b>if</b> (FB[AVR::FeatureELPM])</td></tr>
<tr><th id="897">897</th><td>    Features.set(Feature_HasELPMBit);</td></tr>
<tr><th id="898">898</th><td>  <b>if</b> (FB[AVR::FeatureELPMX])</td></tr>
<tr><th id="899">899</th><td>    Features.set(Feature_HasELPMXBit);</td></tr>
<tr><th id="900">900</th><td>  <b>if</b> (FB[AVR::FeatureSPM])</td></tr>
<tr><th id="901">901</th><td>    Features.set(Feature_HasSPMBit);</td></tr>
<tr><th id="902">902</th><td>  <b>if</b> (FB[AVR::FeatureSPMX])</td></tr>
<tr><th id="903">903</th><td>    Features.set(Feature_HasSPMXBit);</td></tr>
<tr><th id="904">904</th><td>  <b>if</b> (FB[AVR::FeatureDES])</td></tr>
<tr><th id="905">905</th><td>    Features.set(Feature_HasDESBit);</td></tr>
<tr><th id="906">906</th><td>  <b>if</b> (FB[AVR::FeatureRMW])</td></tr>
<tr><th id="907">907</th><td>    Features.set(Feature_SupportsRMWBit);</td></tr>
<tr><th id="908">908</th><td>  <b>if</b> (FB[AVR::FeatureMultiplication])</td></tr>
<tr><th id="909">909</th><td>    Features.set(Feature_SupportsMultiplicationBit);</td></tr>
<tr><th id="910">910</th><td>  <b>if</b> (FB[AVR::FeatureBREAK])</td></tr>
<tr><th id="911">911</th><td>    Features.set(Feature_HasBREAKBit);</td></tr>
<tr><th id="912">912</th><td>  <b>if</b> (FB[AVR::FeatureTinyEncoding])</td></tr>
<tr><th id="913">913</th><td>    Features.set(Feature_HasTinyEncodingBit);</td></tr>
<tr><th id="914">914</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="915">915</th><td>}</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="918">918</th><td><i>// Feature bitsets.</i></td></tr>
<tr><th id="919">919</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="920">920</th><td>  CEFBS_None,</td></tr>
<tr><th id="921">921</th><td>  CEFBS_HasADDSUBIW,</td></tr>
<tr><th id="922">922</th><td>  CEFBS_HasBREAK,</td></tr>
<tr><th id="923">923</th><td>  CEFBS_HasDES,</td></tr>
<tr><th id="924">924</th><td>  CEFBS_HasEIJMPCALL,</td></tr>
<tr><th id="925">925</th><td>  CEFBS_HasELPM,</td></tr>
<tr><th id="926">926</th><td>  CEFBS_HasELPMX,</td></tr>
<tr><th id="927">927</th><td>  CEFBS_HasIJMPCALL,</td></tr>
<tr><th id="928">928</th><td>  CEFBS_HasJMPCALL,</td></tr>
<tr><th id="929">929</th><td>  CEFBS_HasLPM,</td></tr>
<tr><th id="930">930</th><td>  CEFBS_HasLPMX,</td></tr>
<tr><th id="931">931</th><td>  CEFBS_HasMOVW,</td></tr>
<tr><th id="932">932</th><td>  CEFBS_HasSPM,</td></tr>
<tr><th id="933">933</th><td>  CEFBS_HasSPMX,</td></tr>
<tr><th id="934">934</th><td>  CEFBS_HasSRAM,</td></tr>
<tr><th id="935">935</th><td>  CEFBS_SupportsMultiplication,</td></tr>
<tr><th id="936">936</th><td>  CEFBS_SupportsRMW,</td></tr>
<tr><th id="937">937</th><td>};</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><em>static</em> <b>constexpr</b> FeatureBitset FeatureBitsets[] = {</td></tr>
<tr><th id="940">940</th><td>  {}, <i>// CEFBS_None</i></td></tr>
<tr><th id="941">941</th><td>  {Feature_HasADDSUBIWBit, },</td></tr>
<tr><th id="942">942</th><td>  {Feature_HasBREAKBit, },</td></tr>
<tr><th id="943">943</th><td>  {Feature_HasDESBit, },</td></tr>
<tr><th id="944">944</th><td>  {Feature_HasEIJMPCALLBit, },</td></tr>
<tr><th id="945">945</th><td>  {Feature_HasELPMBit, },</td></tr>
<tr><th id="946">946</th><td>  {Feature_HasELPMXBit, },</td></tr>
<tr><th id="947">947</th><td>  {Feature_HasIJMPCALLBit, },</td></tr>
<tr><th id="948">948</th><td>  {Feature_HasJMPCALLBit, },</td></tr>
<tr><th id="949">949</th><td>  {Feature_HasLPMBit, },</td></tr>
<tr><th id="950">950</th><td>  {Feature_HasLPMXBit, },</td></tr>
<tr><th id="951">951</th><td>  {Feature_HasMOVWBit, },</td></tr>
<tr><th id="952">952</th><td>  {Feature_HasSPMBit, },</td></tr>
<tr><th id="953">953</th><td>  {Feature_HasSPMXBit, },</td></tr>
<tr><th id="954">954</th><td>  {Feature_HasSRAMBit, },</td></tr>
<tr><th id="955">955</th><td>  {Feature_SupportsMultiplicationBit, },</td></tr>
<tr><th id="956">956</th><td>  {Feature_SupportsRMWBit, },</td></tr>
<tr><th id="957">957</th><td>};</td></tr>
<tr><th id="958">958</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><em>void</em> AVRMCCodeEmitter::verifyInstructionPredicates(</td></tr>
<tr><th id="961">961</th><td>    <em>const</em> MCInst &amp;Inst, <em>const</em> FeatureBitset &amp;AvailableFeatures) <em>const</em> {</td></tr>
<tr><th id="962">962</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="963">963</th><td>  <em>static</em> uint8_t RequiredFeaturesRefs[] = {</td></tr>
<tr><th id="964">964</th><td>    CEFBS_None, <i>// PHI = 0</i></td></tr>
<tr><th id="965">965</th><td>    CEFBS_None, <i>// INLINEASM = 1</i></td></tr>
<tr><th id="966">966</th><td>    CEFBS_None, <i>// INLINEASM_BR = 2</i></td></tr>
<tr><th id="967">967</th><td>    CEFBS_None, <i>// CFI_INSTRUCTION = 3</i></td></tr>
<tr><th id="968">968</th><td>    CEFBS_None, <i>// EH_LABEL = 4</i></td></tr>
<tr><th id="969">969</th><td>    CEFBS_None, <i>// GC_LABEL = 5</i></td></tr>
<tr><th id="970">970</th><td>    CEFBS_None, <i>// ANNOTATION_LABEL = 6</i></td></tr>
<tr><th id="971">971</th><td>    CEFBS_None, <i>// KILL = 7</i></td></tr>
<tr><th id="972">972</th><td>    CEFBS_None, <i>// EXTRACT_SUBREG = 8</i></td></tr>
<tr><th id="973">973</th><td>    CEFBS_None, <i>// INSERT_SUBREG = 9</i></td></tr>
<tr><th id="974">974</th><td>    CEFBS_None, <i>// IMPLICIT_DEF = 10</i></td></tr>
<tr><th id="975">975</th><td>    CEFBS_None, <i>// SUBREG_TO_REG = 11</i></td></tr>
<tr><th id="976">976</th><td>    CEFBS_None, <i>// COPY_TO_REGCLASS = 12</i></td></tr>
<tr><th id="977">977</th><td>    CEFBS_None, <i>// DBG_VALUE = 13</i></td></tr>
<tr><th id="978">978</th><td>    CEFBS_None, <i>// DBG_INSTR_REF = 14</i></td></tr>
<tr><th id="979">979</th><td>    CEFBS_None, <i>// DBG_LABEL = 15</i></td></tr>
<tr><th id="980">980</th><td>    CEFBS_None, <i>// REG_SEQUENCE = 16</i></td></tr>
<tr><th id="981">981</th><td>    CEFBS_None, <i>// COPY = 17</i></td></tr>
<tr><th id="982">982</th><td>    CEFBS_None, <i>// BUNDLE = 18</i></td></tr>
<tr><th id="983">983</th><td>    CEFBS_None, <i>// LIFETIME_START = 19</i></td></tr>
<tr><th id="984">984</th><td>    CEFBS_None, <i>// LIFETIME_END = 20</i></td></tr>
<tr><th id="985">985</th><td>    CEFBS_None, <i>// PSEUDO_PROBE = 21</i></td></tr>
<tr><th id="986">986</th><td>    CEFBS_None, <i>// STACKMAP = 22</i></td></tr>
<tr><th id="987">987</th><td>    CEFBS_None, <i>// FENTRY_CALL = 23</i></td></tr>
<tr><th id="988">988</th><td>    CEFBS_None, <i>// PATCHPOINT = 24</i></td></tr>
<tr><th id="989">989</th><td>    CEFBS_None, <i>// LOAD_STACK_GUARD = 25</i></td></tr>
<tr><th id="990">990</th><td>    CEFBS_None, <i>// PREALLOCATED_SETUP = 26</i></td></tr>
<tr><th id="991">991</th><td>    CEFBS_None, <i>// PREALLOCATED_ARG = 27</i></td></tr>
<tr><th id="992">992</th><td>    CEFBS_None, <i>// STATEPOINT = 28</i></td></tr>
<tr><th id="993">993</th><td>    CEFBS_None, <i>// LOCAL_ESCAPE = 29</i></td></tr>
<tr><th id="994">994</th><td>    CEFBS_None, <i>// FAULTING_OP = 30</i></td></tr>
<tr><th id="995">995</th><td>    CEFBS_None, <i>// PATCHABLE_OP = 31</i></td></tr>
<tr><th id="996">996</th><td>    CEFBS_None, <i>// PATCHABLE_FUNCTION_ENTER = 32</i></td></tr>
<tr><th id="997">997</th><td>    CEFBS_None, <i>// PATCHABLE_RET = 33</i></td></tr>
<tr><th id="998">998</th><td>    CEFBS_None, <i>// PATCHABLE_FUNCTION_EXIT = 34</i></td></tr>
<tr><th id="999">999</th><td>    CEFBS_None, <i>// PATCHABLE_TAIL_CALL = 35</i></td></tr>
<tr><th id="1000">1000</th><td>    CEFBS_None, <i>// PATCHABLE_EVENT_CALL = 36</i></td></tr>
<tr><th id="1001">1001</th><td>    CEFBS_None, <i>// PATCHABLE_TYPED_EVENT_CALL = 37</i></td></tr>
<tr><th id="1002">1002</th><td>    CEFBS_None, <i>// ICALL_BRANCH_FUNNEL = 38</i></td></tr>
<tr><th id="1003">1003</th><td>    CEFBS_None, <i>// G_ADD = 39</i></td></tr>
<tr><th id="1004">1004</th><td>    CEFBS_None, <i>// G_SUB = 40</i></td></tr>
<tr><th id="1005">1005</th><td>    CEFBS_None, <i>// G_MUL = 41</i></td></tr>
<tr><th id="1006">1006</th><td>    CEFBS_None, <i>// G_SDIV = 42</i></td></tr>
<tr><th id="1007">1007</th><td>    CEFBS_None, <i>// G_UDIV = 43</i></td></tr>
<tr><th id="1008">1008</th><td>    CEFBS_None, <i>// G_SREM = 44</i></td></tr>
<tr><th id="1009">1009</th><td>    CEFBS_None, <i>// G_UREM = 45</i></td></tr>
<tr><th id="1010">1010</th><td>    CEFBS_None, <i>// G_AND = 46</i></td></tr>
<tr><th id="1011">1011</th><td>    CEFBS_None, <i>// G_OR = 47</i></td></tr>
<tr><th id="1012">1012</th><td>    CEFBS_None, <i>// G_XOR = 48</i></td></tr>
<tr><th id="1013">1013</th><td>    CEFBS_None, <i>// G_IMPLICIT_DEF = 49</i></td></tr>
<tr><th id="1014">1014</th><td>    CEFBS_None, <i>// G_PHI = 50</i></td></tr>
<tr><th id="1015">1015</th><td>    CEFBS_None, <i>// G_FRAME_INDEX = 51</i></td></tr>
<tr><th id="1016">1016</th><td>    CEFBS_None, <i>// G_GLOBAL_VALUE = 52</i></td></tr>
<tr><th id="1017">1017</th><td>    CEFBS_None, <i>// G_EXTRACT = 53</i></td></tr>
<tr><th id="1018">1018</th><td>    CEFBS_None, <i>// G_UNMERGE_VALUES = 54</i></td></tr>
<tr><th id="1019">1019</th><td>    CEFBS_None, <i>// G_INSERT = 55</i></td></tr>
<tr><th id="1020">1020</th><td>    CEFBS_None, <i>// G_MERGE_VALUES = 56</i></td></tr>
<tr><th id="1021">1021</th><td>    CEFBS_None, <i>// G_BUILD_VECTOR = 57</i></td></tr>
<tr><th id="1022">1022</th><td>    CEFBS_None, <i>// G_BUILD_VECTOR_TRUNC = 58</i></td></tr>
<tr><th id="1023">1023</th><td>    CEFBS_None, <i>// G_CONCAT_VECTORS = 59</i></td></tr>
<tr><th id="1024">1024</th><td>    CEFBS_None, <i>// G_PTRTOINT = 60</i></td></tr>
<tr><th id="1025">1025</th><td>    CEFBS_None, <i>// G_INTTOPTR = 61</i></td></tr>
<tr><th id="1026">1026</th><td>    CEFBS_None, <i>// G_BITCAST = 62</i></td></tr>
<tr><th id="1027">1027</th><td>    CEFBS_None, <i>// G_FREEZE = 63</i></td></tr>
<tr><th id="1028">1028</th><td>    CEFBS_None, <i>// G_INTRINSIC_TRUNC = 64</i></td></tr>
<tr><th id="1029">1029</th><td>    CEFBS_None, <i>// G_INTRINSIC_ROUND = 65</i></td></tr>
<tr><th id="1030">1030</th><td>    CEFBS_None, <i>// G_INTRINSIC_LRINT = 66</i></td></tr>
<tr><th id="1031">1031</th><td>    CEFBS_None, <i>// G_INTRINSIC_ROUNDEVEN = 67</i></td></tr>
<tr><th id="1032">1032</th><td>    CEFBS_None, <i>// G_READCYCLECOUNTER = 68</i></td></tr>
<tr><th id="1033">1033</th><td>    CEFBS_None, <i>// G_LOAD = 69</i></td></tr>
<tr><th id="1034">1034</th><td>    CEFBS_None, <i>// G_SEXTLOAD = 70</i></td></tr>
<tr><th id="1035">1035</th><td>    CEFBS_None, <i>// G_ZEXTLOAD = 71</i></td></tr>
<tr><th id="1036">1036</th><td>    CEFBS_None, <i>// G_INDEXED_LOAD = 72</i></td></tr>
<tr><th id="1037">1037</th><td>    CEFBS_None, <i>// G_INDEXED_SEXTLOAD = 73</i></td></tr>
<tr><th id="1038">1038</th><td>    CEFBS_None, <i>// G_INDEXED_ZEXTLOAD = 74</i></td></tr>
<tr><th id="1039">1039</th><td>    CEFBS_None, <i>// G_STORE = 75</i></td></tr>
<tr><th id="1040">1040</th><td>    CEFBS_None, <i>// G_INDEXED_STORE = 76</i></td></tr>
<tr><th id="1041">1041</th><td>    CEFBS_None, <i>// G_ATOMIC_CMPXCHG_WITH_SUCCESS = 77</i></td></tr>
<tr><th id="1042">1042</th><td>    CEFBS_None, <i>// G_ATOMIC_CMPXCHG = 78</i></td></tr>
<tr><th id="1043">1043</th><td>    CEFBS_None, <i>// G_ATOMICRMW_XCHG = 79</i></td></tr>
<tr><th id="1044">1044</th><td>    CEFBS_None, <i>// G_ATOMICRMW_ADD = 80</i></td></tr>
<tr><th id="1045">1045</th><td>    CEFBS_None, <i>// G_ATOMICRMW_SUB = 81</i></td></tr>
<tr><th id="1046">1046</th><td>    CEFBS_None, <i>// G_ATOMICRMW_AND = 82</i></td></tr>
<tr><th id="1047">1047</th><td>    CEFBS_None, <i>// G_ATOMICRMW_NAND = 83</i></td></tr>
<tr><th id="1048">1048</th><td>    CEFBS_None, <i>// G_ATOMICRMW_OR = 84</i></td></tr>
<tr><th id="1049">1049</th><td>    CEFBS_None, <i>// G_ATOMICRMW_XOR = 85</i></td></tr>
<tr><th id="1050">1050</th><td>    CEFBS_None, <i>// G_ATOMICRMW_MAX = 86</i></td></tr>
<tr><th id="1051">1051</th><td>    CEFBS_None, <i>// G_ATOMICRMW_MIN = 87</i></td></tr>
<tr><th id="1052">1052</th><td>    CEFBS_None, <i>// G_ATOMICRMW_UMAX = 88</i></td></tr>
<tr><th id="1053">1053</th><td>    CEFBS_None, <i>// G_ATOMICRMW_UMIN = 89</i></td></tr>
<tr><th id="1054">1054</th><td>    CEFBS_None, <i>// G_ATOMICRMW_FADD = 90</i></td></tr>
<tr><th id="1055">1055</th><td>    CEFBS_None, <i>// G_ATOMICRMW_FSUB = 91</i></td></tr>
<tr><th id="1056">1056</th><td>    CEFBS_None, <i>// G_FENCE = 92</i></td></tr>
<tr><th id="1057">1057</th><td>    CEFBS_None, <i>// G_BRCOND = 93</i></td></tr>
<tr><th id="1058">1058</th><td>    CEFBS_None, <i>// G_BRINDIRECT = 94</i></td></tr>
<tr><th id="1059">1059</th><td>    CEFBS_None, <i>// G_INTRINSIC = 95</i></td></tr>
<tr><th id="1060">1060</th><td>    CEFBS_None, <i>// G_INTRINSIC_W_SIDE_EFFECTS = 96</i></td></tr>
<tr><th id="1061">1061</th><td>    CEFBS_None, <i>// G_ANYEXT = 97</i></td></tr>
<tr><th id="1062">1062</th><td>    CEFBS_None, <i>// G_TRUNC = 98</i></td></tr>
<tr><th id="1063">1063</th><td>    CEFBS_None, <i>// G_CONSTANT = 99</i></td></tr>
<tr><th id="1064">1064</th><td>    CEFBS_None, <i>// G_FCONSTANT = 100</i></td></tr>
<tr><th id="1065">1065</th><td>    CEFBS_None, <i>// G_VASTART = 101</i></td></tr>
<tr><th id="1066">1066</th><td>    CEFBS_None, <i>// G_VAARG = 102</i></td></tr>
<tr><th id="1067">1067</th><td>    CEFBS_None, <i>// G_SEXT = 103</i></td></tr>
<tr><th id="1068">1068</th><td>    CEFBS_None, <i>// G_SEXT_INREG = 104</i></td></tr>
<tr><th id="1069">1069</th><td>    CEFBS_None, <i>// G_ZEXT = 105</i></td></tr>
<tr><th id="1070">1070</th><td>    CEFBS_None, <i>// G_SHL = 106</i></td></tr>
<tr><th id="1071">1071</th><td>    CEFBS_None, <i>// G_LSHR = 107</i></td></tr>
<tr><th id="1072">1072</th><td>    CEFBS_None, <i>// G_ASHR = 108</i></td></tr>
<tr><th id="1073">1073</th><td>    CEFBS_None, <i>// G_FSHL = 109</i></td></tr>
<tr><th id="1074">1074</th><td>    CEFBS_None, <i>// G_FSHR = 110</i></td></tr>
<tr><th id="1075">1075</th><td>    CEFBS_None, <i>// G_ICMP = 111</i></td></tr>
<tr><th id="1076">1076</th><td>    CEFBS_None, <i>// G_FCMP = 112</i></td></tr>
<tr><th id="1077">1077</th><td>    CEFBS_None, <i>// G_SELECT = 113</i></td></tr>
<tr><th id="1078">1078</th><td>    CEFBS_None, <i>// G_UADDO = 114</i></td></tr>
<tr><th id="1079">1079</th><td>    CEFBS_None, <i>// G_UADDE = 115</i></td></tr>
<tr><th id="1080">1080</th><td>    CEFBS_None, <i>// G_USUBO = 116</i></td></tr>
<tr><th id="1081">1081</th><td>    CEFBS_None, <i>// G_USUBE = 117</i></td></tr>
<tr><th id="1082">1082</th><td>    CEFBS_None, <i>// G_SADDO = 118</i></td></tr>
<tr><th id="1083">1083</th><td>    CEFBS_None, <i>// G_SADDE = 119</i></td></tr>
<tr><th id="1084">1084</th><td>    CEFBS_None, <i>// G_SSUBO = 120</i></td></tr>
<tr><th id="1085">1085</th><td>    CEFBS_None, <i>// G_SSUBE = 121</i></td></tr>
<tr><th id="1086">1086</th><td>    CEFBS_None, <i>// G_UMULO = 122</i></td></tr>
<tr><th id="1087">1087</th><td>    CEFBS_None, <i>// G_SMULO = 123</i></td></tr>
<tr><th id="1088">1088</th><td>    CEFBS_None, <i>// G_UMULH = 124</i></td></tr>
<tr><th id="1089">1089</th><td>    CEFBS_None, <i>// G_SMULH = 125</i></td></tr>
<tr><th id="1090">1090</th><td>    CEFBS_None, <i>// G_UADDSAT = 126</i></td></tr>
<tr><th id="1091">1091</th><td>    CEFBS_None, <i>// G_SADDSAT = 127</i></td></tr>
<tr><th id="1092">1092</th><td>    CEFBS_None, <i>// G_USUBSAT = 128</i></td></tr>
<tr><th id="1093">1093</th><td>    CEFBS_None, <i>// G_SSUBSAT = 129</i></td></tr>
<tr><th id="1094">1094</th><td>    CEFBS_None, <i>// G_USHLSAT = 130</i></td></tr>
<tr><th id="1095">1095</th><td>    CEFBS_None, <i>// G_SSHLSAT = 131</i></td></tr>
<tr><th id="1096">1096</th><td>    CEFBS_None, <i>// G_SMULFIX = 132</i></td></tr>
<tr><th id="1097">1097</th><td>    CEFBS_None, <i>// G_UMULFIX = 133</i></td></tr>
<tr><th id="1098">1098</th><td>    CEFBS_None, <i>// G_SMULFIXSAT = 134</i></td></tr>
<tr><th id="1099">1099</th><td>    CEFBS_None, <i>// G_UMULFIXSAT = 135</i></td></tr>
<tr><th id="1100">1100</th><td>    CEFBS_None, <i>// G_SDIVFIX = 136</i></td></tr>
<tr><th id="1101">1101</th><td>    CEFBS_None, <i>// G_UDIVFIX = 137</i></td></tr>
<tr><th id="1102">1102</th><td>    CEFBS_None, <i>// G_SDIVFIXSAT = 138</i></td></tr>
<tr><th id="1103">1103</th><td>    CEFBS_None, <i>// G_UDIVFIXSAT = 139</i></td></tr>
<tr><th id="1104">1104</th><td>    CEFBS_None, <i>// G_FADD = 140</i></td></tr>
<tr><th id="1105">1105</th><td>    CEFBS_None, <i>// G_FSUB = 141</i></td></tr>
<tr><th id="1106">1106</th><td>    CEFBS_None, <i>// G_FMUL = 142</i></td></tr>
<tr><th id="1107">1107</th><td>    CEFBS_None, <i>// G_FMA = 143</i></td></tr>
<tr><th id="1108">1108</th><td>    CEFBS_None, <i>// G_FMAD = 144</i></td></tr>
<tr><th id="1109">1109</th><td>    CEFBS_None, <i>// G_FDIV = 145</i></td></tr>
<tr><th id="1110">1110</th><td>    CEFBS_None, <i>// G_FREM = 146</i></td></tr>
<tr><th id="1111">1111</th><td>    CEFBS_None, <i>// G_FPOW = 147</i></td></tr>
<tr><th id="1112">1112</th><td>    CEFBS_None, <i>// G_FPOWI = 148</i></td></tr>
<tr><th id="1113">1113</th><td>    CEFBS_None, <i>// G_FEXP = 149</i></td></tr>
<tr><th id="1114">1114</th><td>    CEFBS_None, <i>// G_FEXP2 = 150</i></td></tr>
<tr><th id="1115">1115</th><td>    CEFBS_None, <i>// G_FLOG = 151</i></td></tr>
<tr><th id="1116">1116</th><td>    CEFBS_None, <i>// G_FLOG2 = 152</i></td></tr>
<tr><th id="1117">1117</th><td>    CEFBS_None, <i>// G_FLOG10 = 153</i></td></tr>
<tr><th id="1118">1118</th><td>    CEFBS_None, <i>// G_FNEG = 154</i></td></tr>
<tr><th id="1119">1119</th><td>    CEFBS_None, <i>// G_FPEXT = 155</i></td></tr>
<tr><th id="1120">1120</th><td>    CEFBS_None, <i>// G_FPTRUNC = 156</i></td></tr>
<tr><th id="1121">1121</th><td>    CEFBS_None, <i>// G_FPTOSI = 157</i></td></tr>
<tr><th id="1122">1122</th><td>    CEFBS_None, <i>// G_FPTOUI = 158</i></td></tr>
<tr><th id="1123">1123</th><td>    CEFBS_None, <i>// G_SITOFP = 159</i></td></tr>
<tr><th id="1124">1124</th><td>    CEFBS_None, <i>// G_UITOFP = 160</i></td></tr>
<tr><th id="1125">1125</th><td>    CEFBS_None, <i>// G_FABS = 161</i></td></tr>
<tr><th id="1126">1126</th><td>    CEFBS_None, <i>// G_FCOPYSIGN = 162</i></td></tr>
<tr><th id="1127">1127</th><td>    CEFBS_None, <i>// G_FCANONICALIZE = 163</i></td></tr>
<tr><th id="1128">1128</th><td>    CEFBS_None, <i>// G_FMINNUM = 164</i></td></tr>
<tr><th id="1129">1129</th><td>    CEFBS_None, <i>// G_FMAXNUM = 165</i></td></tr>
<tr><th id="1130">1130</th><td>    CEFBS_None, <i>// G_FMINNUM_IEEE = 166</i></td></tr>
<tr><th id="1131">1131</th><td>    CEFBS_None, <i>// G_FMAXNUM_IEEE = 167</i></td></tr>
<tr><th id="1132">1132</th><td>    CEFBS_None, <i>// G_FMINIMUM = 168</i></td></tr>
<tr><th id="1133">1133</th><td>    CEFBS_None, <i>// G_FMAXIMUM = 169</i></td></tr>
<tr><th id="1134">1134</th><td>    CEFBS_None, <i>// G_PTR_ADD = 170</i></td></tr>
<tr><th id="1135">1135</th><td>    CEFBS_None, <i>// G_PTRMASK = 171</i></td></tr>
<tr><th id="1136">1136</th><td>    CEFBS_None, <i>// G_SMIN = 172</i></td></tr>
<tr><th id="1137">1137</th><td>    CEFBS_None, <i>// G_SMAX = 173</i></td></tr>
<tr><th id="1138">1138</th><td>    CEFBS_None, <i>// G_UMIN = 174</i></td></tr>
<tr><th id="1139">1139</th><td>    CEFBS_None, <i>// G_UMAX = 175</i></td></tr>
<tr><th id="1140">1140</th><td>    CEFBS_None, <i>// G_ABS = 176</i></td></tr>
<tr><th id="1141">1141</th><td>    CEFBS_None, <i>// G_BR = 177</i></td></tr>
<tr><th id="1142">1142</th><td>    CEFBS_None, <i>// G_BRJT = 178</i></td></tr>
<tr><th id="1143">1143</th><td>    CEFBS_None, <i>// G_INSERT_VECTOR_ELT = 179</i></td></tr>
<tr><th id="1144">1144</th><td>    CEFBS_None, <i>// G_EXTRACT_VECTOR_ELT = 180</i></td></tr>
<tr><th id="1145">1145</th><td>    CEFBS_None, <i>// G_SHUFFLE_VECTOR = 181</i></td></tr>
<tr><th id="1146">1146</th><td>    CEFBS_None, <i>// G_CTTZ = 182</i></td></tr>
<tr><th id="1147">1147</th><td>    CEFBS_None, <i>// G_CTTZ_ZERO_UNDEF = 183</i></td></tr>
<tr><th id="1148">1148</th><td>    CEFBS_None, <i>// G_CTLZ = 184</i></td></tr>
<tr><th id="1149">1149</th><td>    CEFBS_None, <i>// G_CTLZ_ZERO_UNDEF = 185</i></td></tr>
<tr><th id="1150">1150</th><td>    CEFBS_None, <i>// G_CTPOP = 186</i></td></tr>
<tr><th id="1151">1151</th><td>    CEFBS_None, <i>// G_BSWAP = 187</i></td></tr>
<tr><th id="1152">1152</th><td>    CEFBS_None, <i>// G_BITREVERSE = 188</i></td></tr>
<tr><th id="1153">1153</th><td>    CEFBS_None, <i>// G_FCEIL = 189</i></td></tr>
<tr><th id="1154">1154</th><td>    CEFBS_None, <i>// G_FCOS = 190</i></td></tr>
<tr><th id="1155">1155</th><td>    CEFBS_None, <i>// G_FSIN = 191</i></td></tr>
<tr><th id="1156">1156</th><td>    CEFBS_None, <i>// G_FSQRT = 192</i></td></tr>
<tr><th id="1157">1157</th><td>    CEFBS_None, <i>// G_FFLOOR = 193</i></td></tr>
<tr><th id="1158">1158</th><td>    CEFBS_None, <i>// G_FRINT = 194</i></td></tr>
<tr><th id="1159">1159</th><td>    CEFBS_None, <i>// G_FNEARBYINT = 195</i></td></tr>
<tr><th id="1160">1160</th><td>    CEFBS_None, <i>// G_ADDRSPACE_CAST = 196</i></td></tr>
<tr><th id="1161">1161</th><td>    CEFBS_None, <i>// G_BLOCK_ADDR = 197</i></td></tr>
<tr><th id="1162">1162</th><td>    CEFBS_None, <i>// G_JUMP_TABLE = 198</i></td></tr>
<tr><th id="1163">1163</th><td>    CEFBS_None, <i>// G_DYN_STACKALLOC = 199</i></td></tr>
<tr><th id="1164">1164</th><td>    CEFBS_None, <i>// G_STRICT_FADD = 200</i></td></tr>
<tr><th id="1165">1165</th><td>    CEFBS_None, <i>// G_STRICT_FSUB = 201</i></td></tr>
<tr><th id="1166">1166</th><td>    CEFBS_None, <i>// G_STRICT_FMUL = 202</i></td></tr>
<tr><th id="1167">1167</th><td>    CEFBS_None, <i>// G_STRICT_FDIV = 203</i></td></tr>
<tr><th id="1168">1168</th><td>    CEFBS_None, <i>// G_STRICT_FREM = 204</i></td></tr>
<tr><th id="1169">1169</th><td>    CEFBS_None, <i>// G_STRICT_FMA = 205</i></td></tr>
<tr><th id="1170">1170</th><td>    CEFBS_None, <i>// G_STRICT_FSQRT = 206</i></td></tr>
<tr><th id="1171">1171</th><td>    CEFBS_None, <i>// G_READ_REGISTER = 207</i></td></tr>
<tr><th id="1172">1172</th><td>    CEFBS_None, <i>// G_WRITE_REGISTER = 208</i></td></tr>
<tr><th id="1173">1173</th><td>    CEFBS_None, <i>// G_MEMCPY = 209</i></td></tr>
<tr><th id="1174">1174</th><td>    CEFBS_None, <i>// G_MEMMOVE = 210</i></td></tr>
<tr><th id="1175">1175</th><td>    CEFBS_None, <i>// G_MEMSET = 211</i></td></tr>
<tr><th id="1176">1176</th><td>    CEFBS_None, <i>// G_VECREDUCE_SEQ_FADD = 212</i></td></tr>
<tr><th id="1177">1177</th><td>    CEFBS_None, <i>// G_VECREDUCE_SEQ_FMUL = 213</i></td></tr>
<tr><th id="1178">1178</th><td>    CEFBS_None, <i>// G_VECREDUCE_FADD = 214</i></td></tr>
<tr><th id="1179">1179</th><td>    CEFBS_None, <i>// G_VECREDUCE_FMUL = 215</i></td></tr>
<tr><th id="1180">1180</th><td>    CEFBS_None, <i>// G_VECREDUCE_FMAX = 216</i></td></tr>
<tr><th id="1181">1181</th><td>    CEFBS_None, <i>// G_VECREDUCE_FMIN = 217</i></td></tr>
<tr><th id="1182">1182</th><td>    CEFBS_None, <i>// G_VECREDUCE_ADD = 218</i></td></tr>
<tr><th id="1183">1183</th><td>    CEFBS_None, <i>// G_VECREDUCE_MUL = 219</i></td></tr>
<tr><th id="1184">1184</th><td>    CEFBS_None, <i>// G_VECREDUCE_AND = 220</i></td></tr>
<tr><th id="1185">1185</th><td>    CEFBS_None, <i>// G_VECREDUCE_OR = 221</i></td></tr>
<tr><th id="1186">1186</th><td>    CEFBS_None, <i>// G_VECREDUCE_XOR = 222</i></td></tr>
<tr><th id="1187">1187</th><td>    CEFBS_None, <i>// G_VECREDUCE_SMAX = 223</i></td></tr>
<tr><th id="1188">1188</th><td>    CEFBS_None, <i>// G_VECREDUCE_SMIN = 224</i></td></tr>
<tr><th id="1189">1189</th><td>    CEFBS_None, <i>// G_VECREDUCE_UMAX = 225</i></td></tr>
<tr><th id="1190">1190</th><td>    CEFBS_None, <i>// G_VECREDUCE_UMIN = 226</i></td></tr>
<tr><th id="1191">1191</th><td>    CEFBS_None, <i>// ADCWRdRr = 227</i></td></tr>
<tr><th id="1192">1192</th><td>    CEFBS_None, <i>// ADDWRdRr = 228</i></td></tr>
<tr><th id="1193">1193</th><td>    CEFBS_None, <i>// ADJCALLSTACKDOWN = 229</i></td></tr>
<tr><th id="1194">1194</th><td>    CEFBS_None, <i>// ADJCALLSTACKUP = 230</i></td></tr>
<tr><th id="1195">1195</th><td>    CEFBS_None, <i>// ANDIWRdK = 231</i></td></tr>
<tr><th id="1196">1196</th><td>    CEFBS_None, <i>// ANDWRdRr = 232</i></td></tr>
<tr><th id="1197">1197</th><td>    CEFBS_None, <i>// ASRB7Rd = 233</i></td></tr>
<tr><th id="1198">1198</th><td>    CEFBS_None, <i>// ASRWRd = 234</i></td></tr>
<tr><th id="1199">1199</th><td>    CEFBS_None, <i>// Asr16 = 235</i></td></tr>
<tr><th id="1200">1200</th><td>    CEFBS_None, <i>// Asr8 = 236</i></td></tr>
<tr><th id="1201">1201</th><td>    CEFBS_None, <i>// AtomicFence = 237</i></td></tr>
<tr><th id="1202">1202</th><td>    CEFBS_None, <i>// AtomicLoad16 = 238</i></td></tr>
<tr><th id="1203">1203</th><td>    CEFBS_None, <i>// AtomicLoad8 = 239</i></td></tr>
<tr><th id="1204">1204</th><td>    CEFBS_None, <i>// AtomicLoadAdd16 = 240</i></td></tr>
<tr><th id="1205">1205</th><td>    CEFBS_None, <i>// AtomicLoadAdd8 = 241</i></td></tr>
<tr><th id="1206">1206</th><td>    CEFBS_None, <i>// AtomicLoadAnd16 = 242</i></td></tr>
<tr><th id="1207">1207</th><td>    CEFBS_None, <i>// AtomicLoadAnd8 = 243</i></td></tr>
<tr><th id="1208">1208</th><td>    CEFBS_None, <i>// AtomicLoadOr16 = 244</i></td></tr>
<tr><th id="1209">1209</th><td>    CEFBS_None, <i>// AtomicLoadOr8 = 245</i></td></tr>
<tr><th id="1210">1210</th><td>    CEFBS_None, <i>// AtomicLoadSub16 = 246</i></td></tr>
<tr><th id="1211">1211</th><td>    CEFBS_None, <i>// AtomicLoadSub8 = 247</i></td></tr>
<tr><th id="1212">1212</th><td>    CEFBS_None, <i>// AtomicLoadXor16 = 248</i></td></tr>
<tr><th id="1213">1213</th><td>    CEFBS_None, <i>// AtomicLoadXor8 = 249</i></td></tr>
<tr><th id="1214">1214</th><td>    CEFBS_None, <i>// AtomicStore16 = 250</i></td></tr>
<tr><th id="1215">1215</th><td>    CEFBS_None, <i>// AtomicStore8 = 251</i></td></tr>
<tr><th id="1216">1216</th><td>    CEFBS_None, <i>// COMWRd = 252</i></td></tr>
<tr><th id="1217">1217</th><td>    CEFBS_None, <i>// CPCWRdRr = 253</i></td></tr>
<tr><th id="1218">1218</th><td>    CEFBS_None, <i>// CPWRdRr = 254</i></td></tr>
<tr><th id="1219">1219</th><td>    CEFBS_None, <i>// EORWRdRr = 255</i></td></tr>
<tr><th id="1220">1220</th><td>    CEFBS_None, <i>// FRMIDX = 256</i></td></tr>
<tr><th id="1221">1221</th><td>    CEFBS_None, <i>// INWRdA = 257</i></td></tr>
<tr><th id="1222">1222</th><td>    CEFBS_HasSRAM, <i>// LDDWRdPtrQ = 258</i></td></tr>
<tr><th id="1223">1223</th><td>    CEFBS_HasSRAM, <i>// LDDWRdYQ = 259</i></td></tr>
<tr><th id="1224">1224</th><td>    CEFBS_None, <i>// LDIWRdK = 260</i></td></tr>
<tr><th id="1225">1225</th><td>    CEFBS_HasSRAM, <i>// LDSWRdK = 261</i></td></tr>
<tr><th id="1226">1226</th><td>    CEFBS_HasSRAM, <i>// LDWRdPtr = 262</i></td></tr>
<tr><th id="1227">1227</th><td>    CEFBS_HasSRAM, <i>// LDWRdPtrPd = 263</i></td></tr>
<tr><th id="1228">1228</th><td>    CEFBS_HasSRAM, <i>// LDWRdPtrPi = 264</i></td></tr>
<tr><th id="1229">1229</th><td>    CEFBS_HasLPMX, <i>// LPMWRdZ = 265</i></td></tr>
<tr><th id="1230">1230</th><td>    CEFBS_HasLPMX, <i>// LPMWRdZPi = 266</i></td></tr>
<tr><th id="1231">1231</th><td>    CEFBS_None, <i>// LSLB7Rd = 267</i></td></tr>
<tr><th id="1232">1232</th><td>    CEFBS_None, <i>// LSLWRd = 268</i></td></tr>
<tr><th id="1233">1233</th><td>    CEFBS_None, <i>// LSRB7Rd = 269</i></td></tr>
<tr><th id="1234">1234</th><td>    CEFBS_None, <i>// LSRWRd = 270</i></td></tr>
<tr><th id="1235">1235</th><td>    CEFBS_None, <i>// Lsl16 = 271</i></td></tr>
<tr><th id="1236">1236</th><td>    CEFBS_None, <i>// Lsl8 = 272</i></td></tr>
<tr><th id="1237">1237</th><td>    CEFBS_None, <i>// Lsr16 = 273</i></td></tr>
<tr><th id="1238">1238</th><td>    CEFBS_None, <i>// Lsr8 = 274</i></td></tr>
<tr><th id="1239">1239</th><td>    CEFBS_None, <i>// NEGWRd = 275</i></td></tr>
<tr><th id="1240">1240</th><td>    CEFBS_None, <i>// ORIWRdK = 276</i></td></tr>
<tr><th id="1241">1241</th><td>    CEFBS_None, <i>// ORWRdRr = 277</i></td></tr>
<tr><th id="1242">1242</th><td>    CEFBS_None, <i>// OUTWARr = 278</i></td></tr>
<tr><th id="1243">1243</th><td>    CEFBS_HasSRAM, <i>// POPWRd = 279</i></td></tr>
<tr><th id="1244">1244</th><td>    CEFBS_HasSRAM, <i>// PUSHWRr = 280</i></td></tr>
<tr><th id="1245">1245</th><td>    CEFBS_None, <i>// ROLBRd = 281</i></td></tr>
<tr><th id="1246">1246</th><td>    CEFBS_None, <i>// ROLWRd = 282</i></td></tr>
<tr><th id="1247">1247</th><td>    CEFBS_None, <i>// RORBRd = 283</i></td></tr>
<tr><th id="1248">1248</th><td>    CEFBS_None, <i>// RORWRd = 284</i></td></tr>
<tr><th id="1249">1249</th><td>    CEFBS_None, <i>// Rol16 = 285</i></td></tr>
<tr><th id="1250">1250</th><td>    CEFBS_None, <i>// Rol8 = 286</i></td></tr>
<tr><th id="1251">1251</th><td>    CEFBS_None, <i>// Ror16 = 287</i></td></tr>
<tr><th id="1252">1252</th><td>    CEFBS_None, <i>// Ror8 = 288</i></td></tr>
<tr><th id="1253">1253</th><td>    CEFBS_None, <i>// SBCIWRdK = 289</i></td></tr>
<tr><th id="1254">1254</th><td>    CEFBS_None, <i>// SBCWRdRr = 290</i></td></tr>
<tr><th id="1255">1255</th><td>    CEFBS_None, <i>// SEXT = 291</i></td></tr>
<tr><th id="1256">1256</th><td>    CEFBS_None, <i>// SPREAD = 292</i></td></tr>
<tr><th id="1257">1257</th><td>    CEFBS_None, <i>// SPWRITE = 293</i></td></tr>
<tr><th id="1258">1258</th><td>    CEFBS_None, <i>// STDSPQRr = 294</i></td></tr>
<tr><th id="1259">1259</th><td>    CEFBS_HasSRAM, <i>// STDWPtrQRr = 295</i></td></tr>
<tr><th id="1260">1260</th><td>    CEFBS_None, <i>// STDWSPQRr = 296</i></td></tr>
<tr><th id="1261">1261</th><td>    CEFBS_HasSRAM, <i>// STSWKRr = 297</i></td></tr>
<tr><th id="1262">1262</th><td>    CEFBS_HasSRAM, <i>// STWPtrPdRr = 298</i></td></tr>
<tr><th id="1263">1263</th><td>    CEFBS_HasSRAM, <i>// STWPtrPiRr = 299</i></td></tr>
<tr><th id="1264">1264</th><td>    CEFBS_HasSRAM, <i>// STWPtrRr = 300</i></td></tr>
<tr><th id="1265">1265</th><td>    CEFBS_None, <i>// SUBIWRdK = 301</i></td></tr>
<tr><th id="1266">1266</th><td>    CEFBS_None, <i>// SUBWRdRr = 302</i></td></tr>
<tr><th id="1267">1267</th><td>    CEFBS_None, <i>// Select16 = 303</i></td></tr>
<tr><th id="1268">1268</th><td>    CEFBS_None, <i>// Select8 = 304</i></td></tr>
<tr><th id="1269">1269</th><td>    CEFBS_None, <i>// ZEXT = 305</i></td></tr>
<tr><th id="1270">1270</th><td>    CEFBS_None, <i>// ADCRdRr = 306</i></td></tr>
<tr><th id="1271">1271</th><td>    CEFBS_None, <i>// ADDRdRr = 307</i></td></tr>
<tr><th id="1272">1272</th><td>    CEFBS_HasADDSUBIW, <i>// ADIWRdK = 308</i></td></tr>
<tr><th id="1273">1273</th><td>    CEFBS_None, <i>// ANDIRdK = 309</i></td></tr>
<tr><th id="1274">1274</th><td>    CEFBS_None, <i>// ANDRdRr = 310</i></td></tr>
<tr><th id="1275">1275</th><td>    CEFBS_None, <i>// ASRRd = 311</i></td></tr>
<tr><th id="1276">1276</th><td>    CEFBS_None, <i>// BCLRs = 312</i></td></tr>
<tr><th id="1277">1277</th><td>    CEFBS_None, <i>// BLD = 313</i></td></tr>
<tr><th id="1278">1278</th><td>    CEFBS_None, <i>// BRBCsk = 314</i></td></tr>
<tr><th id="1279">1279</th><td>    CEFBS_None, <i>// BRBSsk = 315</i></td></tr>
<tr><th id="1280">1280</th><td>    CEFBS_HasBREAK, <i>// BREAK = 316</i></td></tr>
<tr><th id="1281">1281</th><td>    CEFBS_None, <i>// BREQk = 317</i></td></tr>
<tr><th id="1282">1282</th><td>    CEFBS_None, <i>// BRGEk = 318</i></td></tr>
<tr><th id="1283">1283</th><td>    CEFBS_None, <i>// BRLOk = 319</i></td></tr>
<tr><th id="1284">1284</th><td>    CEFBS_None, <i>// BRLTk = 320</i></td></tr>
<tr><th id="1285">1285</th><td>    CEFBS_None, <i>// BRMIk = 321</i></td></tr>
<tr><th id="1286">1286</th><td>    CEFBS_None, <i>// BRNEk = 322</i></td></tr>
<tr><th id="1287">1287</th><td>    CEFBS_None, <i>// BRPLk = 323</i></td></tr>
<tr><th id="1288">1288</th><td>    CEFBS_None, <i>// BRSHk = 324</i></td></tr>
<tr><th id="1289">1289</th><td>    CEFBS_None, <i>// BSETs = 325</i></td></tr>
<tr><th id="1290">1290</th><td>    CEFBS_None, <i>// BST = 326</i></td></tr>
<tr><th id="1291">1291</th><td>    CEFBS_HasJMPCALL, <i>// CALLk = 327</i></td></tr>
<tr><th id="1292">1292</th><td>    CEFBS_None, <i>// CBIAb = 328</i></td></tr>
<tr><th id="1293">1293</th><td>    CEFBS_None, <i>// COMRd = 329</i></td></tr>
<tr><th id="1294">1294</th><td>    CEFBS_None, <i>// CPCRdRr = 330</i></td></tr>
<tr><th id="1295">1295</th><td>    CEFBS_None, <i>// CPIRdK = 331</i></td></tr>
<tr><th id="1296">1296</th><td>    CEFBS_None, <i>// CPRdRr = 332</i></td></tr>
<tr><th id="1297">1297</th><td>    CEFBS_None, <i>// CPSE = 333</i></td></tr>
<tr><th id="1298">1298</th><td>    CEFBS_None, <i>// DECRd = 334</i></td></tr>
<tr><th id="1299">1299</th><td>    CEFBS_HasDES, <i>// DESK = 335</i></td></tr>
<tr><th id="1300">1300</th><td>    CEFBS_HasEIJMPCALL, <i>// EICALL = 336</i></td></tr>
<tr><th id="1301">1301</th><td>    CEFBS_HasEIJMPCALL, <i>// EIJMP = 337</i></td></tr>
<tr><th id="1302">1302</th><td>    CEFBS_HasELPM, <i>// ELPM = 338</i></td></tr>
<tr><th id="1303">1303</th><td>    CEFBS_HasELPMX, <i>// ELPMRdZ = 339</i></td></tr>
<tr><th id="1304">1304</th><td>    CEFBS_HasELPMX, <i>// ELPMRdZPi = 340</i></td></tr>
<tr><th id="1305">1305</th><td>    CEFBS_None, <i>// EORRdRr = 341</i></td></tr>
<tr><th id="1306">1306</th><td>    CEFBS_SupportsMultiplication, <i>// FMUL = 342</i></td></tr>
<tr><th id="1307">1307</th><td>    CEFBS_SupportsMultiplication, <i>// FMULS = 343</i></td></tr>
<tr><th id="1308">1308</th><td>    CEFBS_SupportsMultiplication, <i>// FMULSU = 344</i></td></tr>
<tr><th id="1309">1309</th><td>    CEFBS_HasIJMPCALL, <i>// ICALL = 345</i></td></tr>
<tr><th id="1310">1310</th><td>    CEFBS_HasIJMPCALL, <i>// IJMP = 346</i></td></tr>
<tr><th id="1311">1311</th><td>    CEFBS_None, <i>// INCRd = 347</i></td></tr>
<tr><th id="1312">1312</th><td>    CEFBS_None, <i>// INRdA = 348</i></td></tr>
<tr><th id="1313">1313</th><td>    CEFBS_HasJMPCALL, <i>// JMPk = 349</i></td></tr>
<tr><th id="1314">1314</th><td>    CEFBS_SupportsRMW, <i>// LACZRd = 350</i></td></tr>
<tr><th id="1315">1315</th><td>    CEFBS_SupportsRMW, <i>// LASZRd = 351</i></td></tr>
<tr><th id="1316">1316</th><td>    CEFBS_SupportsRMW, <i>// LATZRd = 352</i></td></tr>
<tr><th id="1317">1317</th><td>    CEFBS_HasSRAM, <i>// LDDRdPtrQ = 353</i></td></tr>
<tr><th id="1318">1318</th><td>    CEFBS_None, <i>// LDIRdK = 354</i></td></tr>
<tr><th id="1319">1319</th><td>    CEFBS_HasSRAM, <i>// LDRdPtr = 355</i></td></tr>
<tr><th id="1320">1320</th><td>    CEFBS_HasSRAM, <i>// LDRdPtrPd = 356</i></td></tr>
<tr><th id="1321">1321</th><td>    CEFBS_HasSRAM, <i>// LDRdPtrPi = 357</i></td></tr>
<tr><th id="1322">1322</th><td>    CEFBS_HasSRAM, <i>// LDSRdK = 358</i></td></tr>
<tr><th id="1323">1323</th><td>    CEFBS_HasLPM, <i>// LPM = 359</i></td></tr>
<tr><th id="1324">1324</th><td>    CEFBS_HasLPMX, <i>// LPMRdZ = 360</i></td></tr>
<tr><th id="1325">1325</th><td>    CEFBS_HasLPMX, <i>// LPMRdZPi = 361</i></td></tr>
<tr><th id="1326">1326</th><td>    CEFBS_None, <i>// LSRRd = 362</i></td></tr>
<tr><th id="1327">1327</th><td>    CEFBS_None, <i>// MOVRdRr = 363</i></td></tr>
<tr><th id="1328">1328</th><td>    CEFBS_HasMOVW, <i>// MOVWRdRr = 364</i></td></tr>
<tr><th id="1329">1329</th><td>    CEFBS_SupportsMultiplication, <i>// MULRdRr = 365</i></td></tr>
<tr><th id="1330">1330</th><td>    CEFBS_SupportsMultiplication, <i>// MULSRdRr = 366</i></td></tr>
<tr><th id="1331">1331</th><td>    CEFBS_SupportsMultiplication, <i>// MULSURdRr = 367</i></td></tr>
<tr><th id="1332">1332</th><td>    CEFBS_None, <i>// NEGRd = 368</i></td></tr>
<tr><th id="1333">1333</th><td>    CEFBS_None, <i>// NOP = 369</i></td></tr>
<tr><th id="1334">1334</th><td>    CEFBS_None, <i>// ORIRdK = 370</i></td></tr>
<tr><th id="1335">1335</th><td>    CEFBS_None, <i>// ORRdRr = 371</i></td></tr>
<tr><th id="1336">1336</th><td>    CEFBS_None, <i>// OUTARr = 372</i></td></tr>
<tr><th id="1337">1337</th><td>    CEFBS_HasSRAM, <i>// POPRd = 373</i></td></tr>
<tr><th id="1338">1338</th><td>    CEFBS_HasSRAM, <i>// PUSHRr = 374</i></td></tr>
<tr><th id="1339">1339</th><td>    CEFBS_None, <i>// RCALLk = 375</i></td></tr>
<tr><th id="1340">1340</th><td>    CEFBS_None, <i>// RET = 376</i></td></tr>
<tr><th id="1341">1341</th><td>    CEFBS_None, <i>// RETI = 377</i></td></tr>
<tr><th id="1342">1342</th><td>    CEFBS_None, <i>// RJMPk = 378</i></td></tr>
<tr><th id="1343">1343</th><td>    CEFBS_None, <i>// RORRd = 379</i></td></tr>
<tr><th id="1344">1344</th><td>    CEFBS_None, <i>// SBCIRdK = 380</i></td></tr>
<tr><th id="1345">1345</th><td>    CEFBS_None, <i>// SBCRdRr = 381</i></td></tr>
<tr><th id="1346">1346</th><td>    CEFBS_None, <i>// SBIAb = 382</i></td></tr>
<tr><th id="1347">1347</th><td>    CEFBS_None, <i>// SBICAb = 383</i></td></tr>
<tr><th id="1348">1348</th><td>    CEFBS_None, <i>// SBISAb = 384</i></td></tr>
<tr><th id="1349">1349</th><td>    CEFBS_HasADDSUBIW, <i>// SBIWRdK = 385</i></td></tr>
<tr><th id="1350">1350</th><td>    CEFBS_None, <i>// SBRCRrB = 386</i></td></tr>
<tr><th id="1351">1351</th><td>    CEFBS_None, <i>// SBRSRrB = 387</i></td></tr>
<tr><th id="1352">1352</th><td>    CEFBS_None, <i>// SLEEP = 388</i></td></tr>
<tr><th id="1353">1353</th><td>    CEFBS_HasSPM, <i>// SPM = 389</i></td></tr>
<tr><th id="1354">1354</th><td>    CEFBS_HasSPMX, <i>// SPMZPi = 390</i></td></tr>
<tr><th id="1355">1355</th><td>    CEFBS_HasSRAM, <i>// STDPtrQRr = 391</i></td></tr>
<tr><th id="1356">1356</th><td>    CEFBS_HasSRAM, <i>// STPtrPdRr = 392</i></td></tr>
<tr><th id="1357">1357</th><td>    CEFBS_HasSRAM, <i>// STPtrPiRr = 393</i></td></tr>
<tr><th id="1358">1358</th><td>    CEFBS_HasSRAM, <i>// STPtrRr = 394</i></td></tr>
<tr><th id="1359">1359</th><td>    CEFBS_HasSRAM, <i>// STSKRr = 395</i></td></tr>
<tr><th id="1360">1360</th><td>    CEFBS_None, <i>// SUBIRdK = 396</i></td></tr>
<tr><th id="1361">1361</th><td>    CEFBS_None, <i>// SUBRdRr = 397</i></td></tr>
<tr><th id="1362">1362</th><td>    CEFBS_None, <i>// SWAPRd = 398</i></td></tr>
<tr><th id="1363">1363</th><td>    CEFBS_None, <i>// WDR = 399</i></td></tr>
<tr><th id="1364">1364</th><td>    CEFBS_SupportsRMW, <i>// XCHZRd = 400</i></td></tr>
<tr><th id="1365">1365</th><td>  };</td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td>  assert(Inst.getOpcode() &lt; <var>401</var>);</td></tr>
<tr><th id="1368">1368</th><td>  <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[RequiredFeaturesRefs[Inst.getOpcode()]];</td></tr>
<tr><th id="1369">1369</th><td>  FeatureBitset MissingFeatures =</td></tr>
<tr><th id="1370">1370</th><td>      (AvailableFeatures &amp; RequiredFeatures) ^</td></tr>
<tr><th id="1371">1371</th><td>      RequiredFeatures;</td></tr>
<tr><th id="1372">1372</th><td>  <b>if</b> (MissingFeatures.any()) {</td></tr>
<tr><th id="1373">1373</th><td>    std::ostringstream Msg;</td></tr>
<tr><th id="1374">1374</th><td>    Msg &lt;&lt; <q>"Attempting to emit "</q> &lt;&lt; MCII.getName(Inst.getOpcode()).str()</td></tr>
<tr><th id="1375">1375</th><td>        &lt;&lt; <q>" instruction but the "</q>;</td></tr>
<tr><th id="1376">1376</th><td>    <b>for</b> (<em>unsigned</em> i = <var>0</var>, e = MissingFeatures.size(); i != e; ++i)</td></tr>
<tr><th id="1377">1377</th><td>      <b>if</b> (MissingFeatures.test(i))</td></tr>
<tr><th id="1378">1378</th><td>        Msg &lt;&lt; SubtargetFeatureNames[i] &lt;&lt; <q>" "</q>;</td></tr>
<tr><th id="1379">1379</th><td>    Msg &lt;&lt; <q>"predicate(s) are not met"</q>;</td></tr>
<tr><th id="1380">1380</th><td>    report_fatal_error(Msg.str());</td></tr>
<tr><th id="1381">1381</th><td>  }</td></tr>
<tr><th id="1382">1382</th><td><u>#else</u></td></tr>
<tr><th id="1383">1383</th><td>  <i>// Silence unused variable warning on targets that don't use MCII for other purposes (e.g. BPF).</i></td></tr>
<tr><th id="1384">1384</th><td>  (<em>void</em>)MCII;</td></tr>
<tr><th id="1385">1385</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="1386">1386</th><td>}</td></tr>
<tr><th id="1387">1387</th><td><u>#<span data-ppcond="825">endif</span></u></td></tr>
<tr><th id="1388">1388</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp.html'>llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>