TimeQuest Timing Analyzer report for Data_Extraction_System
Tue May 14 21:07:03 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'
 13. Slow 1200mV 85C Model Setup: 'accessControl:inst5|idx[0]'
 14. Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 15. Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 16. Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 17. Slow 1200mV 85C Model Setup: 'UART_Receiver:inst15|state.IDLE'
 18. Slow 1200mV 85C Model Setup: 'CLK_50MHz'
 19. Slow 1200mV 85C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'
 20. Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 21. Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 22. Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 23. Slow 1200mV 85C Model Hold: 'CLK_50MHz'
 24. Slow 1200mV 85C Model Hold: 'UART_Receiver:inst15|state.IDLE'
 25. Slow 1200mV 85C Model Hold: 'accessControl:inst5|idx[0]'
 26. Slow 1200mV 85C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'
 27. Slow 1200mV 85C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'
 36. Slow 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'
 37. Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 38. Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 39. Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 40. Slow 1200mV 0C Model Setup: 'UART_Receiver:inst15|state.IDLE'
 41. Slow 1200mV 0C Model Setup: 'CLK_50MHz'
 42. Slow 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'
 43. Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 44. Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 45. Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 46. Slow 1200mV 0C Model Hold: 'CLK_50MHz'
 47. Slow 1200mV 0C Model Hold: 'UART_Receiver:inst15|state.IDLE'
 48. Slow 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'
 49. Slow 1200mV 0C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'
 50. Slow 1200mV 0C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'
 58. Fast 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'
 59. Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 60. Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 61. Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 62. Fast 1200mV 0C Model Setup: 'UART_Receiver:inst15|state.IDLE'
 63. Fast 1200mV 0C Model Setup: 'CLK_50MHz'
 64. Fast 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'
 65. Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 66. Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 67. Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 68. Fast 1200mV 0C Model Hold: 'CLK_50MHz'
 69. Fast 1200mV 0C Model Hold: 'UART_Receiver:inst15|state.IDLE'
 70. Fast 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'
 71. Fast 1200mV 0C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'
 72. Fast 1200mV 0C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. Unconstrained Input Ports
 91. Unconstrained Output Ports
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Data_Extraction_System                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.61        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.4%      ;
;     Processor 3            ;  14.4%      ;
;     Processor 4            ;  13.2%      ;
;     Processors 5-12        ;   2.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; Clock Name                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; accessControl:inst5|idx[0]                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { accessControl:inst5|idx[0] }                         ;
; CLK_50MHz                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz }                                          ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_DIVIDER:inst20|CLK_OUT }                         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] } ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] } ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] }   ;
; UART_Receiver:inst15|state.IDLE                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { UART_Receiver:inst15|state.IDLE }                    ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; 144.86 MHz ; 144.86 MHz      ; CLK_DIVIDER:inst20|CLK_OUT                         ;                                                               ;
; 485.91 MHz ; 485.91 MHz      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ;                                                               ;
; 527.43 MHz ; 250.0 MHz       ; CLK_50MHz                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 634.52 MHz ; 634.52 MHz      ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ;                                                               ;
; 730.99 MHz ; 730.99 MHz      ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ;                                                               ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -5.903 ; -3125.091     ;
; accessControl:inst5|idx[0]                         ; -3.494 ; -9.303        ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -2.457 ; -2.457        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -1.917 ; -1.917        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -1.831 ; -1.831        ;
; UART_Receiver:inst15|state.IDLE                    ; -1.040 ; -7.457        ;
; CLK_50MHz                                          ; -0.896 ; -3.490        ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -0.206 ; -1.066        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -0.027 ; -0.027        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.066  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.237  ; 0.000         ;
; CLK_50MHz                                          ; 0.331  ; 0.000         ;
; UART_Receiver:inst15|state.IDLE                    ; 0.529  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 2.571  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; -0.717 ; -10.044       ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary              ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; 1.025 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_50MHz                                          ; -3.000 ; -10.000       ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; -2.174 ; -1440.088     ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0.317  ; 0.000         ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.335  ; 0.000         ;
; UART_Receiver:inst15|state.IDLE                    ; 0.379  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 0.410  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.420  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                         ;
+--------+----------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -5.903 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.835      ;
; -5.852 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.784      ;
; -5.828 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.760      ;
; -5.824 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.756      ;
; -5.808 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.740      ;
; -5.792 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.724      ;
; -5.779 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 6.728      ;
; -5.773 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.705      ;
; -5.756 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.688      ;
; -5.756 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.071     ; 6.680      ;
; -5.754 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.071     ; 6.678      ;
; -5.749 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.681      ;
; -5.729 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.661      ;
; -5.713 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.645      ;
; -5.707 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.047     ; 6.655      ;
; -5.705 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.637      ;
; -5.702 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 6.651      ;
; -5.699 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.631      ;
; -5.681 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.613      ;
; -5.678 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.071     ; 6.602      ;
; -5.676 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.071     ; 6.600      ;
; -5.663 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 6.612      ;
; -5.663 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[8]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.596      ;
; -5.661 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.593      ;
; -5.661 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[8]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.594      ;
; -5.645 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.577      ;
; -5.639 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.071     ; 6.563      ;
; -5.637 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.071     ; 6.561      ;
; -5.620 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.552      ;
; -5.607 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.539      ;
; -5.579 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[11] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.512      ;
; -5.577 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[11] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.510      ;
; -5.574 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.499      ;
; -5.572 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.497      ;
; -5.565 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.071     ; 6.489      ;
; -5.563 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.071     ; 6.487      ;
; -5.552 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.484      ;
; -5.552 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[7]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.477      ;
; -5.550 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 6.499      ;
; -5.550 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[7]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.475      ;
; -5.549 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.303      ; 6.847      ;
; -5.530 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.047     ; 6.478      ;
; -5.530 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.071     ; 6.454      ;
; -5.528 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.460      ;
; -5.528 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.071     ; 6.452      ;
; -5.503 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.435      ;
; -5.495 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.427      ;
; -5.493 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[13] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.426      ;
; -5.491 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[10] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.068     ; 6.418      ;
; -5.491 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[13] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.424      ;
; -5.489 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[10] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.068     ; 6.416      ;
; -5.488 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.413      ;
; -5.478 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[6]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.403      ;
; -5.477 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.302      ; 6.774      ;
; -5.476 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[6]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.401      ;
; -5.474 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.286      ; 6.755      ;
; -5.472 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.303      ; 6.770      ;
; -5.465 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 6.414      ;
; -5.464 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 6.413      ;
; -5.460 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.392      ;
; -5.458 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.048     ; 6.405      ;
; -5.453 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.047     ; 6.401      ;
; -5.444 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.376      ;
; -5.439 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[9]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.364      ;
; -5.437 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[9]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.362      ;
; -5.433 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 6.382      ;
; -5.433 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.303      ; 6.731      ;
; -5.429 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.303      ; 6.727      ;
; -5.428 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.303      ; 6.726      ;
; -5.424 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.356      ;
; -5.423 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.286      ; 6.704      ;
; -5.420 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.352      ;
; -5.414 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.047     ; 6.362      ;
; -5.410 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.335      ;
; -5.408 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[10] ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.340      ;
; -5.400 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.332      ;
; -5.400 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.278      ; 6.673      ;
; -5.399 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.286      ; 6.680      ;
; -5.399 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.278      ; 6.672      ;
; -5.395 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[8]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.061     ; 6.329      ;
; -5.393 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.047     ; 6.341      ;
; -5.388 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 6.337      ;
; -5.388 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[15] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.321      ;
; -5.387 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[8]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.319      ;
; -5.386 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[15] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.319      ;
; -5.384 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.316      ;
; -5.379 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.286      ; 6.660      ;
; -5.371 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.070     ; 6.296      ;
; -5.367 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.278      ; 6.640      ;
; -5.363 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.286      ; 6.644      ;
; -5.361 ; accessControl:inst5|idx[12]                              ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.293      ;
; -5.357 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.302      ; 6.654      ;
; -5.356 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.288      ;
; -5.356 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.302      ; 6.653      ;
; -5.352 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.303      ; 6.650      ;
; -5.351 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.303      ; 6.649      ;
; -5.350 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 6.299      ;
; -5.349 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 6.298      ;
; -5.348 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[9]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.280      ;
; -5.329 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[10] ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 6.261      ;
+--------+----------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'accessControl:inst5|idx[0]'                                                                                                                  ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.494 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.500        ; -2.460     ; 0.628      ;
; -3.041 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -2.528     ; 0.628      ;
; -2.768 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -2.242     ; 0.623      ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.457 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.387     ; 1.818      ;
; -2.418 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.387     ; 1.779      ;
; -2.347 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.387     ; 1.708      ;
; -0.529 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.032      ; 1.518      ;
; -0.103 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.032      ; 1.592      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.917 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.024     ; 1.785      ;
; -1.774 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.024     ; 1.642      ;
; -1.677 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.024     ; 1.545      ;
; -0.184 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.396      ; 1.681      ;
; 0.188  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.396      ; 1.809      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.831 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.299      ; 1.863      ;
; -1.676 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.299      ; 1.708      ;
; -1.589 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.299      ; 1.621      ;
; -0.288 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.486      ; 1.716      ;
; 0.069  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.486      ; 1.859      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UART_Receiver:inst15|state.IDLE'                                                                                                             ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.040 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.311     ; 0.592      ;
; -0.953 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.497     ; 0.732      ;
; -0.953 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.498     ; 0.731      ;
; -0.951 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.500     ; 0.731      ;
; -0.948 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.497     ; 0.733      ;
; -0.924 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.314     ; 0.595      ;
; -0.846 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.388     ; 0.594      ;
; -0.842 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.386     ; 0.593      ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50MHz'                                                                                                       ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.896 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.828      ;
; -0.896 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.828      ;
; -0.811 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.743      ;
; -0.784 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.716      ;
; -0.778 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.710      ;
; -0.695 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.627      ;
; -0.650 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.582      ;
; -0.644 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.576      ;
; -0.528 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.460      ;
; -0.513 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.445      ;
; -0.455 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.387      ;
; -0.424 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.356      ;
; -0.419 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.351      ;
; -0.418 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.350      ;
; -0.410 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.438     ; 0.967      ;
; -0.370 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.302      ;
; -0.367 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.299      ;
; -0.229 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.297      ; 1.521      ;
; -0.229 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.297      ; 1.521      ;
; -0.222 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.154      ;
; -0.218 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.150      ;
; -0.162 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.094      ;
; -0.144 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.297      ; 1.436      ;
; -0.078 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.010      ;
; -0.028 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.297      ; 1.320      ;
; 0.081  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.851      ;
; 0.208  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.297      ; 1.084      ;
; 0.258  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.078     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                                               ; Launch Clock                                       ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; -0.206 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]                                                                                      ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.815      ; 3.975      ;
; -0.163 ; accessControl:inst5|strtTx[1]                      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.W4BFFRtx                                                                               ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.454      ; 1.958      ;
; -0.153 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.NXTtx                                                                                  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.392      ; 1.906      ;
; -0.152 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.IDLE                                                                                   ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.392      ; 1.907      ;
; -0.126 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.RDY2SND                                                                                ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.392      ; 1.933      ;
; -0.078 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.W4BFFRtx                                                                               ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.392      ; 1.981      ;
; -0.063 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[5]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.429      ; 3.732      ;
; -0.062 ; accessControl:inst5|strtTx[1]                      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.IDLE                                                                                   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.454      ; 2.059      ;
; -0.051 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DESrx:inst|state.IDLE                                                                                     ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.396      ; 2.012      ;
; -0.041 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|state.SEARCH                                                                                                      ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 3.755      ;
; -0.035 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|state.STRT                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 3.761      ;
; -0.031 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|TRANSMIT                                                                                                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 3.765      ;
; -0.022 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DESrx:inst|state.W4BFFRrx                                                                                 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.396      ; 2.041      ;
; -0.016 ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.Rxstrb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.441      ; 3.801      ;
; -0.005 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]                                                                                    ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 3.792      ;
; -0.002 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|state.WAITING                                                                                                     ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 3.794      ;
; 0.015  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DESrx:inst|state.NXTADDR                                                                                  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.396      ; 2.078      ;
; 0.019  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[4]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.139      ; 2.315      ;
; 0.022  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[12]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 3.818      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[3]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.429      ; 3.823      ;
; 0.038  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[4]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.429      ; 3.833      ;
; 0.047  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[1]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.429      ; 3.842      ;
; 0.061  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.Rxstpb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.441      ; 3.878      ;
; 0.062  ; accessControl:inst5|strtTx[2]                      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx                                                                               ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.530      ; 2.759      ;
; 0.066  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[9]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 3.862      ;
; 0.076  ; accessControl:inst5|strtTx[1]                      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.STRTtx                                                                                 ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.454      ; 2.197      ;
; 0.084  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[11]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 3.880      ;
; 0.084  ; accessControl:inst5|strtTx[2]                      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.STRTtx                                                                                 ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.530      ; 2.781      ;
; 0.091  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[0]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.429      ; 3.886      ;
; 0.099  ; accessControl:inst5|strtTx[1]                      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.RDY2SND                                                                                ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.454      ; 2.220      ;
; 0.100  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[8]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.429      ; 3.895      ;
; 0.102  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[7]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.429      ; 3.897      ;
; 0.107  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[6]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.429      ; 3.902      ;
; 0.110  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|DESrx:inst|state.IDLE                                                                                     ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.031      ; 1.808      ;
; 0.110  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]                                                                                    ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.425      ; 3.901      ;
; 0.111  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.sndRequest                                                                                                 ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.441      ; 3.928      ;
; 0.121  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[2]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.429      ; 3.916      ;
; 0.124  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[4]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 3.920      ;
; 0.129  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[5]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.139      ; 2.425      ;
; 0.131  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[6]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.139      ; 2.427      ;
; 0.159  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|OS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.994      ; 1.340      ;
; 0.165  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|datArray_rtl_0_bypass[4]                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.721      ; 1.043      ;
; 0.174  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|OS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.994      ; 1.355      ;
; 0.183  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.RDY2SND                                                                                ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.036      ; 1.886      ;
; 0.189  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.085      ; 2.431      ;
; 0.198  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.945      ; 1.330      ;
; 0.204  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty   ; IMU_Extraction_Block:inst|DESrx:inst|state.IDLE                                                                                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.961      ; 1.832      ;
; 0.210  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx                                                                               ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.036      ; 1.913      ;
; 0.219  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.945      ; 1.351      ;
; 0.228  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|dataOut[14]                                                                                                       ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.138      ; 2.523      ;
; 0.229  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[0]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.025      ;
; 0.231  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[3]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.028      ;
; 0.232  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~portb_address_reg0   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.015      ; 1.434      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[16]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[18]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[17]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[30]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[19]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[20]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[21]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[22]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[23]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[24]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[25]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[26]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[27]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[28]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[29]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.233  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[31]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.431      ; 4.030      ;
; 0.234  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.945      ; 1.366      ;
; 0.234  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[5]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.030      ;
; 0.236  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[6]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.032      ;
; 0.241  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[7]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.139      ; 2.537      ;
; 0.243  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[8]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.139      ; 2.539      ;
; 0.248  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[11]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.044      ;
; 0.248  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[7]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.044      ;
; 0.248  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[8]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.044      ;
; 0.248  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[9]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.044      ;
; 0.248  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[10]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.044      ;
; 0.248  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[13]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.044      ;
; 0.248  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[12]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.044      ;
; 0.248  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[14]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.044      ;
; 0.248  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[15]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.430      ; 4.044      ;
; 0.251  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|DESrx:inst|state.NXTADDR                                                                                  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.031      ; 1.949      ;
; 0.259  ; accessControl:inst5|strtTx[2]                      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.RDY2SND                                                                                ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.530      ; 2.956      ;
; 0.263  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.IDLE                                                                                                       ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.442      ; 4.081      ;
; 0.268  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[1]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|datArray_rtl_0_bypass[4]                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.721      ; 1.146      ;
; 0.272  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty   ; IMU_Extraction_Block:inst|DESrx:inst|state.W4BFFRrx                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.961      ; 1.900      ;
; 0.275  ; accessControl:inst5|strtTx[2]                      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.IDLE                                                                                   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.530      ; 2.972      ;
; 0.290  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|datArray_rtl_0_bypass[8]                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.627      ; 1.074      ;
; 0.292  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty   ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                                                                                 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.940      ; 1.899      ;
; 0.301  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|OS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.994      ; 1.482      ;
; 0.304  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|clkcount[3]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.441      ; 4.121      ;
; 0.304  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|clkcount[0]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.441      ; 4.121      ;
; 0.304  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|clkcount[2]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.441      ; 4.121      ;
; 0.304  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|clkcount[1]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.441      ; 4.121      ;
; 0.308  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty   ; IMU_Extraction_Block:inst|DEStx:inst15|state.NXTtx                                                                                    ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.940      ; 1.915      ;
; 0.325  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[3]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.379      ; 0.891      ;
; 0.325  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.Rxdb                                                                                                       ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.441      ; 4.142      ;
; 0.329  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.626      ; 1.112      ;
+--------+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.027 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.597      ; 1.769      ;
; 0.333  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.597      ; 1.629      ;
; 1.466  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.475      ; 1.451      ;
; 1.612  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.475      ; 1.597      ;
; 1.642  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.475      ; 1.627      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                   ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.066 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.456      ; 1.721      ;
; 0.441 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.456      ; 1.596      ;
; 1.780 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.110      ; 1.400      ;
; 1.898 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.110      ; 1.518      ;
; 1.959 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.110      ; 1.579      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                   ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.237 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.077      ; 1.513      ;
; 0.663 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.077      ; 1.439      ;
; 2.281 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.268     ; 1.523      ;
; 2.369 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.268     ; 1.611      ;
; 2.429 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.268     ; 1.671      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50MHz'                                                                                                       ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.331 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.438      ; 0.926      ;
; 0.342 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.078      ; 0.577      ;
; 0.356 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.438      ; 0.951      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.580      ;
; 0.417 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.438      ; 1.012      ;
; 0.536 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.756      ;
; 0.578 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.798      ;
; 0.585 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.438      ; 1.180      ;
; 0.643 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.863      ;
; 0.686 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.438      ; 1.281      ;
; 0.718 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.938      ;
; 0.719 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.939      ;
; 0.720 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.940      ;
; 0.766 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.986      ;
; 0.808 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.028      ;
; 0.809 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.029      ;
; 0.864 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.084      ;
; 0.865 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.085      ;
; 0.878 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.098      ;
; 0.879 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.099      ;
; 0.899 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.119      ;
; 0.927 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.147      ;
; 0.997 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.217      ;
; 1.008 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; -0.297     ; 0.868      ;
; 1.026 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.246      ;
; 1.086 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.306      ;
; 1.255 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.475      ;
; 1.352 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.572      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UART_Receiver:inst15|state.IDLE'                                                                                                             ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; 0.529 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.018     ; 0.531      ;
; 0.534 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.021     ; 0.533      ;
; 0.615 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.104     ; 0.531      ;
; 0.618 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.106     ; 0.532      ;
; 0.838 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.219     ; 0.639      ;
; 0.838 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.220     ; 0.638      ;
; 0.838 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.218     ; 0.640      ;
; 0.840 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.222     ; 0.638      ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'accessControl:inst5|idx[0]'                                                                                                                  ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 2.571 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -2.028     ; 0.553      ;
; 2.881 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -2.336     ; 0.555      ;
; 3.309 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; -0.500       ; -2.264     ; 0.555      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.717 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.061     ; 1.651      ;
; -0.630 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.059     ; 1.566      ;
; -0.630 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.059     ; 1.566      ;
; -0.630 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.059     ; 1.566      ;
; -0.630 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.059     ; 1.566      ;
; -0.630 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.059     ; 1.566      ;
; -0.475 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.408      ;
; -0.475 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.408      ;
; -0.475 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.408      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
; -0.432 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.365      ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.025 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.244      ;
; 1.057 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.276      ;
; 1.057 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.276      ;
; 1.057 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.276      ;
; 1.234 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.065      ; 1.456      ;
; 1.234 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.065      ; 1.456      ;
; 1.234 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.065      ; 1.456      ;
; 1.234 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.065      ; 1.456      ;
; 1.234 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.065      ; 1.456      ;
; 1.304 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.063      ; 1.524      ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; 162.21 MHz ; 162.21 MHz      ; CLK_DIVIDER:inst20|CLK_OUT                         ;                                                               ;
; 526.32 MHz ; 526.32 MHz      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ;                                                               ;
; 590.67 MHz ; 250.0 MHz       ; CLK_50MHz                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 680.27 MHz ; 680.27 MHz      ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ;                                                               ;
; 771.6 MHz  ; 771.6 MHz       ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ;                                                               ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -5.165 ; -2643.771     ;
; accessControl:inst5|idx[0]                         ; -3.103 ; -8.137        ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -2.206 ; -2.206        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -1.695 ; -1.695        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -1.605 ; -1.605        ;
; UART_Receiver:inst15|state.IDLE                    ; -0.814 ; -5.865        ;
; CLK_50MHz                                          ; -0.693 ; -2.341        ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -0.175 ; -0.720        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -0.027 ; -0.027        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.053  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.206  ; 0.000         ;
; CLK_50MHz                                          ; 0.298  ; 0.000         ;
; UART_Receiver:inst15|state.IDLE                    ; 0.482  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 2.333  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; -0.543 ; -6.914        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; 0.922 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_50MHz                                          ; -3.000 ; -10.000       ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; -2.174 ; -1440.088     ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0.357  ; 0.000         ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.367  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 0.425  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.442  ; 0.000         ;
; UART_Receiver:inst15|state.IDLE                    ; 0.459  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                          ;
+--------+----------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -5.165 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 6.104      ;
; -5.105 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 6.043      ;
; -5.104 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 6.043      ;
; -5.075 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 6.014      ;
; -5.068 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 6.007      ;
; -5.055 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.993      ;
; -5.044 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.982      ;
; -5.030 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.969      ;
; -5.024 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 5.978      ;
; -5.014 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.953      ;
; -5.014 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.065     ; 5.944      ;
; -5.012 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.065     ; 5.942      ;
; -5.007 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.946      ;
; -4.994 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.932      ;
; -4.971 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.910      ;
; -4.970 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.908      ;
; -4.969 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.042     ; 5.922      ;
; -4.964 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.903      ;
; -4.961 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 5.915      ;
; -4.952 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.065     ; 5.882      ;
; -4.951 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.889      ;
; -4.950 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.065     ; 5.880      ;
; -4.939 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[8]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.877      ;
; -4.937 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[8]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.875      ;
; -4.933 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.872      ;
; -4.924 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 5.878      ;
; -4.913 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.065     ; 5.843      ;
; -4.911 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.065     ; 5.841      ;
; -4.903 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.842      ;
; -4.885 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.824      ;
; -4.866 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[11] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.805      ;
; -4.865 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.796      ;
; -4.864 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[11] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.803      ;
; -4.863 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.794      ;
; -4.860 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.799      ;
; -4.855 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.065     ; 5.785      ;
; -4.853 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.065     ; 5.783      ;
; -4.840 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[7]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.771      ;
; -4.838 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[7]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.769      ;
; -4.827 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 5.781      ;
; -4.824 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.763      ;
; -4.821 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.065     ; 5.751      ;
; -4.819 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.065     ; 5.749      ;
; -4.818 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.272      ; 6.085      ;
; -4.803 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.741      ;
; -4.801 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.740      ;
; -4.801 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.042     ; 5.754      ;
; -4.801 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[10] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 5.734      ;
; -4.799 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[10] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 5.732      ;
; -4.791 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 6.042      ;
; -4.787 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[13] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.725      ;
; -4.785 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[13] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.723      ;
; -4.783 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[6]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.714      ;
; -4.781 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.720      ;
; -4.781 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[6]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.712      ;
; -4.773 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.704      ;
; -4.763 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.271      ; 6.029      ;
; -4.755 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.272      ; 6.022      ;
; -4.754 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 5.708      ;
; -4.747 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[9]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.678      ;
; -4.746 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 5.698      ;
; -4.745 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[9]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.676      ;
; -4.744 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 5.698      ;
; -4.742 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.680      ;
; -4.741 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.679      ;
; -4.738 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.042     ; 5.691      ;
; -4.734 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[10] ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.673      ;
; -4.731 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.255      ; 5.981      ;
; -4.725 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 5.679      ;
; -4.718 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.272      ; 5.985      ;
; -4.716 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.273      ; 5.984      ;
; -4.713 ; accessControl:inst5|idx[12]                              ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.651      ;
; -4.711 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.650      ;
; -4.711 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.642      ;
; -4.708 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.273      ; 5.976      ;
; -4.704 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.643      ;
; -4.703 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[8]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.641      ;
; -4.701 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.952      ;
; -4.701 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.042     ; 5.654      ;
; -4.698 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[15] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.636      ;
; -4.698 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[8]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.637      ;
; -4.696 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.247      ; 5.938      ;
; -4.696 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[15] ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.634      ;
; -4.695 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.247      ; 5.937      ;
; -4.694 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.256      ; 5.945      ;
; -4.691 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.629      ;
; -4.689 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.042     ; 5.642      ;
; -4.681 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.255      ; 5.931      ;
; -4.681 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 5.635      ;
; -4.677 ; accessControl:inst5|idx[12]                              ; accessControl:inst5|dataOut[6]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.616      ;
; -4.675 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.247      ; 5.917      ;
; -4.673 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[10] ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.612      ;
; -4.672 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]  ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 5.603      ;
; -4.671 ; accessControl:inst5|idx[12]                              ; accessControl:inst5|dataOut[2]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.610      ;
; -4.668 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.606      ;
; -4.661 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.272      ; 5.928      ;
; -4.660 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[9]  ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.598      ;
; -4.660 ; accessControl:inst5|idx[12]                              ; accessControl:inst5|dataOut[4]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 5.599      ;
; -4.656 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 5.610      ;
; -4.653 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]    ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.273      ; 5.921      ;
+--------+----------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.103 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.500        ; -2.233     ; 0.560      ;
; -2.639 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -2.289     ; 0.559      ;
; -2.395 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -2.033     ; 0.555      ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.206 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.388     ; 1.638      ;
; -2.146 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.388     ; 1.578      ;
; -2.088 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.388     ; 1.520      ;
; -0.450 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.921      ; 1.381      ;
; 0.019  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 1.000        ; 0.921      ; 1.412      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.695 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.056     ; 1.585      ;
; -1.603 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.056     ; 1.493      ;
; -1.484 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.056     ; 1.374      ;
; -0.148 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.244      ; 1.528      ;
; 0.273  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.244      ; 1.607      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.605 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.234      ; 1.653      ;
; -1.502 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.234      ; 1.550      ;
; -1.392 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.234      ; 1.440      ;
; -0.235 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.319      ; 1.558      ;
; 0.173  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.319      ; 1.650      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UART_Receiver:inst15|state.IDLE'                                                                                                              ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -0.814 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.280     ; 0.527      ;
; -0.756 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.447     ; 0.657      ;
; -0.756 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.448     ; 0.656      ;
; -0.755 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.450     ; 0.656      ;
; -0.750 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.446     ; 0.658      ;
; -0.716 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.283     ; 0.531      ;
; -0.662 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.350     ; 0.530      ;
; -0.656 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.347     ; 0.528      ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50MHz'                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.693 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.633      ;
; -0.692 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.632      ;
; -0.623 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.563      ;
; -0.587 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.527      ;
; -0.583 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.523      ;
; -0.516 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.456      ;
; -0.471 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.411      ;
; -0.467 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.407      ;
; -0.368 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.308      ;
; -0.357 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.297      ;
; -0.301 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.241      ;
; -0.272 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.212      ;
; -0.268 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.208      ;
; -0.267 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.207      ;
; -0.248 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.386     ; 0.857      ;
; -0.227 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.167      ;
; -0.225 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.165      ;
; -0.098 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.355      ;
; -0.097 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.354      ;
; -0.081 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.021      ;
; -0.076 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 1.016      ;
; -0.032 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.972      ;
; -0.028 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.285      ;
; 0.037  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.903      ;
; 0.079  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.178      ;
; 0.180  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.760      ;
; 0.294  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 0.963      ;
; 0.343  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.069     ; 0.583      ;
; 0.357  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.055     ; 0.583      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                               ; Launch Clock                                       ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; -0.175 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]                                                                                      ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.444      ; 3.603      ;
; -0.100 ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.W4BFFRtx                                                                               ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.226      ; 1.780      ;
; -0.082 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.NXTtx                                                                                  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.172      ; 1.744      ;
; -0.082 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.IDLE                                                                                   ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.172      ; 1.744      ;
; -0.064 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.RDY2SND                                                                                ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.172      ; 1.762      ;
; -0.057 ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[5]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.098      ; 3.375      ;
; -0.052 ; accessControl:inst5|idx[0]                              ; accessControl:inst5|state.SEARCH                                                                                                      ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.382      ;
; -0.047 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.W4BFFRtx                                                                               ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.172      ; 1.779      ;
; -0.040 ; accessControl:inst5|idx[0]                              ; accessControl:inst5|state.STRT                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.394      ;
; -0.027 ; accessControl:inst5|idx[0]                              ; accessControl:inst5|TRANSMIT                                                                                                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.407      ;
; -0.026 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]      ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]                                                                                    ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.408      ;
; -0.021 ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.IDLE                                                                                   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.226      ; 1.859      ;
; -0.014 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DESrx:inst|state.IDLE                                                                                     ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.176      ; 1.816      ;
; -0.001 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DESrx:inst|state.W4BFFRrx                                                                                 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.176      ; 1.829      ;
; 0.016  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|state.WAITING                                                                                                     ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.450      ;
; 0.025  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[12]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.458      ;
; 0.025  ; UART_Receiver:inst15|state.IDLE                         ; UART_Receiver:inst15|state.Rxstrb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.110      ; 3.479      ;
; 0.052  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[4]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.098      ; 3.484      ;
; 0.058  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[3]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.098      ; 3.490      ;
; 0.062  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[1]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.098      ; 3.494      ;
; 0.063  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[4]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.910      ; 2.117      ;
; 0.063  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]                                                                                    ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.095      ; 3.492      ;
; 0.065  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DESrx:inst|state.NXTADDR                                                                                  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.176      ; 1.895      ;
; 0.066  ; accessControl:inst5|strtTx[2]                           ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx                                                                               ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.290      ; 2.510      ;
; 0.068  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[0]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.098      ; 3.500      ;
; 0.073  ; accessControl:inst5|strtTx[2]                           ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.STRTtx                                                                                 ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.290      ; 2.517      ;
; 0.078  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[9]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.511      ;
; 0.085  ; UART_Receiver:inst15|state.IDLE                         ; UART_Receiver:inst15|state.Rxstpb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.109      ; 3.538      ;
; 0.090  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[11]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.523      ;
; 0.092  ; UART_Receiver:inst15|state.IDLE                         ; UART_Receiver:inst15|state.sndRequest                                                                                                 ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.110      ; 3.546      ;
; 0.096  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[8]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.529      ;
; 0.107  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[7]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.098      ; 3.539      ;
; 0.116  ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.STRTtx                                                                                 ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.226      ; 1.996      ;
; 0.126  ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.RDY2SND                                                                                ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.226      ; 2.006      ;
; 0.130  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[6]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.098      ; 3.562      ;
; 0.132  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[2]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.098      ; 3.564      ;
; 0.141  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[5]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.910      ; 2.195      ;
; 0.155  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DESrx:inst|state.IDLE                                                                                     ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.853      ; 1.662      ;
; 0.159  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[6]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.910      ; 2.213      ;
; 0.166  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[4]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.599      ;
; 0.182  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2]      ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.867      ; 2.193      ;
; 0.190  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx                                                                               ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.857      ; 1.701      ;
; 0.196  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.RDY2SND                                                                                ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.857      ; 1.707      ;
; 0.201  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|datArray_rtl_0_bypass[4]                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.600      ; 0.945      ;
; 0.203  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|OS[1]      ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.843      ; 1.215      ;
; 0.227  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[0]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.805      ; 1.201      ;
; 0.229  ; accessControl:inst5|strtTx[2]                           ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.RDY2SND                                                                                ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.290      ; 2.673      ;
; 0.230  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|dataOut[14]                                                                                                       ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.910      ; 2.284      ;
; 0.234  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty        ; IMU_Extraction_Block:inst|DESrx:inst|state.IDLE                                                                                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.795      ; 1.683      ;
; 0.235  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|OS[2]      ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.843      ; 1.247      ;
; 0.237  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[7]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.910      ; 2.291      ;
; 0.239  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[0]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.672      ;
; 0.241  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[3]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.675      ;
; 0.246  ; accessControl:inst5|strtTx[2]                           ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.IDLE                                                                                   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.290      ; 2.690      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[16]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[18]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[17]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[30]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[19]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[20]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[21]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[22]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[23]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[24]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[25]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[26]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[27]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[28]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[29]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.251  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[31]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.100      ; 3.685      ;
; 0.255  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[8]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.910      ; 2.309      ;
; 0.255  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[5]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.688      ;
; 0.258  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[1]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.805      ; 1.232      ;
; 0.258  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[11]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.691      ;
; 0.258  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[6]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.691      ;
; 0.258  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[7]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.691      ;
; 0.258  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[8]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.691      ;
; 0.258  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[9]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.691      ;
; 0.258  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[10]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.691      ;
; 0.258  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[13]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.691      ;
; 0.258  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[12]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.691      ;
; 0.258  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[14]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.691      ;
; 0.258  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[15]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.099      ; 3.691      ;
; 0.262  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[3]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.805      ; 1.236      ;
; 0.282  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~portb_address_reg0   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.865      ; 1.316      ;
; 0.290  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[1]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|datArray_rtl_0_bypass[4]                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.600      ; 1.034      ;
; 0.290  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DESrx:inst|state.NXTADDR                                                                                  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.853      ; 1.797      ;
; 0.297  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[1]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[1]                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.070      ; 0.511      ;
; 0.298  ; spi_master1:inst11|state_clk                            ; spi_master1:inst11|state_clk                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.511      ;
; 0.298  ; spi_master1:inst11|state_csh                            ; spi_master1:inst11|state_csh                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.511      ;
; 0.298  ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl   ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.511      ;
; 0.299  ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csh   ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csh                                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; IMU_Extraction_Block1:inst3|spi_master1:inst4|state_clk ; IMU_Extraction_Block1:inst3|spi_master1:inst4|state_clk                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; IMU_Extraction_Block1:inst3|spi_master1:inst4|state_csh ; IMU_Extraction_Block1:inst3|spi_master1:inst4|state_csh                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.511      ;
; 0.300  ; IMU_Extraction_Block2:inst2|spi_master1:inst4|state_csh ; IMU_Extraction_Block2:inst2|spi_master1:inst4|state_csh                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty        ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                                                                                 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.775      ; 1.729      ;
; 0.301  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty        ; IMU_Extraction_Block:inst|DESrx:inst|state.W4BFFRrx                                                                                   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.795      ; 1.750      ;
; 0.305  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[0]                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.070      ; 0.519      ;
; 0.309  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[3]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|datArray_rtl_0_bypass[8]                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.519      ; 0.972      ;
; 0.310  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                               ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.027 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.417      ; 1.570      ;
; 0.386  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.417      ; 1.483      ;
; 1.427  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.390      ; 1.327      ;
; 1.522  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.390      ; 1.422      ;
; 1.581  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.390      ; 1.481      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.053 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.296      ; 1.529      ;
; 0.479 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.296      ; 1.455      ;
; 1.709 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.063      ; 1.282      ;
; 1.782 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.063      ; 1.355      ;
; 1.868 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.063      ; 1.441      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.206 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.000        ; 0.957      ; 1.343      ;
; 0.677 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.957      ; 1.314      ;
; 2.161 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.284     ; 1.387      ;
; 2.241 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.284     ; 1.467      ;
; 2.260 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.284     ; 1.486      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50MHz'                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.069      ; 0.511      ;
; 0.310 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.386      ; 0.840      ;
; 0.312 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.386      ; 0.849      ;
; 0.320 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.519      ;
; 0.379 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.386      ; 0.909      ;
; 0.491 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.690      ;
; 0.520 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.719      ;
; 0.529 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.386      ; 1.059      ;
; 0.578 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.777      ;
; 0.625 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.386      ; 1.155      ;
; 0.648 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.847      ;
; 0.656 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.855      ;
; 0.656 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.855      ;
; 0.700 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.899      ;
; 0.727 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.926      ;
; 0.727 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.926      ;
; 0.776 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.975      ;
; 0.776 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.975      ;
; 0.790 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.989      ;
; 0.790 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.989      ;
; 0.805 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.004      ;
; 0.844 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.043      ;
; 0.893 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; -0.262     ; 0.775      ;
; 0.907 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.106      ;
; 0.914 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.113      ;
; 0.974 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.173      ;
; 1.124 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.323      ;
; 1.222 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.055      ; 1.421      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UART_Receiver:inst15|state.IDLE'                                                                                                              ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; 0.482 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.019     ; 0.483      ;
; 0.487 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.022     ; 0.485      ;
; 0.556 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.093     ; 0.483      ;
; 0.560 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.096     ; 0.484      ;
; 0.755 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.198     ; 0.577      ;
; 0.755 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.196     ; 0.579      ;
; 0.756 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.197     ; 0.579      ;
; 0.759 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.201     ; 0.578      ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 2.333 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -1.842     ; 0.501      ;
; 2.608 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -2.115     ; 0.503      ;
; 3.052 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; -0.500       ; -2.059     ; 0.503      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                 ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.543 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.482      ;
; -0.463 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 1.404      ;
; -0.463 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 1.404      ;
; -0.463 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 1.404      ;
; -0.463 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 1.404      ;
; -0.463 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 1.404      ;
; -0.318 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.256      ;
; -0.318 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.256      ;
; -0.318 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.256      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
; -0.282 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.221      ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                 ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.922 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.122      ;
; 0.958 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 1.157      ;
; 0.958 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 1.157      ;
; 0.958 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.055      ; 1.157      ;
; 1.117 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.058      ; 1.319      ;
; 1.117 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.058      ; 1.319      ;
; 1.117 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.058      ; 1.319      ;
; 1.117 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.058      ; 1.319      ;
; 1.117 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.058      ; 1.319      ;
; 1.181 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.382      ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -2.809 ; -1267.619     ;
; accessControl:inst5|idx[0]                         ; -1.791 ; -4.278        ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -1.134 ; -1.134        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.863 ; -0.863        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -0.821 ; -0.821        ;
; UART_Receiver:inst15|state.IDLE                    ; -0.164 ; -0.758        ;
; CLK_50MHz                                          ; -0.065 ; -0.066        ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -0.204 ; -1.746        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0.014  ; 0.000         ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.057  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.143  ; 0.000         ;
; CLK_50MHz                                          ; 0.151  ; 0.000         ;
; UART_Receiver:inst15|state.IDLE                    ; 0.290  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 1.484  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary              ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; 0.000 ; 0.000         ;
+----------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; 0.563 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_50MHz                                          ; -3.000 ; -10.702       ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; -1.000 ; -1426.000     ;
; UART_Receiver:inst15|state.IDLE                    ; 0.334  ; 0.000         ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0.377  ; 0.000         ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.393  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 0.433  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.438  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.809 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.759      ;
; -2.804 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.754      ;
; -2.799 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.044     ; 3.742      ;
; -2.796 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.745      ;
; -2.794 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.044     ; 3.737      ;
; -2.792 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.741      ;
; -2.792 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.026     ; 3.753      ;
; -2.762 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.712      ;
; -2.760 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.710      ;
; -2.757 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.707      ;
; -2.755 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.705      ;
; -2.754 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.044     ; 3.697      ;
; -2.752 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.027     ; 3.712      ;
; -2.749 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.698      ;
; -2.749 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.044     ; 3.692      ;
; -2.747 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.026     ; 3.708      ;
; -2.745 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.694      ;
; -2.743 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.693      ;
; -2.741 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.691      ;
; -2.733 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.682      ;
; -2.731 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.044     ; 3.674      ;
; -2.728 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.677      ;
; -2.727 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.677      ;
; -2.726 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.044     ; 3.669      ;
; -2.725 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.026     ; 3.686      ;
; -2.720 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.668      ;
; -2.716 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.664      ;
; -2.713 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.663      ;
; -2.708 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[11]       ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.658      ;
; -2.697 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.641      ;
; -2.696 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.646      ;
; -2.692 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.636      ;
; -2.691 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.044     ; 3.634      ;
; -2.686 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.044     ; 3.629      ;
; -2.682 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.626      ;
; -2.680 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.630      ;
; -2.677 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.621      ;
; -2.673 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.623      ;
; -2.673 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.163      ; 3.823      ;
; -2.670 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.044     ; 3.613      ;
; -2.668 ; accessControl:inst5|idx[4]                                     ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.618      ;
; -2.667 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.616      ;
; -2.665 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.044     ; 3.608      ;
; -2.664 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.610      ;
; -2.661 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[13]       ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.611      ;
; -2.659 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.605      ;
; -2.659 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.027     ; 3.619      ;
; -2.658 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.026     ; 3.619      ;
; -2.656 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[13]       ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.606      ;
; -2.653 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.597      ;
; -2.651 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.600      ;
; -2.646 ; accessControl:inst5|idx[14]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.596      ;
; -2.643 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[6]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.593      ;
; -2.640 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[2] ; spi_master1:inst11|wt                                      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.589      ;
; -2.639 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[2] ; spi_master1:inst11|StartTx                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.588      ;
; -2.637 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.581      ;
; -2.634 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[0]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.584      ;
; -2.633 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.162      ; 3.782      ;
; -2.632 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.576      ;
; -2.628 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.163      ; 3.778      ;
; -2.626 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.576      ;
; -2.626 ; accessControl:inst5|idx[5]                                     ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.576      ;
; -2.619 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.028     ; 3.578      ;
; -2.618 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[3] ; spi_master1:inst11|wt                                      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.567      ;
; -2.617 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[3] ; spi_master1:inst11|StartTx                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.566      ;
; -2.615 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.559      ;
; -2.615 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.026     ; 3.576      ;
; -2.614 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.036     ; 3.565      ;
; -2.614 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.027     ; 3.574      ;
; -2.610 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.554      ;
; -2.609 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.026     ; 3.570      ;
; -2.608 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.552      ;
; -2.606 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.163      ; 3.756      ;
; -2.604 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[0] ; spi_master1:inst11|wt                                      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.553      ;
; -2.603 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.144      ; 3.734      ;
; -2.603 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[0] ; spi_master1:inst11|StartTx                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.552      ;
; -2.602 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.144      ; 3.733      ;
; -2.602 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.163      ; 3.752      ;
; -2.597 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.546      ;
; -2.597 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.163      ; 3.747      ;
; -2.595 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[4]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.545      ;
; -2.595 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[15]       ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.545      ;
; -2.593 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.542      ;
; -2.592 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.027     ; 3.552      ;
; -2.590 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[15]       ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.540      ;
; -2.589 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[8]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.539      ;
; -2.589 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[13]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.026     ; 3.550      ;
; -2.588 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.537      ;
; -2.585 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.529      ;
; -2.583 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.532      ;
; -2.583 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.144      ; 3.714      ;
; -2.581 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[1] ; spi_master1:inst11|wt                                      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.530      ;
; -2.580 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[1] ; spi_master1:inst11|StartTx                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.529      ;
; -2.577 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[4] ; spi_master1:inst11|wt                                      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.526      ;
; -2.576 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[4] ; spi_master1:inst11|StartTx                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.525      ;
; -2.575 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.523      ;
; -2.575 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[11]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.027     ; 3.535      ;
; -2.573 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[2]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.523      ;
; -2.572 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.151      ; 3.710      ;
; -2.571 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.519      ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.791 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.500        ; -1.443     ; 0.342      ;
; -1.316 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -1.481     ; 0.342      ;
; -1.171 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -1.327     ; 0.338      ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.134 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.215     ; 0.994      ;
; -1.121 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.215     ; 0.981      ;
; -1.090 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.215     ; 0.950      ;
; -0.039 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.574      ; 0.803      ;
; 0.373  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 1.000        ; 0.574      ; 0.891      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.863 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.019     ; 1.008      ;
; -0.751 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.019     ; 0.896      ;
; -0.726 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.019     ; 0.871      ;
; 0.155  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.774      ; 0.898      ;
; 0.533  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 1.000        ; 0.774      ; 1.020      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.821 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.173      ; 1.062      ;
; -0.715 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.173      ; 0.956      ;
; -0.687 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.173      ; 0.928      ;
; 0.078  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.828      ; 0.933      ;
; 0.449  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 1.000        ; 0.828      ; 1.062      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UART_Receiver:inst15|state.IDLE'                                                                                                              ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -0.164 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.195     ; 0.321      ;
; -0.102 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.297     ; 0.395      ;
; -0.101 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.293     ; 0.397      ;
; -0.100 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.293     ; 0.397      ;
; -0.098 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.294     ; 0.394      ;
; -0.094 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.197     ; 0.323      ;
; -0.051 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.241     ; 0.321      ;
; -0.048 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.239     ; 0.321      ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50MHz'                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.065 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 1.014      ;
; -0.065 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 1.014      ;
; -0.009 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.958      ;
; -0.001 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.950      ;
; 0.003  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.946      ;
; 0.049  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.900      ;
; 0.082  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.867      ;
; 0.086  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.863      ;
; 0.143  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.806      ;
; 0.151  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.798      ;
; 0.183  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.766      ;
; 0.198  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.260     ; 0.529      ;
; 0.207  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.742      ;
; 0.212  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.737      ;
; 0.216  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.733      ;
; 0.235  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.714      ;
; 0.238  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.711      ;
; 0.311  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.638      ;
; 0.314  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.635      ;
; 0.318  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.844      ;
; 0.318  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.844      ;
; 0.343  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.606      ;
; 0.374  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.788      ;
; 0.393  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.556      ;
; 0.432  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.730      ;
; 0.482  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.467      ;
; 0.561  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.601      ;
; 0.581  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.047     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                                               ; Launch Clock                                       ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; -0.204 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[5]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.983      ; 1.978      ;
; -0.155 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[4]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.983      ; 2.027      ;
; -0.150 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[12]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.033      ;
; -0.150 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[3]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.983      ; 2.032      ;
; -0.128 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[0]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.983      ; 2.054      ;
; -0.127 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[9]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.056      ;
; -0.123 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[11]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.060      ;
; -0.120 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[1]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.983      ; 2.062      ;
; -0.115 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[8]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.983      ; 2.067      ;
; -0.096 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[7]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.983      ; 2.086      ;
; -0.089 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[6]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.983      ; 2.093      ;
; -0.081 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[2]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.983      ; 2.101      ;
; -0.077 ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[4]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.279      ; 1.286      ;
; -0.047 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]                                                                                      ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.193      ; 2.345      ;
; -0.016 ; accessControl:inst5|strtTx[2]                      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx                                                                               ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.482      ; 1.560      ;
; -0.015 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|state.SEARCH                                                                                                      ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.168      ;
; -0.014 ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[5]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.279      ; 1.349      ;
; -0.011 ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[6]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.279      ; 1.352      ;
; -0.011 ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.sndRequest                                                                                                 ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.993      ; 2.191      ;
; -0.008 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.629      ; 0.725      ;
; -0.007 ; accessControl:inst5|idx[0]                         ; accessControl:inst5|state.STRT                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.176      ;
; -0.003 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.629      ; 0.730      ;
; -0.002 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|OS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.622      ; 0.724      ;
; -0.001 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.629      ; 0.732      ;
; 0.005  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|OS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.622      ; 0.731      ;
; 0.008  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|datArray_rtl_0_bypass[4]                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.463      ; 0.555      ;
; 0.009  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.234      ; 1.327      ;
; 0.010  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.Rxstrb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.993      ; 2.212      ;
; 0.015  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[0]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.198      ;
; 0.015  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[3]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.199      ;
; 0.024  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[4]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.207      ;
; 0.024  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|TRANSMIT                                                                                                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.207      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[11]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[5]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[6]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[7]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[8]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[9]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[10]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[13]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[12]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[14]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.028  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[15]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.211      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[16]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[18]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[17]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[30]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[19]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[20]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[21]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[22]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[23]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[24]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[25]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[26]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[27]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[28]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[29]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.030  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[31]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.214      ;
; 0.032  ; accessControl:inst5|strtTx[2]                      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.STRTtx                                                                                 ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.482      ; 1.608      ;
; 0.037  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.Rxstpb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.992      ; 2.238      ;
; 0.040  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|datArray_rtl_0_bypass[8]                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.441      ; 0.565      ;
; 0.041  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~portb_address_reg0   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.636      ; 0.781      ;
; 0.044  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|state.WAITING                                                                                                     ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.984      ; 2.227      ;
; 0.049  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]                                                                                    ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.985      ; 2.233      ;
; 0.050  ; accessControl:inst5|strtTx[1]                      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.W4BFFRtx                                                                               ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.436      ; 1.080      ;
; 0.051  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|clkcount[3]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.993      ; 2.253      ;
; 0.051  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|clkcount[0]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.993      ; 2.253      ;
; 0.051  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|clkcount[2]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.993      ; 2.253      ;
; 0.051  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|clkcount[1]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.993      ; 2.253      ;
; 0.052  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[7]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.279      ; 1.415      ;
; 0.055  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[8]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.279      ; 1.418      ;
; 0.064  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.629      ; 0.797      ;
; 0.069  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|OS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.622      ; 0.795      ;
; 0.070  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[1]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|datArray_rtl_0_bypass[4]                                                                   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.463      ; 0.617      ;
; 0.073  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.NXTtx                                                                                  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.403      ; 1.070      ;
; 0.074  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.IDLE                                                                                   ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.403      ; 1.071      ;
; 0.076  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.W4BFFRtx                                                                               ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.403      ; 1.073      ;
; 0.081  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.RDY2SND                                                                                ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.403      ; 1.078      ;
; 0.087  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|dataOut[14]                                                                                                       ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.278      ; 1.449      ;
; 0.087  ; accessControl:inst5|strtTx[2]                      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.RDY2SND                                                                                ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.482      ; 1.663      ;
; 0.091  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.440      ; 0.615      ;
; 0.091  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.IDLE                                                                                                       ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.994      ; 2.294      ;
; 0.099  ; accessControl:inst5|strtTx[2]                      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.IDLE                                                                                   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.482      ; 1.675      ;
; 0.102  ; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.Rxdb                                                                                                       ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.993      ; 2.304      ;
; 0.103  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[1]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~portb_address_reg0   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.636      ; 0.843      ;
; 0.103  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DESrx:inst|state.IDLE                                                                                     ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.408      ; 1.105      ;
; 0.105  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|datArray_rtl_0_bypass[8]                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.441      ; 0.630      ;
; 0.112  ; accessControl:inst5|idx[0]                         ; accessControl:inst5|dataOut[13]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.983      ; 2.294      ;
; 0.118  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[9]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.279      ; 1.481      ;
; 0.121  ; accessControl:inst5|idx[1]                         ; accessControl:inst5|idx[10]                                                                                                           ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.279      ; 1.484      ;
; 0.134  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DESrx:inst|state.W4BFFRrx                                                                                 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.408      ; 1.136      ;
; 0.135  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]                                                                                    ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.979      ; 2.313      ;
; 0.141  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.440      ; 0.665      ;
; 0.142  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|OS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.622      ; 0.868      ;
; 0.145  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|DESrx:inst|state.NXTADDR                                                                                  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.408      ; 1.147      ;
; 0.156  ; accessControl:inst5|strtTx[1]                      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.IDLE                                                                                   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.436      ; 1.186      ;
; 0.159  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[3]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.222      ; 0.485      ;
; 0.159  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[3]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~portb_address_reg0   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.636      ; 0.899      ;
; 0.165  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]                                                                                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.232      ; 1.481      ;
+--------+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.014 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.000        ; 0.888      ; 1.007      ;
; 0.393 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.888      ; 0.886      ;
; 1.007 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.269      ; 0.786      ;
; 1.103 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.269      ; 0.882      ;
; 1.105 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.269      ; 0.884      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.057 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.000        ; 0.805      ; 0.967      ;
; 0.441 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.805      ; 0.851      ;
; 1.175 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.054      ; 0.739      ;
; 1.263 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.054      ; 0.827      ;
; 1.276 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.054      ; 0.840      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.143 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.000        ; 0.597      ; 0.845      ;
; 0.557 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.597      ; 0.759      ;
; 1.445 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.150     ; 0.805      ;
; 1.495 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.150     ; 0.855      ;
; 1.568 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.150     ; 0.928      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50MHz'                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.151 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.260      ; 0.495      ;
; 0.176 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.047      ; 0.307      ;
; 0.178 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.260      ; 0.522      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.314      ;
; 0.196 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.260      ; 0.540      ;
; 0.277 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.399      ;
; 0.298 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.260      ; 0.642      ;
; 0.309 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.431      ;
; 0.344 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.466      ;
; 0.348 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.260      ; 0.692      ;
; 0.377 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.499      ;
; 0.378 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.500      ;
; 0.379 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.501      ;
; 0.406 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.528      ;
; 0.429 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.551      ;
; 0.429 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.551      ;
; 0.462 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.584      ;
; 0.468 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.590      ;
; 0.468 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.590      ;
; 0.486 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.608      ;
; 0.486 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.608      ;
; 0.524 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.646      ;
; 0.549 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; -0.175     ; 0.458      ;
; 0.554 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.676      ;
; 0.569 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.691      ;
; 0.674 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.796      ;
; 0.721 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.843      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UART_Receiver:inst15|state.IDLE'                                                                                                              ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; 0.290 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.028     ; 0.282      ;
; 0.294 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.031     ; 0.283      ;
; 0.338 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.076     ; 0.282      ;
; 0.340 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.078     ; 0.282      ;
; 0.456 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.134     ; 0.342      ;
; 0.456 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.135     ; 0.341      ;
; 0.456 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.133     ; 0.343      ;
; 0.458 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.137     ; 0.341      ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.484 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -1.201     ; 0.293      ;
; 1.658 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -1.373     ; 0.295      ;
; 2.118 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; -0.500       ; -1.332     ; 0.296      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.000 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.036     ; 0.951      ;
; 0.065 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 0.887      ;
; 0.065 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 0.887      ;
; 0.065 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 0.887      ;
; 0.065 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 0.887      ;
; 0.065 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 0.887      ;
; 0.159 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 0.790      ;
; 0.159 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 0.790      ;
; 0.159 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 0.790      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
; 0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.764      ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                 ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.563 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.684      ;
; 0.579 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.699      ;
; 0.671 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.793      ;
; 0.671 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.793      ;
; 0.671 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.793      ;
; 0.671 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.793      ;
; 0.671 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.793      ;
; 0.710 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.038      ; 0.832      ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                               ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                    ; -5.903    ; -0.206 ; -0.717   ; 0.563   ; -3.000              ;
;  CLK_50MHz                                          ; -0.896    ; 0.151  ; N/A      ; N/A     ; -3.000              ;
;  CLK_DIVIDER:inst20|CLK_OUT                         ; -5.903    ; -0.206 ; -0.717   ; 0.563   ; -2.174              ;
;  IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -2.457    ; 0.143  ; N/A      ; N/A     ; 0.420               ;
;  IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -1.917    ; 0.053  ; N/A      ; N/A     ; 0.335               ;
;  IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -1.831    ; -0.027 ; N/A      ; N/A     ; 0.317               ;
;  UART_Receiver:inst15|state.IDLE                    ; -1.040    ; 0.290  ; N/A      ; N/A     ; 0.334               ;
;  accessControl:inst5|idx[0]                         ; -3.494    ; 1.484  ; N/A      ; N/A     ; 0.410               ;
; Design-wide TNS                                     ; -3151.546 ; -1.746 ; -10.044  ; 0.0     ; -1450.088           ;
;  CLK_50MHz                                          ; -3.490    ; 0.000  ; N/A      ; N/A     ; -10.702             ;
;  CLK_DIVIDER:inst20|CLK_OUT                         ; -3125.091 ; -1.746 ; -10.044  ; 0.000   ; -1440.088           ;
;  IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -2.457    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -1.917    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -1.831    ; -0.027 ; N/A      ; N/A     ; 0.000               ;
;  UART_Receiver:inst15|state.IDLE                    ; -7.457    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  accessControl:inst5|idx[0]                         ; -9.303    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTR_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED5          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED6          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED7          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU_CS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU_MOSI      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TxO           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU1_CS       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU1_MSTR_CLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU1_MOSI     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_Request  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU2_CS       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU2_MSTR_CLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU2_MOSI     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RxI                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MISO2_MPU               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MISO1_MPU               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MISO_MPU                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MISO                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MSTR_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LED5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LED6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; MPU_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MPU_MOSI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; TxO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MPU1_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MPU1_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MPU1_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Data_Request  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MPU2_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MPU2_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MPU2_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MSTR_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LED5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LED6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; MPU_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MPU_MOSI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; TxO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MPU1_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MPU1_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPU1_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Data_Request  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MSTR_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; MPU_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MPU_MOSI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TxO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MPU1_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MPU1_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPU1_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Data_Request  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; accessControl:inst5|idx[0]                         ; 2        ; 0        ; 1        ; 0        ;
; CLK_50MHz                                          ; CLK_50MHz                                          ; 0        ; 0        ; 0        ; 50       ;
; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; 164      ; 160      ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; 117091   ; 896      ; 63       ; 16845    ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT                         ; 8        ; 16       ; 0        ; 0        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT                         ; 8        ; 15       ; 0        ; 0        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT                         ; 8        ; 16       ; 0        ; 0        ;
; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; 10       ; 10       ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; UART_Receiver:inst15|state.IDLE                    ; 8        ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; accessControl:inst5|idx[0]                         ; 2        ; 0        ; 1        ; 0        ;
; CLK_50MHz                                          ; CLK_50MHz                                          ; 0        ; 0        ; 0        ; 50       ;
; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; 164      ; 160      ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; 117091   ; 896      ; 63       ; 16845    ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT                         ; 8        ; 16       ; 0        ; 0        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT                         ; 8        ; 15       ; 0        ; 0        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT                         ; 8        ; 16       ; 0        ; 0        ;
; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; 10       ; 10       ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; UART_Receiver:inst15|state.IDLE                    ; 8        ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 20       ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 20       ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                         ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+
; Target                                             ; Clock                                              ; Type ; Status      ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+
; CLK_50MHz                                          ; CLK_50MHz                                          ; Base ; Constrained ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; Base ; Constrained ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; Base ; Constrained ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; Base ; Constrained ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; Base ; Constrained ;
; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.IDLE                    ; Base ; Constrained ;
; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[0]                         ; Base ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; MISO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO1_MPU  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO2_MPU  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO_MPU   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RxI        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; CS            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_Request  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_MOSI     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_MSTR_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_MOSI     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_MSTR_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_CS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MOSI      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MSTR_CLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSTR_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; MISO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO1_MPU  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO2_MPU  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO_MPU   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RxI        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; CS            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_Request  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_MOSI     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_MSTR_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_MOSI     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_MSTR_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_CS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MOSI      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MSTR_CLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSTR_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue May 14 21:06:59 2019
Info: Command: quartus_sta Data_Extraction_System -c Data_Extraction_System
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Data_Extraction_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_DIVIDER:inst20|CLK_OUT CLK_DIVIDER:inst20|CLK_OUT
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
    Info (332105): create_clock -period 1.000 -name accessControl:inst5|idx[0] accessControl:inst5|idx[0]
    Info (332105): create_clock -period 1.000 -name IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]
    Info (332105): create_clock -period 1.000 -name IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]
    Info (332105): create_clock -period 1.000 -name UART_Receiver:inst15|state.IDLE UART_Receiver:inst15|state.IDLE
    Info (332105): create_clock -period 1.000 -name IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.903
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.903           -3125.091 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -3.494              -9.303 accessControl:inst5|idx[0] 
    Info (332119):    -2.457              -2.457 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):    -1.917              -1.917 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):    -1.831              -1.831 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):    -1.040              -7.457 UART_Receiver:inst15|state.IDLE 
    Info (332119):    -0.896              -3.490 CLK_50MHz 
Info (332146): Worst-case hold slack is -0.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.206              -1.066 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -0.027              -0.027 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.066               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.237               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.331               0.000 CLK_50MHz 
    Info (332119):     0.529               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     2.571               0.000 accessControl:inst5|idx[0] 
Info (332146): Worst-case recovery slack is -0.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.717             -10.044 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case removal slack is 1.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.025               0.000 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.000 CLK_50MHz 
    Info (332119):    -2.174           -1440.088 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.317               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.335               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.379               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     0.410               0.000 accessControl:inst5|idx[0] 
    Info (332119):     0.420               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.165           -2643.771 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -3.103              -8.137 accessControl:inst5|idx[0] 
    Info (332119):    -2.206              -2.206 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):    -1.695              -1.695 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):    -1.605              -1.605 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):    -0.814              -5.865 UART_Receiver:inst15|state.IDLE 
    Info (332119):    -0.693              -2.341 CLK_50MHz 
Info (332146): Worst-case hold slack is -0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.175              -0.720 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -0.027              -0.027 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.053               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.206               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.298               0.000 CLK_50MHz 
    Info (332119):     0.482               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     2.333               0.000 accessControl:inst5|idx[0] 
Info (332146): Worst-case recovery slack is -0.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.543              -6.914 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case removal slack is 0.922
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.922               0.000 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.000 CLK_50MHz 
    Info (332119):    -2.174           -1440.088 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.357               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.367               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.425               0.000 accessControl:inst5|idx[0] 
    Info (332119):     0.442               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.459               0.000 UART_Receiver:inst15|state.IDLE 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.809           -1267.619 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -1.791              -4.278 accessControl:inst5|idx[0] 
    Info (332119):    -1.134              -1.134 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):    -0.863              -0.863 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):    -0.821              -0.821 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):    -0.164              -0.758 UART_Receiver:inst15|state.IDLE 
    Info (332119):    -0.065              -0.066 CLK_50MHz 
Info (332146): Worst-case hold slack is -0.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.204              -1.746 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.014               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.057               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.143               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.151               0.000 CLK_50MHz 
    Info (332119):     0.290               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     1.484               0.000 accessControl:inst5|idx[0] 
Info (332146): Worst-case recovery slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case removal slack is 0.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.563               0.000 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.702 CLK_50MHz 
    Info (332119):    -1.000           -1426.000 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.334               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     0.377               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.393               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.433               0.000 accessControl:inst5|idx[0] 
    Info (332119):     0.438               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4919 megabytes
    Info: Processing ended: Tue May 14 21:07:03 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


