# parameter_id										
#	# parameter_value (decimal)							
#	#	# nbits								
#	#	#	# bit_id_first						
#	#	#	#	# bit_id_last					
#	#	#	#	#	# parameter_name				
#	#	#	#	#	#			# channel_id	
#	#	#	#	#	#			#		
1	1	1	0	0	otabg			-
2	1	1	1	1	dac			-
3	1	1	2	2	small_dac		-
4	450	10	3	12	DAC2			-
5	450	10	13	22	DAC1			-
6	0	1	23	23	end_outADC		-
7	0	1	24	24	inv_startCmptGray	-	
8	0	1	25	25	ramp_8bit		-
9	0	1	26	26	ramp_10bit		-
10	0	1	27	27	mask_OR2_ch		63
11	0	1	28	28	mask_OR1_ch		63
12	0	1	29	29	mask_OR2_ch		62
13	0	1	30	30	mask_OR1_ch		62
14	0	1	31	31	mask_OR2_ch		61
15	0	1	32	32	mask_OR1_ch		61
16	0	1	33	33	mask_OR2_ch		60
17	0	1	34	34	mask_OR1_ch		60
18	0	1	35	35	mask_OR2_ch		59
19	0	1	36	36	mask_OR1_ch		59
20	0	1	37	37	mask_OR2_ch		58
21	0	1	38	38	mask_OR1_ch		58
22	0	1	39	39	mask_OR2_ch		57
23	0	1	40	40	mask_OR1_ch		57
24	0	1	41	41	mask_OR2_ch		56
25	0	1	42	42	mask_OR1_ch		56
26	0	1	43	43	mask_OR2_ch		55
27	0	1	44	44	mask_OR1_ch		55
28	0	1	45	45	mask_OR2_ch		54
29	0	1	46	46	mask_OR1_ch		54
30	0	1	47	47	mask_OR2_ch		53
31	0	1	48	48	mask_OR1_ch		53
32	0	1	49	49	mask_OR2_ch		52
33	0	1	50	50	mask_OR1_ch		52
34	0	1	51	51	mask_OR2_ch		51
35	0	1	52	52	mask_OR1_ch		51
36	0	1	53	53	mask_OR2_ch		50
37	0	1	54	54	mask_OR1_ch		50
38	0	1	55	55	mask_OR2_ch		49
39	0	1	56	56	mask_OR1_ch		49
40	0	1	57	57	mask_OR2_ch		48
41	0	1	58	58	mask_OR1_ch		48
42	0	1	59	59	mask_OR2_ch		47
43	0	1	60	60	mask_OR1_ch		47
44	0	1	61	61	mask_OR2_ch		46
45	0	1	62	62	mask_OR1_ch		46
46	0	1	63	63	mask_OR2_ch		45
47	0	1	64	64	mask_OR1_ch		45
48	0	1	65	65	mask_OR2_ch		44
49	0	1	66	66	mask_OR1_ch		44
50	0	1	67	67	mask_OR2_ch		43
51	0	1	68	68	mask_OR1_ch		43
52	0	1	69	69	mask_OR2_ch		42
53	0	1	70	70	mask_OR1_ch		42
54	0	1	71	71	mask_OR2_ch		41
55	0	1	72	72	mask_OR1_ch		41
56	0	1	73	73	mask_OR2_ch		40
57	0	1	74	74	mask_OR1_ch		40
58	0	1	75	75	mask_OR2_ch		39
59	0	1	76	76	mask_OR1_ch		39
60	0	1	77	77	mask_OR2_ch		38
61	0	1	78	78	mask_OR1_ch		38
62	0	1	79	79	mask_OR2_ch		37
63	0	1	80	80	mask_OR1_ch		37
64	0	1	81	81	mask_OR2_ch		36
65	0	1	82	82	mask_OR1_ch		36
66	0	1	83	83	mask_OR2_ch		35
67	0	1	84	84	mask_OR1_ch		35
68	0	1	85	85	mask_OR2_ch		34
69	0	1	86	86	mask_OR1_ch		34
70	0	1	87	87	mask_OR2_ch		33
71	0	1	88	88	mask_OR1_ch		33
72	0	1	89	89	mask_OR2_ch		32
73	0	1	90	90	mask_OR1_ch		32
74	0	1	91	91	mask_OR2_ch		31
75	0	1	92	92	mask_OR1_ch		31
76	0	1	93	93	mask_OR2_ch		30
77	0	1	94	94	mask_OR1_ch		30
78	0	1	95	95	mask_OR2_ch		29
79	0	1	96	96	mask_OR1_ch		29
80	0	1	97	97	mask_OR2_ch		28
81	0	1	98	98	mask_OR1_ch		28
82	0	1	99	99	mask_OR2_ch		27
83	0	1	100	100	mask_OR1_ch		27
84	0	1	101	101	mask_OR2_ch		26
85	0	1	102	102	mask_OR1_ch		26
86	0	1	103	103	mask_OR2_ch		25
87	0	1	104	104	mask_OR1_ch		25
88	0	1	105	105	mask_OR2_ch		24
89	0	1	106	106	mask_OR1_ch		24
90	0	1	107	107	mask_OR2_ch		23
91	0	1	108	108	mask_OR1_ch		23
92	0	1	109	109	mask_OR2_ch		22
93	0	1	110	110	mask_OR1_ch		22
94	0	1	111	111	mask_OR2_ch		21
95	0	1	112	112	mask_OR1_ch		21
96	0	1	113	113	mask_OR2_ch		20
97	0	1	114	114	mask_OR1_ch		20
98	0	1	115	115	mask_OR2_ch		19
99	0	1	116	116	mask_OR1_ch		19
100	0	1	117	117	mask_OR2_ch		18
101	0	1	118	118	mask_OR1_ch		18
102	0	1	119	119	mask_OR2_ch		17
103	0	1	120	120	mask_OR1_ch		17
104	0	1	121	121	mask_OR2_ch		16
105	0	1	122	122	mask_OR1_ch		16
106	0	1	123	123	mask_OR2_ch		15
107	0	1	124	124	mask_OR1_ch		15
108	0	1	125	125	mask_OR2_ch		14
109	0	1	126	126	mask_OR1_ch		14
110	0	1	127	127	mask_OR2_ch		13
111	0	1	128	128	mask_OR1_ch		13
112	0	1	129	129	mask_OR2_ch		12
113	0	1	130	130	mask_OR1_ch		12
114	0	1	131	131	mask_OR2_ch		11
115	0	1	132	132	mask_OR1_ch		11
116	0	1	133	133	mask_OR2_ch		10
117	0	1	134	134	mask_OR1_ch		10
118	0	1	135	135	mask_OR2_ch		9
119	0	1	136	136	mask_OR1_ch		9
120	0	1	137	137	mask_OR2_ch		8
121	0	1	138	138	mask_OR1_ch		8
122	0	1	139	139	mask_OR2_ch		7
123	0	1	140	140	mask_OR1_ch		7
124	0	1	141	141	mask_OR2_ch		6
125	0	1	142	142	mask_OR1_ch		6
126	0	1	143	143	mask_OR2_ch		5
127	0	1	144	144	mask_OR1_ch		5
128	0	1	145	145	mask_OR2_ch		4
129	0	1	146	146	mask_OR1_ch		4
130	0	1	147	147	mask_OR2_ch		3
131	0	1	148	148	mask_OR1_ch		3
132	0	1	149	149	mask_OR2_ch		2
133	0	1	150	150	mask_OR1_ch		2
134	0	1	151	151	mask_OR2_ch		1
135	0	1	152	152	mask_OR1_ch		1
136	0	1	153	153	mask_OR2_ch		0
137	0	1	154	154	mask_OR1_ch		0
138	0	1	155	155	cmd_CK_mux		-
139	0	1	156	156	d1_d2			-
140	1	1	157	157	inv_discriADC		-
141	0	1	158	158	polar_discri		-
142	1	1	159	159	Enb_tristate		-
143	0	1	160	160	valid_dc_fsb2		-
144	0	1	161	161	sw_fsb2_50f		-
145	1	1	162	162	sw_fsb2_100f		-
146	1	1	163	163	sw_fsb2_100k		-
147	1	1	164	164	sw_fsb2_50k		-
148	0	1	165	165	valid_dc_fs		-
149	0	1	166	166	cmd_fsb_fsu		-
150	1	1	167	167	sw_fsb1_50f		-
151	1	1	168	168	sw_fsb1_100f		-
152	1	1	169	169	sw_fsb1_100k		-
153	1	1	170	170	sw_fsb1_50k		-
154	1	1	171	171	sw_fsu_100k		-
155	1	1	172	172	sw_fsu_50k		-
156	1	1	173	173	sw_fsu_25k		-
157	1	1	174	174	sw_fsu_40f		-
158	1	1	175	175	sw_fsu_20f		-
159	1	1	176	176	H1H2_choice		-
160	0	1	177	177	EN_ADC			-
161	1	1	178	178	sw_ss_1200f		-
162	1	1	179	179	sw_ss_600f		-
163	1	1	180	180	sw_ss_300f		-
164	1	1	181	181	ss			-
165	1	1	182	182	swb_buf_2p		-
166	1	1	183	183	swb_buf_1p		-
167	1	1	184	184	swb_buf_250f		-
168	1	1	185	185	swb_buf_500f		-
169	1	1	186	186	cmd_fsb			-
170	1	1	187	187	cmd_ss			-
171	0	1	188	188	cmd_fsu			-
172	1	1	189	189	cmd_SUM			63
173	128	8	190	197	GAIN			63
174	1	1	198	198	cmd_SUM			62
175	128	8	199	206	GAIN			62
176	1	1	207	207	cmd_SUM			61
177	128	8	208	215	GAIN			61
178	1	1	216	216	cmd_SUM			60
179	128	8	217	224	GAIN			60
180	1	1	225	225	cmd_SUM			59
181	128	8	226	233	GAIN			59
182	1	1	234	234	cmd_SUM			58
183	128	8	235	242	GAIN			58
184	1	1	243	243	cmd_SUM			57
185	128	8	244	251	GAIN			57
186	1	1	252	252	cmd_SUM			56
187	128	8	253	260	GAIN			56
188	1	1	261	261	cmd_SUM			55
189	128	8	262	269	GAIN			55
190	1	1	270	270	cmd_SUM			54
191	128	8	271	278	GAIN			54
192	1	1	279	279	cmd_SUM			53
193	128	8	280	287	GAIN			53
194	1	1	288	288	cmd_SUM			52
195	128	8	289	296	GAIN			52
196	1	1	297	297	cmd_SUM			51
197	128	8	298	305	GAIN			51
198	1	1	306	306	cmd_SUM			50
199	128	8	307	314	GAIN			50
200	1	1	315	315	cmd_SUM			49
201	128	8	316	323	GAIN			49
202	1	1	324	324	cmd_SUM			48
203	128	8	325	332	GAIN			48
204	1	1	333	333	cmd_SUM			47
205	128	8	334	341	GAIN			47
206	1	1	342	342	cmd_SUM			46
207	128	8	343	350	GAIN			46
208	1	1	351	351	cmd_SUM			45
209	128	8	352	359	GAIN			45
210	1	1	360	360	cmd_SUM			44
211	128	8	361	368	GAIN			44
212	1	1	369	369	cmd_SUM			43
213	128	8	370	377	GAIN			43
214	1	1	378	378	cmd_SUM			42
215	128	8	379	386	GAIN			42
216	1	1	387	387	cmd_SUM			41
217	128	8	388	395	GAIN			41
218	1	1	396	396	cmd_SUM			40
219	128	8	397	404	GAIN			40
220	1	1	405	405	cmd_SUM			39
221	128	8	406	413	GAIN			39
222	1	1	414	414	cmd_SUM			38
223	128	8	415	422	GAIN			38
224	1	1	423	423	cmd_SUM			37
225	128	8	424	431	GAIN			37
226	1	1	432	432	cmd_SUM			36
227	128	8	433	440	GAIN			36
228	1	1	441	441	cmd_SUM			35
229	128	8	442	449	GAIN			35
230	1	1	450	450	cmd_SUM			34
231	128	8	451	458	GAIN			34
232	1	1	459	459	cmd_SUM			33
233	128	8	460	467	GAIN			33
234	1	1	468	468	cmd_SUM			32
235	128	8	469	476	GAIN			32
236	1	1	477	477	cmd_SUM			31
237	128	8	478	485	GAIN			31
238	1	1	486	486	cmd_SUM			30
239	128	8	487	494	GAIN			30
240	1	1	495	495	cmd_SUM			29
241	128	8	496	503	GAIN			29
242	1	1	504	504	cmd_SUM			28
243	128	8	505	512	GAIN			28
244	1	1	513	513	cmd_SUM			27
245	128	8	514	521	GAIN			27
246	1	1	522	522	cmd_SUM			26
247	128	8	523	530	GAIN			26
248	1	1	531	531	cmd_SUM			25
249	128	8	532	539	GAIN			25
250	1	1	540	540	cmd_SUM			24
251	128	8	541	548	GAIN			24
252	1	1	549	549	cmd_SUM			23
253	128	8	550	557	GAIN			23
254	1	1	558	558	cmd_SUM			22
255	128	8	559	566	GAIN			22
256	1	1	567	567	cmd_SUM			21
257	128	8	568	575	GAIN			21
258	1	1	576	576	cmd_SUM			20
259	128	8	577	584	GAIN			20
260	1	1	585	585	cmd_SUM			19
261	128	8	586	593	GAIN			19
262	1	1	594	594	cmd_SUM			18
263	128	8	595	602	GAIN			18
264	1	1	603	603	cmd_SUM			17
265	128	8	604	611	GAIN			17
266	1	1	612	612	cmd_SUM			16
267	128	8	613	620	GAIN			16
268	1	1	621	621	cmd_SUM			15
269	128	8	622	629	GAIN			15
270	1	1	630	630	cmd_SUM			14
271	128	8	631	638	GAIN			14
272	1	1	639	639	cmd_SUM			13
273	128	8	640	647	GAIN			13
274	1	1	648	648	cmd_SUM			12
275	128	8	649	656	GAIN			12
276	1	1	657	657	cmd_SUM			11
277	128	8	658	665	GAIN			11
278	1	1	666	666	cmd_SUM			10
279	128	8	667	674	GAIN			10
280	1	1	675	675	cmd_SUM			9
281	128	8	676	683	GAIN			9
282	1	1	684	684	cmd_SUM			8
283	128	8	685	692	GAIN			8
284	1	1	693	693	cmd_SUM			7
285	128	8	694	701	GAIN			7
286	1	1	702	702	cmd_SUM			6
287	128	8	703	710	GAIN			6
288	1	1	711	711	cmd_SUM			5
289	128	8	712	719	GAIN			5
290	1	1	720	720	cmd_SUM			4
291	128	8	721	728	GAIN			4
292	1	1	729	729	cmd_SUM			3
293	128	8	730	737	GAIN			3
294	1	1	738	738	cmd_SUM			2
295	128	8	739	746	GAIN			2
296	1	1	747	747	cmd_SUM			1
297	128	8	748	755	GAIN			1
298	1	1	756	756	cmd_SUM			0
299	128	8	757	764	GAIN			0
300	1	1	765	765	Ctest			63
301	1	1	766	766	Ctest			62
302	1	1	767	767	Ctest			61
303	1	1	768	768	Ctest			60
304	1	1	769	769	Ctest			59
305	1	1	770	770	Ctest			58
306	1	1	771	771	Ctest			57
307	1	1	772	772	Ctest			56
308	1	1	773	773	Ctest			55
309	1	1	774	774	Ctest			54
310	1	1	775	775	Ctest			53
311	1	1	776	776	Ctest			52
312	1	1	777	777	Ctest			51
313	1	1	778	778	Ctest			50
314	1	1	779	779	Ctest			49
315	1	1	780	780	Ctest			48
316	1	1	781	781	Ctest			47
317	1	1	782	782	Ctest			46
318	1	1	783	783	Ctest			45
319	1	1	784	784	Ctest			44
320	1	1	785	785	Ctest			43
321	1	1	786	786	Ctest			42
322	1	1	787	787	Ctest			41
323	1	1	788	788	Ctest			40
324	1	1	789	789	Ctest			39
325	1	1	790	790	Ctest			38
326	1	1	791	791	Ctest			37
327	1	1	792	792	Ctest			36
328	1	1	793	793	Ctest			35
329	1	1	794	794	Ctest			34
330	1	1	795	795	Ctest			33
331	1	1	796	796	Ctest			32
332	1	1	797	797	Ctest			31
333	1	1	798	798	Ctest			30
334	1	1	799	799	Ctest			29
335	1	1	800	800	Ctest			28
336	1	1	801	801	Ctest			27
337	1	1	802	802	Ctest			26
338	1	1	803	803	Ctest			25
339	1	1	804	804	Ctest			24
340	1	1	805	805	Ctest			23
341	1	1	806	806	Ctest			22
342	1	1	807	807	Ctest			21
343	1	1	808	808	Ctest			20
344	1	1	809	809	Ctest			19
345	1	1	810	810	Ctest			18
346	1	1	811	811	Ctest			17
347	1	1	812	812	Ctest			16
348	1	1	813	813	Ctest			15
349	1	1	814	814	Ctest			14
350	1	1	815	815	Ctest			13
351	1	1	816	816	Ctest			12
352	1	1	817	817	Ctest			11
353	1	1	818	818	Ctest			10
354	1	1	819	819	Ctest			9
355	1	1	820	820	Ctest			8
356	1	1	821	821	Ctest			7
357	1	1	822	822	Ctest			6
358	1	1	823	823	Ctest			5
359	1	1	824	824	Ctest			4
360	1	1	825	825	Ctest			3
361	1	1	826	826	Ctest			2
362	1	1	827	827	Ctest			1
363	1	1	828	828	Ctest			0
