INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:11:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 buffer122/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            buffer181/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.967ns (13.060%)  route 6.437ns (86.940%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2284, unset)         0.508     0.508    buffer122/control/clk
    SLICE_X25Y79         FDRE                                         r  buffer122/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer122/control/fullReg_reg/Q
                         net (fo=51, routed)          0.743     1.467    buffer122/control/fullReg_reg_0
    SLICE_X23Y76         LUT5 (Prop_lut5_I1_O)        0.043     1.510 r  buffer122/control/Memory[0][4]_i_8/O
                         net (fo=2, routed)           0.461     1.971    buffer122/control/Memory[0][4]_i_8_n_0
    SLICE_X24Y76         LUT5 (Prop_lut5_I4_O)        0.051     2.022 r  buffer122/control/dataReg[0]_i_2__10/O
                         net (fo=24, routed)          0.668     2.690    buffer207/fifo/transmitValue_reg_3
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.129     2.819 r  buffer207/fifo/transmitValue_i_3__63/O
                         net (fo=16, routed)          0.493     3.312    fork95/control/generateBlocks[1].regblock/transmitValue_reg_12
    SLICE_X39Y81         LUT2 (Prop_lut2_I1_O)        0.053     3.365 f  fork95/control/generateBlocks[1].regblock/transmitValue_i_2__112/O
                         net (fo=25, routed)          0.349     3.715    buffer225/fifo/fork95_outs_1_valid
    SLICE_X38Y85         LUT6 (Prop_lut6_I1_O)        0.131     3.846 r  buffer225/fifo/transmitValue_i_5__24/O
                         net (fo=2, routed)           0.200     4.046    fork0/generateBlocks[2].regblock/transmitValue_reg_1
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.043     4.089 f  fork0/generateBlocks[2].regblock/fullReg_i_4__10/O
                         net (fo=2, routed)           0.172     4.261    init35/control/i__i_4
    SLICE_X37Y86         LUT6 (Prop_lut6_I5_O)        0.043     4.304 r  init35/control/i__i_8/O
                         net (fo=4, routed)           0.557     4.860    buffer106/fullReg_reg_3
    SLICE_X21Y85         LUT6 (Prop_lut6_I3_O)        0.043     4.903 r  buffer106/i__i_4/O
                         net (fo=5, routed)           0.662     5.565    buffer122/control/join_inputs/Head[0]_i_2__2_0
    SLICE_X16Y77         LUT6 (Prop_lut6_I5_O)        0.043     5.608 f  buffer122/control/join_inputs//i_/O
                         net (fo=5, routed)           0.554     6.162    buffer196/fifo/addi40_result_ready
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.043     6.205 f  buffer196/fifo/join_inputs/Head[0]_i_2__2/O
                         net (fo=6, routed)           0.240     6.445    fork83/control/generateBlocks[2].regblock/buffer197_outs_ready
    SLICE_X8Y78          LUT6 (Prop_lut6_I1_O)        0.043     6.488 r  fork83/control/generateBlocks[2].regblock/transmitValue_i_6__4/O
                         net (fo=1, routed)           0.549     7.036    fork83/control/generateBlocks[5].regblock/transmitValue_reg_2
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.043     7.079 r  fork83/control/generateBlocks[5].regblock/transmitValue_i_3__8/O
                         net (fo=13, routed)          0.523     7.602    buffer181/fifo/anyBlockStop
    SLICE_X27Y78         LUT6 (Prop_lut6_I4_O)        0.043     7.645 r  buffer181/fifo/Memory[0][4]_i_1__18/O
                         net (fo=5, routed)           0.267     7.912    buffer181/fifo/WriteEn3_out
    SLICE_X27Y77         FDRE                                         r  buffer181/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=2284, unset)         0.483    13.683    buffer181/fifo/clk
    SLICE_X27Y77         FDRE                                         r  buffer181/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X27Y77         FDRE (Setup_fdre_C_CE)      -0.194    13.453    buffer181/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  5.541    




