hmLoadTopic({
hmKeywords:"};,7.2.1 Faults,7.2.2 Traps,7.2.3 Interrupts,7.2.4 PendingEventKind Enumeration,Alpha distinguishes multiple classes of exceptional events. The emulator models these distinctions explicitly through the PendingEventKind enumeration and the ExceptionClass_EV6 classification system.,enum class PendingEventKind : quint8 {,enum class PendingEventKind : quint8 { Ast, \/\/ Asynchronous System Trap,enum class PendingEventKind : quint8 { Exception, \/\/ Synchronous fault\/trap,enum class PendingEventKind : quint8 { Interrupt, \/\/ Asynchronous interrupt,enum class PendingEventKind : quint8 { MachineCheck, \/\/ Machine check,enum class PendingEventKind : quint8 { None = 0,,enum class PendingEventKind : quint8 { PalCall \/\/ CALL_PAL event,enum class PendingEventKind : quint8 { Reset, \/\/ Reset\/wakeup,Every event entering the FaultDispatcher is classified by PendingEventKind:,Examples: arithmetic traps (overflow, divide by zero), certain FP exceptions (depending on FPCR trap-enable qualifiers).,Examples: hardware IRQs, timer interrupts, inter-processor interrupts (IPIs), device completion interrupts, ASTs (Asynchronous System Traps).,Examples: ITB\/DTB miss, access violation, alignment fault, privileged instruction violation, illegal instruction, arithmetic exception, floating-point exception.,Faults are synchronous events caused by instruction execution. They are detected during execution, associated with a specific instruction, prevent instruction completion, and are delivered precisely.,Interrupts are asynchronous events originating outside the instruction stream. They are sampled between instructions, masked by processor state (IPL, CM), may be deferred, and do not invalidate the current instruction.,See Also: exceptionLib\/PendingEventKind.h; exceptionLib\/ExceptionClass_EV6.h.,Traps are synchronous, instruction-related events that occur after instruction completion. They occur at instruction retirement boundaries, require TRAPB for precise ordering, and are architecturally visible after the instruction commits.",
hmTitle:"7.2 Terminology and Classification",
hmDescription:"Alpha distinguishes multiple classes of exceptional events. The emulator models these distinctions explicitly through the PendingEventKind enumeration and the...",
hmPrevLink:"7_1-purpose-of-this-chapter.html",
hmNextLink:"chapter-7_3-exception-detectio.html",
hmParentLink:"chapter-7---interrupt-and-ipi-.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-7---interrupt-and-ipi-.html\">Chapter 7 - Exceptions, Faults, and Interrupts<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 7 - Exceptions, Faults, and Interrupts > 7.2 Terminology and Classification",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">7.2 Terminology and Classification<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">Alpha distinguishes multiple classes of exceptional events. The emulator models these distinctions explicitly through the PendingEventKind enumeration and the ExceptionClass_EV6 classification system.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">7.2.1 Faults<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Faults are synchronous events caused by instruction execution. They are detected during execution, associated with a specific instruction, prevent instruction completion, and are delivered precisely.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Examples: ITB\/DTB miss, access violation, alignment fault, privileged instruction violation, illegal instruction, arithmetic exception, floating-point exception.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">7.2.2 Traps<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Traps are synchronous, instruction-related events that occur after instruction completion. They occur at instruction retirement boundaries, require TRAPB for precise ordering, and are architecturally visible after the instruction commits.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Examples: arithmetic traps (overflow, divide by zero), certain FP exceptions (depending on FPCR trap-enable qualifiers).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">7.2.3 Interrupts<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Interrupts are asynchronous events originating outside the instruction stream. They are sampled between instructions, masked by processor state (IPL, CM), may be deferred, and do not invalidate the current instruction.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Examples: hardware IRQs, timer interrupts, inter-processor interrupts (IPIs), device completion interrupts, ASTs (Asynchronous System Traps).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">7.2.4 PendingEventKind Enumeration<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Every event entering the FaultDispatcher is classified by PendingEventKind:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">enum&nbsp;class&nbsp;PendingEventKind&nbsp;:&nbsp;quint8&nbsp;{<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;None&nbsp;=&nbsp;0,<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Exception,&nbsp;\/\/&nbsp;Synchronous&nbsp;fault\/trap<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Interrupt,&nbsp;\/\/&nbsp;Asynchronous&nbsp;interrupt<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Ast,&nbsp;\/\/&nbsp;Asynchronous&nbsp;System&nbsp;Trap<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;MachineCheck,&nbsp;\/\/&nbsp;Machine&nbsp;check<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;Reset,&nbsp;\/\/&nbsp;Reset\/wakeup<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;PalCall&nbsp;\/\/&nbsp;CALL_PAL&nbsp;event<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">};<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: exceptionLib\/PendingEventKind.h; exceptionLib\/ExceptionClass_EV6.h.<\/span><\/p>\n\r"
})
