###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID lib-33034.eos.ncsu.edu)
#  Generated on:      Mon May  5 19:50:49 2014
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin memctl_v4/U_miu/U_dmc_data_cnt_reg_3_/CK 
Endpoint:   memctl_v4/U_miu/U_dmc_data_cnt_reg_3_/D (^) checked with  leading 
edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dmc_data_cnt_reg_3_/Q (^) triggered by  leading 
edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.166
  Arrival Time                  0.313
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                              | HCLK ^       |           | 0.120 |       |   0.000 |   -0.147 | 
     | HCLK__L1_I0                                  | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.146 | 
     | HCLK__L2_I0                                  | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.081 | 
     | HCLK__L3_I0                                  | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.052 | 
     | HCLK__L4_I3                                  | A ^ -> ZN v  | INV_X32   | 0.009 | 0.017 |   0.113 |   -0.035 | 
     | HCLK__L5_I12                                 | A v -> ZN ^  | INV_X16   | 0.024 | 0.032 |   0.145 |   -0.002 | 
     | memctl_v4/U_miu/U_dmc_data_cnt_reg_3_        | CK ^ -> Q ^  | DFFR_X1   | 0.014 | 0.067 |   0.212 |    0.065 | 
     | memctl_v4/U_miu/FE_PHC1228_U_dmc_data_cnt_3_ | A ^ -> Z ^   | CLKBUF_X1 | 0.009 | 0.024 |   0.236 |    0.089 | 
     | memctl_v4/U_miu/U71                          | B1 ^ -> ZN v | AOI22_X1  | 0.013 | 0.021 |   0.257 |    0.110 | 
     | memctl_v4/U_miu/U72                          | A v -> ZN ^  | INV_X1    | 0.018 | 0.026 |   0.283 |    0.136 | 
     | memctl_v4/U_miu/U_dmc_U42                    | B1 ^ -> ZN v | AOI21_X2  | 0.009 | 0.015 |   0.298 |    0.151 | 
     | memctl_v4/U_miu/U_dmc_U41                    | A1 v -> ZN ^ | NOR2_X2   | 0.011 | 0.015 |   0.313 |    0.166 | 
     | memctl_v4/U_miu/U_dmc_data_cnt_reg_3_        | D ^          | DFFR_X1   | 0.011 | 0.000 |   0.313 |    0.166 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                       | HCLK ^      |         | 0.120 |       |   0.000 |    0.147 | 
     | HCLK__L1_I0                           | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.149 | 
     | HCLK__L2_I0                           | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.213 | 
     | HCLK__L3_I0                           | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.243 | 
     | HCLK__L4_I3                           | A ^ -> ZN v | INV_X32 | 0.009 | 0.017 |   0.113 |    0.260 | 
     | HCLK__L5_I12                          | A v -> ZN ^ | INV_X16 | 0.024 | 0.032 |   0.145 |    0.292 | 
     | memctl_v4/U_miu/U_dmc_data_cnt_reg_3_ | CK ^        | DFFR_X1 | 0.024 | 0.001 |   0.146 |    0.294 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_cortexm0ds/u_logic/Aok2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Aok2z4_reg/D  (^) checked with  leading edge 
of 'clock'
Beginpoint: u_cortexm0ds/u_logic/Sgj2z4_reg/QN (v) triggered by  leading edge 
of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.143
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.186
  Arrival Time                  0.335
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | HCLK ^       |           | 0.120 |       |   0.000 |   -0.149 | 
     | HCLK__L1_I0                          | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.147 | 
     | HCLK__L2_I0                          | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.083 | 
     | HCLK__L3_I0                          | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.053 | 
     | HCLK__L4_I2                          | A ^ -> ZN v  | INV_X32   | 0.009 | 0.019 |   0.114 |   -0.035 | 
     | HCLK__L5_I9                          | A v -> ZN ^  | INV_X16   | 0.021 | 0.027 |   0.141 |   -0.008 | 
     | u_cortexm0ds/u_logic/Sgj2z4_reg      | CK ^ -> QN v | DFFR_X1   | 0.011 | 0.052 |   0.193 |    0.045 | 
     | u_cortexm0ds/u_logic/U4260           | A v -> ZN ^  | INV_X2    | 0.008 | 0.013 |   0.206 |    0.057 | 
     | u_cortexm0ds/u_logic/FE_OFC80_n16856 | A ^ -> ZN v  | INV_X4    | 0.005 | 0.008 |   0.214 |    0.065 | 
     | u_cortexm0ds/u_logic/FE_OFC81_n16856 | A v -> ZN ^  | INV_X4    | 0.052 | 0.052 |   0.266 |    0.117 | 
     | u_cortexm0ds/u_logic/U1221           | A2 ^ -> ZN v | NAND3_X1  | 0.019 | 0.027 |   0.293 |    0.144 | 
     | u_cortexm0ds/u_logic/U1219           | A v -> ZN ^  | OAI211_X1 | 0.028 | 0.042 |   0.335 |    0.186 | 
     | u_cortexm0ds/u_logic/Aok2z4_reg      | D ^          | DFFR_X1   | 0.028 | 0.000 |   0.335 |    0.186 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.149 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.151 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.215 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.244 | 
     | HCLK__L4_I2                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.114 |    0.263 | 
     | HCLK__L5_I9                     | A v -> ZN ^ | INV_X16 | 0.021 | 0.027 |   0.141 |    0.290 | 
     | u_cortexm0ds/u_logic/Aok2z4_reg | CK ^        | DFFR_X1 | 0.021 | 0.002 |   0.143 |    0.292 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin memctl_v4/U_miu/miu_rd_data_reg_reg_31_/CK 
Endpoint:   memctl_v4/U_miu/miu_rd_data_reg_reg_31_/D       (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_cr_sdram_data_width_reg_0_/QN (v) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.152
+ Hold                          0.054
+ Phase Shift                   0.000
= Required Time                 0.205
  Arrival Time                  0.354
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | HCLK ^       |          | 0.120 |       |   0.000 |   -0.149 | 
     | HCLK__L1_I0                                  | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.147 | 
     | HCLK__L2_I0                                  | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.083 | 
     | HCLK__L3_I0                                  | A v -> ZN ^  | INV_X32  | 0.021 | 0.029 |   0.095 |   -0.054 | 
     | HCLK__L4_I4                                  | A ^ -> ZN v  | INV_X32  | 0.012 | 0.016 |   0.112 |   -0.037 | 
     | HCLK__L5_I17                                 | A v -> ZN ^  | INV_X16  | 0.024 | 0.037 |   0.149 |   -0.000 | 
     | memctl_v4/U_miu/U_cr_sdram_data_width_reg_0_ | CK ^ -> QN v | DFFS_X2  | 0.020 | 0.075 |   0.224 |    0.075 | 
     | memctl_v4/U_miu/U_cr_U20                     | B2 v -> ZN ^ | AOI21_X1 | 0.031 | 0.055 |   0.279 |    0.130 | 
     | memctl_v4/U_miu/U_cr_U21                     | A ^ -> ZN v  | INV_X1   | 0.019 | 0.028 |   0.307 |    0.158 | 
     | memctl_v4/U_miu/U_cr_U92                     | A2 v -> ZN ^ | NOR2_X1  | 0.033 | 0.047 |   0.354 |    0.205 | 
     | memctl_v4/U_miu/miu_rd_data_reg_reg_31_      | D ^          | DFFR_X1  | 0.033 | 0.000 |   0.354 |    0.205 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                         | HCLK ^      |         | 0.120 |       |   0.000 |    0.149 | 
     | HCLK__L1_I0                             | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.151 | 
     | HCLK__L2_I0                             | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.215 | 
     | HCLK__L3_I0                             | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.245 | 
     | HCLK__L4_I4                             | A ^ -> ZN v | INV_X32 | 0.012 | 0.016 |   0.112 |    0.261 | 
     | HCLK__L5_I17                            | A v -> ZN ^ | INV_X16 | 0.024 | 0.037 |   0.149 |    0.298 | 
     | memctl_v4/U_miu/miu_rd_data_reg_reg_31_ | CK ^        | DFFR_X1 | 0.024 | 0.003 |   0.152 |    0.301 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_1__3_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_1__3_/D  (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_1__3_/QN (v) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.147
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.165
  Arrival Time                  0.316
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | HCLK ^       |         | 0.120 |       |   0.000 |   -0.150 | 
     | HCLK__L1_I0                                | A ^ -> ZN v  | INV_X32 | 0.024 | 0.002 |   0.002 |   -0.149 | 
     | HCLK__L2_I0                                | A v -> Z v   | BUF_X8  | 0.020 | 0.064 |   0.066 |   -0.084 | 
     | HCLK__L3_I1                                | A v -> ZN ^  | INV_X32 | 0.016 | 0.025 |   0.091 |   -0.059 | 
     | HCLK__L4_I6                                | A ^ -> ZN v  | INV_X32 | 0.010 | 0.019 |   0.110 |   -0.040 | 
     | HCLK__L5_I29                               | A v -> ZN ^  | INV_X16 | 0.027 | 0.035 |   0.145 |   -0.005 | 
     | memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_1__3_ | CK ^ -> QN v | DFFR_X1 | 0.012 | 0.053 |   0.198 |    0.048 | 
     | memctl_v4/U_miu/U_dsdc_U1548               | A2 v -> ZN ^ | NOR2_X2 | 0.009 | 0.018 |   0.216 |    0.066 | 
     | memctl_v4/U_miu/FE_PHC1487_U_dsdc_n1194    | A ^ -> Z ^   | BUF_X32 | 0.018 | 0.072 |   0.288 |    0.138 | 
     | memctl_v4/U_miu/U_dsdc_U2166               | B ^ -> Z ^   | MUX2_X2 | 0.008 | 0.028 |   0.316 |    0.165 | 
     | memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_1__3_ | D ^          | DFFR_X1 | 0.008 | 0.000 |   0.316 |    0.165 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |             |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                            | HCLK ^      |         | 0.120 |       |   0.000 |    0.150 | 
     | HCLK__L1_I0                                | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.152 | 
     | HCLK__L2_I0                                | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.217 | 
     | HCLK__L3_I1                                | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.242 | 
     | HCLK__L4_I6                                | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.261 | 
     | HCLK__L5_I29                               | A v -> ZN ^ | INV_X16 | 0.027 | 0.035 |   0.145 |    0.296 | 
     | memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_1__3_ | CK ^        | DFFR_X1 | 0.027 | 0.001 |   0.147 |    0.297 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin memctl_v4/U_miu/U_addrdec_bcawp_reg_2_/CK 
Endpoint:   memctl_v4/U_miu/U_addrdec_bcawp_reg_2_/D (^) checked with  leading 
edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_cr_sconr_reg_10_/Q     (^) triggered by  leading 
edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.167
  Arrival Time                  0.317
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | HCLK ^       |          | 0.120 |       |   0.000 |   -0.151 | 
     | HCLK__L1_I0                            | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.149 | 
     | HCLK__L2_I0                            | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.085 | 
     | HCLK__L3_I1                            | A v -> ZN ^  | INV_X32  | 0.016 | 0.025 |   0.091 |   -0.060 | 
     | HCLK__L4_I7                            | A ^ -> ZN v  | INV_X32  | 0.013 | 0.017 |   0.109 |   -0.042 | 
     | HCLK__L5_I32                           | A v -> ZN ^  | INV_X16  | 0.025 | 0.036 |   0.145 |   -0.006 | 
     | memctl_v4/U_miu/U_cr_sconr_reg_10_     | CK ^ -> Q ^  | DFFS_X2  | 0.036 | 0.091 |   0.236 |    0.085 | 
     | memctl_v4/U_miu/U_addrdec_U73          | A2 ^ -> ZN v | NAND2_X1 | 0.015 | 0.027 |   0.263 |    0.112 | 
     | memctl_v4/U_miu/U_addrdec_U113         | A2 v -> ZN ^ | NAND2_X2 | 0.010 | 0.022 |   0.284 |    0.134 | 
     | memctl_v4/U_miu/U_addrdec_U46          | B2 ^ -> ZN v | OAI21_X1 | 0.011 | 0.019 |   0.304 |    0.153 | 
     | memctl_v4/U_miu/U_addrdec_U38          | A v -> ZN ^  | INV_X2   | 0.008 | 0.014 |   0.317 |    0.166 | 
     | memctl_v4/U_miu/U_addrdec_bcawp_reg_2_ | D ^          | DFFR_X2  | 0.008 | 0.000 |   0.317 |    0.167 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                        | HCLK ^      |         | 0.120 |       |   0.000 |    0.151 | 
     | HCLK__L1_I0                            | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.152 | 
     | HCLK__L2_I0                            | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.217 | 
     | HCLK__L3_I1                            | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.242 | 
     | HCLK__L4_I7                            | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.108 |    0.259 | 
     | HCLK__L5_I34                           | A v -> ZN ^ | INV_X16 | 0.022 | 0.035 |   0.144 |    0.295 | 
     | memctl_v4/U_miu/U_addrdec_bcawp_reg_2_ | CK ^        | DFFR_X2 | 0.022 | 0.004 |   0.148 |    0.298 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_bm_bank_status_reg_1_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_bm_bank_status_reg_1_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_bm_bank_status_reg_1_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.332
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | HCLK ^       |          | 0.120 |       |   0.000 |   -0.151 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.149 | 
     | HCLK__L2_I0                                        | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.085 | 
     | HCLK__L3_I1                                        | A v -> ZN ^  | INV_X32  | 0.016 | 0.025 |   0.091 |   -0.060 | 
     | HCLK__L4_I6                                        | A ^ -> ZN v  | INV_X32  | 0.010 | 0.019 |   0.110 |   -0.041 | 
     | HCLK__L5_I29                                       | A v -> ZN ^  | INV_X16  | 0.027 | 0.035 |   0.145 |   -0.005 | 
     | memctl_v4/U_miu/U_dsdc_bm_bank_status_reg_1_       | CK ^ -> Q ^  | DFFR_X1  | 0.010 | 0.063 |   0.209 |    0.058 | 
     | memctl_v4/U_miu/FE_PHC1593_U_dsdc_bm_bank_status_1 | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.073 |   0.282 |    0.131 | 
     | _                                                  |              |          |       |       |         |          | 
     | memctl_v4/U_miu/U_dsdc_U366                        | A2 ^ -> ZN v | NAND2_X1 | 0.009 | 0.016 |   0.298 |    0.147 | 
     | memctl_v4/U_miu/U_dsdc_U252                        | B2 v -> ZN ^ | OAI21_X1 | 0.023 | 0.034 |   0.332 |    0.181 | 
     | memctl_v4/U_miu/U_dsdc_bm_bank_status_reg_1_       | D ^          | DFFR_X1  | 0.023 | 0.000 |   0.332 |    0.181 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                              | HCLK ^      |         | 0.120 |       |   0.000 |    0.151 | 
     | HCLK__L1_I0                                  | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.152 | 
     | HCLK__L2_I0                                  | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.217 | 
     | HCLK__L3_I1                                  | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.242 | 
     | HCLK__L4_I6                                  | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.261 | 
     | HCLK__L5_I29                                 | A v -> ZN ^ | INV_X16 | 0.027 | 0.035 |   0.145 |    0.296 | 
     | memctl_v4/U_miu/U_dsdc_bm_bank_status_reg_1_ | CK ^        | DFFR_X1 | 0.027 | 0.002 |   0.148 |    0.298 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin memctl_v4/U_hiu/U_ctl_fr_prv_1wrap_reg/CK 
Endpoint:   memctl_v4/U_hiu/U_ctl_fr_prv_1wrap_reg/D  (^) checked with  leading 
edge of 'clock'
Beginpoint: memctl_v4/U_hiu/U_afifo_f_clr_pers_reg/QN (v) triggered by  leading 
edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.147
+ Hold                          0.022
+ Phase Shift                   0.000
= Required Time                 0.168
  Arrival Time                  0.319
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | HCLK ^       |          | 0.120 |       |   0.000 |   -0.151 | 
     | HCLK__L1_I0                            | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.149 | 
     | HCLK__L2_I0                            | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.085 | 
     | HCLK__L3_I1                            | A v -> ZN ^  | INV_X32  | 0.016 | 0.025 |   0.091 |   -0.060 | 
     | HCLK__L4_I7                            | A ^ -> ZN v  | INV_X32  | 0.013 | 0.017 |   0.109 |   -0.042 | 
     | HCLK__L5_I35                           | A v -> ZN ^  | INV_X16  | 0.024 | 0.036 |   0.145 |   -0.006 | 
     | memctl_v4/U_hiu/U_afifo_f_clr_pers_reg | CK ^ -> QN v | DFFR_X1  | 0.011 | 0.053 |   0.197 |    0.046 | 
     | memctl_v4/U_hiu/U_afifo_U299           | A2 v -> ZN ^ | NAND2_X2 | 0.009 | 0.016 |   0.213 |    0.062 | 
     | memctl_v4/U_hiu/FE_PHC798_U_afifo_n259 | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.073 |   0.286 |    0.136 | 
     | memctl_v4/U_hiu/U_afifo_U194           | A ^ -> ZN v  | INV_X4   | 0.010 | 0.014 |   0.300 |    0.149 | 
     | memctl_v4/U_hiu/U_ctl_U257             | A1 v -> ZN ^ | NOR2_X2  | 0.014 | 0.019 |   0.319 |    0.168 | 
     | memctl_v4/U_hiu/U_ctl_fr_prv_1wrap_reg | D ^          | DFFR_X2  | 0.014 | 0.000 |   0.319 |    0.168 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                        | HCLK ^      |         | 0.120 |       |   0.000 |    0.151 | 
     | HCLK__L1_I0                            | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.153 | 
     | HCLK__L2_I0                            | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.217 | 
     | HCLK__L3_I1                            | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.242 | 
     | HCLK__L4_I7                            | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.259 | 
     | HCLK__L5_I35                           | A v -> ZN ^ | INV_X16 | 0.024 | 0.036 |   0.145 |    0.296 | 
     | memctl_v4/U_hiu/U_ctl_fr_prv_1wrap_reg | CK ^        | DFFR_X2 | 0.024 | 0.002 |   0.147 |    0.298 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin memctl_v4/U_miu/U_cr_open_banks_o_reg_2_/CK 
Endpoint:   memctl_v4/U_miu/U_cr_open_banks_o_reg_2_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_cr_sctlr_reg_14_/Q       (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.168
  Arrival Time                  0.319
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | HCLK ^       |          | 0.120 |       |   0.000 |   -0.151 | 
     | HCLK__L1_I0                               | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.149 | 
     | HCLK__L2_I0                               | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.085 | 
     | HCLK__L3_I0                               | A v -> ZN ^  | INV_X32  | 0.021 | 0.029 |   0.095 |   -0.056 | 
     | HCLK__L4_I3                               | A ^ -> ZN v  | INV_X32  | 0.009 | 0.017 |   0.113 |   -0.038 | 
     | HCLK__L5_I11                              | A v -> ZN ^  | INV_X16  | 0.024 | 0.029 |   0.141 |   -0.010 | 
     | memctl_v4/U_miu/U_cr_sctlr_reg_14_        | CK ^ -> Q ^  | DFFR_X1  | 0.012 | 0.065 |   0.207 |    0.056 | 
     | memctl_v4/U_miu/FE_PHC1150_U_cr_sctlr_14_ | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.073 |   0.280 |    0.129 | 
     | memctl_v4/U_miu/U_cr_U165                 | B1 ^ -> ZN v | OAI21_X1 | 0.013 | 0.024 |   0.304 |    0.153 | 
     | memctl_v4/U_miu/U_cr_U162                 | A v -> ZN ^  | INV_X2   | 0.009 | 0.015 |   0.319 |    0.168 | 
     | memctl_v4/U_miu/U_cr_open_banks_o_reg_2_  | D ^          | DFFR_X2  | 0.009 | 0.000 |   0.319 |    0.168 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                          | HCLK ^      |         | 0.120 |       |   0.000 |    0.151 | 
     | HCLK__L1_I0                              | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.153 | 
     | HCLK__L2_I0                              | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.217 | 
     | HCLK__L3_I0                              | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.246 | 
     | HCLK__L4_I3                              | A ^ -> ZN v | INV_X32 | 0.009 | 0.017 |   0.113 |    0.264 | 
     | HCLK__L5_I11                             | A v -> ZN ^ | INV_X16 | 0.024 | 0.029 |   0.141 |    0.292 | 
     | memctl_v4/U_miu/U_cr_open_banks_o_reg_2_ | CK ^        | DFFR_X2 | 0.024 | 0.007 |   0.148 |    0.299 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin memctl_v4/U_miu/U_refctl_count_reg_6_/CK 
Endpoint:   memctl_v4/U_miu/U_refctl_count_reg_6_/D  (^) checked with  leading 
edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_refctl_count_reg_4_/QN (v) triggered by  leading 
edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.145
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.168
  Arrival Time                  0.319
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                       | HCLK ^       |          | 0.120 |       |   0.000 |   -0.151 | 
     | HCLK__L1_I0                           | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.149 | 
     | HCLK__L2_I0                           | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.085 | 
     | HCLK__L3_I1                           | A v -> ZN ^  | INV_X32  | 0.016 | 0.025 |   0.091 |   -0.060 | 
     | HCLK__L4_I7                           | A ^ -> ZN v  | INV_X32  | 0.013 | 0.017 |   0.109 |   -0.043 | 
     | HCLK__L5_I36                          | A v -> ZN ^  | INV_X16  | 0.024 | 0.035 |   0.144 |   -0.007 | 
     | memctl_v4/U_miu/U_refctl_count_reg_4_ | CK ^ -> QN v | DFFR_X1  | 0.022 | 0.070 |   0.213 |    0.062 | 
     | memctl_v4/U_miu/U_refctl_U133         | A1 v -> ZN ^ | NOR2_X2  | 0.017 | 0.028 |   0.241 |    0.090 | 
     | memctl_v4/U_miu/U_refctl_U132         | A ^ -> ZN v  | INV_X4   | 0.007 | 0.008 |   0.250 |    0.098 | 
     | memctl_v4/U_miu/U_refctl_U131         | A2 v -> ZN ^ | NOR2_X2  | 0.018 | 0.027 |   0.276 |    0.125 | 
     | memctl_v4/U_miu/U_refctl_U51          | B1 ^ -> ZN v | OAI21_X1 | 0.009 | 0.017 |   0.293 |    0.142 | 
     | memctl_v4/U_miu/U_refctl_U40          | A2 v -> ZN ^ | NOR2_X1  | 0.016 | 0.026 |   0.319 |    0.168 | 
     | memctl_v4/U_miu/U_refctl_count_reg_6_ | D ^          | DFFR_X1  | 0.016 | 0.000 |   0.319 |    0.168 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                       | HCLK ^      |         | 0.120 |       |   0.000 |    0.151 | 
     | HCLK__L1_I0                           | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.153 | 
     | HCLK__L2_I0                           | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.217 | 
     | HCLK__L3_I1                           | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.242 | 
     | HCLK__L4_I7                           | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.260 | 
     | HCLK__L5_I36                          | A v -> ZN ^ | INV_X16 | 0.024 | 0.035 |   0.144 |    0.295 | 
     | memctl_v4/U_miu/U_refctl_count_reg_6_ | CK ^        | DFFR_X1 | 0.024 | 0.002 |   0.145 |    0.296 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_
reg_0__4_/CK 
Endpoint:   memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__4_/D (^) 
checked with  leading edge of 'clock'
Beginpoint: memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_4_/QN           (v) 
triggered by  leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.145
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.164
  Arrival Time                  0.316
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                    | HCLK ^       |           | 0.120 |       |   0.000 |   -0.152 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.150 | 
     | HCLK__L2_I0                                        | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.086 | 
     | HCLK__L3_I1                                        | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.061 | 
     | HCLK__L4_I7                                        | A ^ -> ZN v  | INV_X32   | 0.013 | 0.017 |   0.109 |   -0.043 | 
     | HCLK__L5_I36                                       | A v -> ZN ^  | INV_X16   | 0.024 | 0.035 |   0.144 |   -0.008 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_4_      | CK ^ -> QN v | DFFR_X2   | 0.011 | 0.054 |   0.197 |    0.045 | 
     | memctl_v4/U_hiu/FE_PHC1847_U_afifo_U_acore_n181    | A v -> Z v   | CLKBUF_X1 | 0.028 | 0.051 |   0.248 |    0.096 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_U78     | A2 v -> ZN ^ | AOI22_X2  | 0.012 | 0.024 |   0.273 |    0.121 | 
     | memctl_v4/U_hiu/FE_PHC3158_U_afifo_U_acore_U_sub_f | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.044 |   0.316 |    0.164 | 
     | ifo_n318                                           |              |           |       |       |         |          | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg | D ^          | DFFR_X1   | 0.010 | 0.000 |   0.316 |    0.164 | 
     | _0__4_                                             |              |           |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                                    | HCLK ^      |         | 0.120 |       |   0.000 |    0.152 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.154 | 
     | HCLK__L2_I0                                        | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.218 | 
     | HCLK__L3_I1                                        | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.243 | 
     | HCLK__L4_I7                                        | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.260 | 
     | HCLK__L5_I36                                       | A v -> ZN ^ | INV_X16 | 0.024 | 0.035 |   0.144 |    0.295 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg | CK ^        | DFFR_X1 | 0.024 | 0.002 |   0.145 |    0.297 | 
     | _0__4_                                             |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_cortexm0ds/u_logic/Zcn2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Zcn2z4_reg/D  (^) checked with  leading edge 
of 'clock'
Beginpoint: u_cortexm0ds/u_logic/Zcn2z4_reg/QN (v) triggered by  leading edge 
of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.147
+ Hold                          0.031
+ Phase Shift                   0.000
= Required Time                 0.178
  Arrival Time                  0.330
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |          |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                 | HCLK ^       |          | 0.120 |       |   0.000 |   -0.152 | 
     | HCLK__L1_I0                     | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.150 | 
     | HCLK__L2_I0                     | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.086 | 
     | HCLK__L3_I0                     | A v -> ZN ^  | INV_X32  | 0.021 | 0.029 |   0.095 |   -0.057 | 
     | HCLK__L4_I2                     | A ^ -> ZN v  | INV_X32  | 0.009 | 0.019 |   0.114 |   -0.038 | 
     | HCLK__L5_I9                     | A v -> ZN ^  | INV_X16  | 0.021 | 0.027 |   0.141 |   -0.011 | 
     | u_cortexm0ds/u_logic/Zcn2z4_reg | CK ^ -> QN v | DFFS_X1  | 0.065 | 0.129 |   0.270 |    0.118 | 
     | u_cortexm0ds/u_logic/U1582      | B1 v -> ZN ^ | OAI22_X1 | 0.022 | 0.060 |   0.330 |    0.178 | 
     | u_cortexm0ds/u_logic/Zcn2z4_reg | D ^          | DFFS_X1  | 0.022 | 0.000 |   0.330 |    0.178 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.152 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.154 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.218 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.248 | 
     | HCLK__L4_I2                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.114 |    0.266 | 
     | HCLK__L5_I9                     | A v -> ZN ^ | INV_X16 | 0.021 | 0.027 |   0.141 |    0.293 | 
     | u_cortexm0ds/u_logic/Zcn2z4_reg | CK ^        | DFFS_X1 | 0.022 | 0.006 |   0.147 |    0.299 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin memctl_v4/U_miu/miu_rd_data_reg_reg_27_/CK 
Endpoint:   memctl_v4/U_miu/miu_rd_data_reg_reg_27_/D       (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_cr_sdram_data_width_reg_0_/QN (v) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.152
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.198
  Arrival Time                  0.351
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                              | HCLK ^       |          | 0.120 |       |   0.000 |   -0.152 | 
     | HCLK__L1_I0                                  | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.151 | 
     | HCLK__L2_I0                                  | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.086 | 
     | HCLK__L3_I0                                  | A v -> ZN ^  | INV_X32  | 0.021 | 0.029 |   0.095 |   -0.057 | 
     | HCLK__L4_I4                                  | A ^ -> ZN v  | INV_X32  | 0.012 | 0.016 |   0.112 |   -0.041 | 
     | HCLK__L5_I17                                 | A v -> ZN ^  | INV_X16  | 0.024 | 0.037 |   0.149 |   -0.004 | 
     | memctl_v4/U_miu/U_cr_sdram_data_width_reg_0_ | CK ^ -> QN v | DFFS_X2  | 0.020 | 0.075 |   0.224 |    0.072 | 
     | memctl_v4/U_miu/U_cr_U20                     | B2 v -> ZN ^ | AOI21_X1 | 0.031 | 0.055 |   0.279 |    0.127 | 
     | memctl_v4/U_miu/U_cr_U21                     | A ^ -> ZN v  | INV_X1   | 0.019 | 0.028 |   0.307 |    0.155 | 
     | memctl_v4/U_miu/U_cr_U59                     | A2 v -> ZN ^ | NOR2_X1  | 0.029 | 0.043 |   0.350 |    0.198 | 
     | memctl_v4/U_miu/miu_rd_data_reg_reg_27_      | D ^          | DFFR_X1  | 0.029 | 0.000 |   0.351 |    0.198 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                         | HCLK ^      |         | 0.120 |       |   0.000 |    0.153 | 
     | HCLK__L1_I0                             | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.154 | 
     | HCLK__L2_I0                             | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.219 | 
     | HCLK__L3_I0                             | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.248 | 
     | HCLK__L4_I4                             | A ^ -> ZN v | INV_X32 | 0.012 | 0.016 |   0.112 |    0.264 | 
     | HCLK__L5_I17                            | A v -> ZN ^ | INV_X16 | 0.024 | 0.037 |   0.149 |    0.301 | 
     | memctl_v4/U_miu/miu_rd_data_reg_reg_27_ | CK ^        | DFFR_X1 | 0.024 | 0.003 |   0.152 |    0.304 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_3_/
CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_3_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_3_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.025
+ Phase Shift                   0.000
= Required Time                 0.173
  Arrival Time                  0.325
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | HCLK ^       |          | 0.120 |       |   0.000 |   -0.153 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.151 | 
     | HCLK__L2_I0                                        | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.086 | 
     | HCLK__L3_I1                                        | A v -> ZN ^  | INV_X32  | 0.016 | 0.025 |   0.091 |   -0.061 | 
     | HCLK__L4_I6                                        | A ^ -> ZN v  | INV_X32  | 0.010 | 0.019 |   0.110 |   -0.042 | 
     | HCLK__L5_I31                                       | A v -> ZN ^  | INV_X16  | 0.025 | 0.032 |   0.142 |   -0.011 | 
     | memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_3_      | CK ^ -> Q ^  | DFFR_X1  | 0.009 | 0.065 |   0.207 |    0.054 | 
     | memctl_v4/U_miu/FE_PHC1153_U_dsdc_cas_latency_cnt_ | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.072 |   0.279 |    0.127 | 
     | 3_                                                 |              |          |       |       |         |          | 
     | memctl_v4/U_miu/U_dsdc_U171                        | A3 ^ -> ZN v | NAND3_X1 | 0.010 | 0.019 |   0.298 |    0.145 | 
     | memctl_v4/U_miu/U_dsdc_U172                        | A v -> ZN ^  | OAI21_X1 | 0.019 | 0.028 |   0.325 |    0.173 | 
     | memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_3_      | D ^          | DFFR_X1  | 0.019 | 0.000 |   0.325 |    0.173 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                               | HCLK ^      |         | 0.120 |       |   0.000 |    0.153 | 
     | HCLK__L1_I0                                   | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.154 | 
     | HCLK__L2_I0                                   | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.219 | 
     | HCLK__L3_I1                                   | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.244 | 
     | HCLK__L4_I6                                   | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.263 | 
     | HCLK__L5_I31                                  | A v -> ZN ^ | INV_X16 | 0.025 | 0.032 |   0.142 |    0.295 | 
     | memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_3_ | CK ^        | DFFR_X1 | 0.025 | 0.006 |   0.148 |    0.300 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin memctl_v4/U_miu/U_cr_sdram_data_width_reg_0_/
CK 
Endpoint:   memctl_v4/U_miu/U_cr_sdram_data_width_reg_0_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_cr_sconr_reg_13_/Q           (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.156
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.178
  Arrival Time                  0.331
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                                    | HCLK ^      |           | 0.120 |       |   0.000 |   -0.153 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.151 | 
     | HCLK__L2_I0                                        | A v -> Z v  | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.087 | 
     | HCLK__L3_I0                                        | A v -> ZN ^ | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.057 | 
     | HCLK__L4_I3                                        | A ^ -> ZN v | INV_X32   | 0.009 | 0.017 |   0.113 |   -0.040 | 
     | HCLK__L5_I10                                       | A v -> ZN ^ | INV_X16   | 0.024 | 0.028 |   0.141 |   -0.012 | 
     | memctl_v4/U_miu/U_cr_sconr_reg_13_                 | CK ^ -> Q ^ | DFFS_X2   | 0.007 | 0.060 |   0.201 |    0.049 | 
     | memctl_v4/U_miu/FE_PHC3111_cr_s_data_width_early_0 | A ^ -> Z ^  | CLKBUF_X1 | 0.009 | 0.021 |   0.222 |    0.070 | 
     | _                                                  |             |           |       |       |         |          | 
     | memctl_v4/U_miu/FE_PHC1475_cr_s_data_width_early_0 | A ^ -> Z ^  | BUF_X32   | 0.018 | 0.073 |   0.295 |    0.143 | 
     | _                                                  |             |           |       |       |         |          | 
     | memctl_v4/U_miu/U_cr_U168                          | A ^ -> Z ^  | MUX2_X1   | 0.012 | 0.035 |   0.331 |    0.178 | 
     | memctl_v4/U_miu/U_cr_sdram_data_width_reg_0_       | D ^         | DFFS_X2   | 0.012 | 0.000 |   0.331 |    0.178 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                              | HCLK ^      |         | 0.120 |       |   0.000 |    0.153 | 
     | HCLK__L1_I0                                  | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.154 | 
     | HCLK__L2_I0                                  | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.219 | 
     | HCLK__L3_I0                                  | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.248 | 
     | HCLK__L4_I4                                  | A ^ -> ZN v | INV_X32 | 0.012 | 0.016 |   0.112 |    0.264 | 
     | HCLK__L5_I17                                 | A v -> ZN ^ | INV_X16 | 0.024 | 0.037 |   0.149 |    0.302 | 
     | memctl_v4/U_miu/U_cr_sdram_data_width_reg_0_ | CK ^        | DFFS_X2 | 0.024 | 0.008 |   0.156 |    0.309 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_r_bm_close_bank_reg_2_/
CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_r_bm_close_bank_reg_2_/D   (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_addrdec_bank_addr_mask_reg_1_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.056
+ Phase Shift                   0.000
= Required Time                 0.203
  Arrival Time                  0.356
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                 | HCLK ^       |           | 0.120 |       |   0.000 |   -0.153 | 
     | HCLK__L1_I0                                     | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.151 | 
     | HCLK__L2_I0                                     | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.087 | 
     | HCLK__L3_I1                                     | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.062 | 
     | HCLK__L4_I7                                     | A ^ -> ZN v  | INV_X32   | 0.013 | 0.017 |   0.109 |   -0.045 | 
     | HCLK__L5_I34                                    | A v -> ZN ^  | INV_X16   | 0.022 | 0.035 |   0.144 |   -0.009 | 
     | memctl_v4/U_miu/U_addrdec_bank_addr_mask_reg_1_ | CK ^ -> Q ^  | DFFS_X2   | 0.007 | 0.056 |   0.200 |    0.047 | 
     | memctl_v4/U_miu/U_addrdec_U354                  | B ^ -> ZN v  | OAI211_X2 | 0.009 | 0.017 |   0.216 |    0.063 | 
     | memctl_v4/U_miu/U_addrdec_U267                  | A2 v -> ZN ^ | NOR3_X2   | 0.031 | 0.043 |   0.259 |    0.106 | 
     | memctl_v4/U_miu/U26                             | A ^ -> ZN v  | INV_X4    | 0.011 | 0.010 |   0.270 |    0.117 | 
     | memctl_v4/U_miu/U126                            | A v -> ZN ^  | INV_X4    | 0.019 | 0.026 |   0.296 |    0.143 | 
     | memctl_v4/U_miu/U_dsdc_U2066                    | A1 ^ -> ZN v | NAND2_X2  | 0.009 | 0.016 |   0.311 |    0.158 | 
     | memctl_v4/U_miu/U_dsdc_U906                     | A2 v -> ZN ^ | OAI22_X1  | 0.033 | 0.045 |   0.356 |    0.203 | 
     | memctl_v4/U_miu/U_dsdc_r_bm_close_bank_reg_2_   | D ^          | DFFR_X1   | 0.033 | 0.000 |   0.356 |    0.203 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                               | HCLK ^      |         | 0.120 |       |   0.000 |    0.153 | 
     | HCLK__L1_I0                                   | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.155 | 
     | HCLK__L2_I0                                   | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.219 | 
     | HCLK__L3_I1                                   | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.244 | 
     | HCLK__L4_I6                                   | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.263 | 
     | HCLK__L5_I29                                  | A v -> ZN ^ | INV_X16 | 0.027 | 0.035 |   0.145 |    0.298 | 
     | memctl_v4/U_miu/U_dsdc_r_bm_close_bank_reg_2_ | CK ^        | DFFR_X1 | 0.027 | 0.002 |   0.148 |    0.301 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_
reg_0__42_/CK 
Endpoint:   memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__42_/D (^) 
checked with  leading edge of 'clock'
Beginpoint: memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_42_/QN           (v) 
triggered by  leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.145
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.165
  Arrival Time                  0.318
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                    | HCLK ^       |           | 0.120 |       |   0.000 |   -0.153 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.152 | 
     | HCLK__L2_I0                                        | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.087 | 
     | HCLK__L3_I1                                        | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.062 | 
     | HCLK__L4_I7                                        | A ^ -> ZN v  | INV_X32   | 0.013 | 0.017 |   0.109 |   -0.045 | 
     | HCLK__L5_I38                                       | A v -> ZN ^  | INV_X16   | 0.024 | 0.037 |   0.145 |   -0.008 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_42_     | CK ^ -> QN v | DFFR_X2   | 0.011 | 0.055 |   0.200 |    0.047 | 
     | memctl_v4/U_hiu/FE_PHC1840_U_afifo_U_acore_n194    | A v -> Z v   | CLKBUF_X1 | 0.026 | 0.049 |   0.249 |    0.096 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_U75     | A2 v -> ZN ^ | AOI22_X2  | 0.013 | 0.025 |   0.274 |    0.121 | 
     | memctl_v4/U_hiu/FE_PHC3159_U_afifo_U_acore_U_sub_f | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.044 |   0.318 |    0.165 | 
     | ifo_n280                                           |              |           |       |       |         |          | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg | D ^          | DFFR_X1   | 0.010 | 0.000 |   0.318 |    0.165 | 
     | _0__42_                                            |              |           |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                                    | HCLK ^      |         | 0.120 |       |   0.000 |    0.153 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.155 | 
     | HCLK__L2_I0                                        | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.219 | 
     | HCLK__L3_I1                                        | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.244 | 
     | HCLK__L4_I7                                        | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.262 | 
     | HCLK__L5_I36                                       | A v -> ZN ^ | INV_X16 | 0.024 | 0.035 |   0.144 |    0.297 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg | CK ^        | DFFR_X1 | 0.024 | 0.002 |   0.145 |    0.299 | 
     | _0__42_                                            |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_bm_ras_cnt_max_reg_3_/
CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_bm_ras_cnt_max_reg_3_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_bm_ras_cnt_max_reg_3_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.026
+ Phase Shift                   0.000
= Required Time                 0.172
  Arrival Time                  0.326
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | HCLK ^       |          | 0.120 |       |   0.000 |   -0.153 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.152 | 
     | HCLK__L2_I0                                        | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.087 | 
     | HCLK__L3_I1                                        | A v -> ZN ^  | INV_X32  | 0.016 | 0.025 |   0.091 |   -0.062 | 
     | HCLK__L4_I6                                        | A ^ -> ZN v  | INV_X32  | 0.010 | 0.019 |   0.110 |   -0.043 | 
     | HCLK__L5_I28                                       | A v -> ZN ^  | INV_X16  | 0.024 | 0.032 |   0.142 |   -0.011 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_max_reg_3_       | CK ^ -> Q ^  | DFFR_X1  | 0.009 | 0.062 |   0.205 |    0.051 | 
     | memctl_v4/U_miu/FE_PHC841_U_dsdc_bm_ras_cnt_max_3_ | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.072 |   0.277 |    0.123 | 
     | memctl_v4/U_miu/U_dsdc_U138                        | A2 ^ -> ZN v | NAND2_X1 | 0.010 | 0.017 |   0.294 |    0.141 | 
     | memctl_v4/U_miu/U_dsdc_U140                        | B2 v -> ZN ^ | OAI21_X1 | 0.020 | 0.031 |   0.326 |    0.172 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_max_reg_3_       | D ^          | DFFR_X1  | 0.020 | 0.000 |   0.326 |    0.172 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                              | HCLK ^      |         | 0.120 |       |   0.000 |    0.153 | 
     | HCLK__L1_I0                                  | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.155 | 
     | HCLK__L2_I0                                  | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.219 | 
     | HCLK__L3_I1                                  | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.244 | 
     | HCLK__L4_I6                                  | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.264 | 
     | HCLK__L5_I28                                 | A v -> ZN ^ | INV_X16 | 0.024 | 0.032 |   0.142 |    0.296 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_max_reg_3_ | CK ^        | DFFR_X1 | 0.024 | 0.004 |   0.146 |    0.300 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_r_burst_size_reg_3_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_r_burst_size_reg_3_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_r_burst_size_reg_3_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.147
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.165
  Arrival Time                  0.319
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                   | HCLK ^       |           | 0.120 |       |   0.000 |   -0.154 | 
     | HCLK__L1_I0                                       | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.152 | 
     | HCLK__L2_I0                                       | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.087 | 
     | HCLK__L3_I1                                       | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.062 | 
     | HCLK__L4_I6                                       | A ^ -> ZN v  | INV_X32   | 0.010 | 0.019 |   0.110 |   -0.043 | 
     | HCLK__L5_I31                                      | A v -> ZN ^  | INV_X16   | 0.025 | 0.032 |   0.142 |   -0.012 | 
     | memctl_v4/U_miu/U_dsdc_r_burst_size_reg_3_        | CK ^ -> Q ^  | DFFR_X2   | 0.007 | 0.066 |   0.208 |    0.054 | 
     | memctl_v4/U_miu/FE_PHC1892_U_dsdc_r_burst_size_3_ | A ^ -> Z ^   | CLKBUF_X1 | 0.034 | 0.049 |   0.256 |    0.103 | 
     | memctl_v4/U_miu/U_dsdc_U405                       | A2 ^ -> ZN v | AOI22_X1  | 0.014 | 0.022 |   0.279 |    0.125 | 
     | memctl_v4/U_miu/U_dsdc_U384                       | A v -> ZN ^  | INV_X2    | 0.008 | 0.013 |   0.291 |    0.138 | 
     | memctl_v4/U_miu/FE_PHC3299_U_dsdc_n274            | A ^ -> Z ^   | BUF_X8    | 0.006 | 0.028 |   0.319 |    0.165 | 
     | memctl_v4/U_miu/U_dsdc_r_burst_size_reg_3_        | D ^          | DFFR_X2   | 0.006 | 0.000 |   0.319 |    0.165 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |             |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                            | HCLK ^      |         | 0.120 |       |   0.000 |    0.154 | 
     | HCLK__L1_I0                                | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.155 | 
     | HCLK__L2_I0                                | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.220 | 
     | HCLK__L3_I1                                | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.245 | 
     | HCLK__L4_I6                                | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.264 | 
     | HCLK__L5_I31                               | A v -> ZN ^ | INV_X16 | 0.025 | 0.032 |   0.142 |    0.296 | 
     | memctl_v4/U_miu/U_dsdc_r_burst_size_reg_3_ | CK ^        | DFFR_X2 | 0.025 | 0.005 |   0.147 |    0.300 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_ref_ack_reg/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_ref_ack_reg/D          (v) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_operation_cs_reg_0_/QN (v) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.163
  Arrival Time                  0.316
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | HCLK ^       |          | 0.120 |       |   0.000 |   -0.154 | 
     | HCLK__L1_I0                                | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.152 | 
     | HCLK__L2_I0                                | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.088 | 
     | HCLK__L3_I0                                | A v -> ZN ^  | INV_X32  | 0.021 | 0.029 |   0.095 |   -0.058 | 
     | HCLK__L4_I3                                | A ^ -> ZN v  | INV_X32  | 0.009 | 0.017 |   0.113 |   -0.041 | 
     | HCLK__L5_I12                               | A v -> ZN ^  | INV_X16  | 0.024 | 0.032 |   0.145 |   -0.009 | 
     | memctl_v4/U_miu/U_dsdc_operation_cs_reg_0_ | CK ^ -> QN v | DFFR_X1  | 0.020 | 0.069 |   0.214 |    0.060 | 
     | memctl_v4/U_miu/U_dsdc_U812                | A2 v -> ZN ^ | NAND2_X2 | 0.021 | 0.034 |   0.248 |    0.094 | 
     | memctl_v4/U_miu/U_dsdc_U1573               | A2 ^ -> ZN v | NOR2_X2  | 0.020 | 0.031 |   0.278 |    0.125 | 
     | memctl_v4/U_miu/U_dsdc_U509                | A1 v -> ZN v | OR2_X2   | 0.010 | 0.038 |   0.316 |    0.163 | 
     | memctl_v4/U_miu/U_dsdc_ref_ack_reg         | D v          | DFFR_X1  | 0.010 | 0.000 |   0.316 |    0.163 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                    | HCLK ^      |         | 0.120 |       |   0.000 |    0.154 | 
     | HCLK__L1_I0                        | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.155 | 
     | HCLK__L2_I0                        | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.220 | 
     | HCLK__L3_I0                        | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.249 | 
     | HCLK__L4_I3                        | A ^ -> ZN v | INV_X32 | 0.009 | 0.017 |   0.113 |    0.266 | 
     | HCLK__L5_I11                       | A v -> ZN ^ | INV_X16 | 0.024 | 0.029 |   0.141 |    0.295 | 
     | memctl_v4/U_miu/U_dsdc_ref_ack_reg | CK ^        | DFFR_X1 | 0.024 | 0.007 |   0.148 |    0.302 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_delta_delay_reg_1_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_delta_delay_reg_1_/D  (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_delta_delay_reg_0_/QN (v) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.171
  Arrival Time                  0.325
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | HCLK ^       |         | 0.120 |       |   0.000 |   -0.154 | 
     | HCLK__L1_I0                               | A ^ -> ZN v  | INV_X32 | 0.024 | 0.002 |   0.002 |   -0.152 | 
     | HCLK__L2_I0                               | A v -> Z v   | BUF_X8  | 0.020 | 0.064 |   0.066 |   -0.088 | 
     | HCLK__L3_I1                               | A v -> ZN ^  | INV_X32 | 0.016 | 0.025 |   0.091 |   -0.063 | 
     | HCLK__L4_I6                               | A ^ -> ZN v  | INV_X32 | 0.010 | 0.019 |   0.110 |   -0.044 | 
     | HCLK__L5_I31                              | A v -> ZN ^  | INV_X16 | 0.025 | 0.032 |   0.142 |   -0.012 | 
     | memctl_v4/U_miu/U_dsdc_delta_delay_reg_0_ | CK ^ -> QN v | DFFR_X2 | 0.012 | 0.059 |   0.201 |    0.047 | 
     | memctl_v4/U_miu/U_dsdc_U1133              | A1 v -> ZN ^ | NOR2_X2 | 0.016 | 0.023 |   0.224 |    0.070 | 
     | memctl_v4/U_miu/U_dsdc_U2020              | A ^ -> Z ^   | MUX2_X2 | 0.007 | 0.030 |   0.254 |    0.100 | 
     | memctl_v4/U_miu/FE_PHC1529_U_dsdc_n215    | A ^ -> Z ^   | BUF_X32 | 0.018 | 0.071 |   0.325 |    0.171 | 
     | memctl_v4/U_miu/U_dsdc_delta_delay_reg_1_ | D ^          | DFFR_X1 | 0.018 | 0.000 |   0.325 |    0.171 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                           | HCLK ^      |         | 0.120 |       |   0.000 |    0.154 | 
     | HCLK__L1_I0                               | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.156 | 
     | HCLK__L2_I0                               | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.220 | 
     | HCLK__L3_I1                               | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.245 | 
     | HCLK__L4_I6                               | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.264 | 
     | HCLK__L5_I31                              | A v -> ZN ^ | INV_X16 | 0.025 | 0.032 |   0.142 |    0.296 | 
     | memctl_v4/U_miu/U_dsdc_delta_delay_reg_1_ | CK ^        | DFFR_X1 | 0.025 | 0.006 |   0.148 |    0.302 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin memctl_v4/U_miu/U_refctl_count_reg_12_/CK 
Endpoint:   memctl_v4/U_miu/U_refctl_count_reg_12_/D (^) checked with  leading 
edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_auto_ref_en_reg/Q (^) triggered by  leading 
edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.323
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | HCLK ^       |           | 0.120 |       |   0.000 |   -0.154 | 
     | HCLK__L1_I0                            | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.152 | 
     | HCLK__L2_I0                            | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.088 | 
     | HCLK__L3_I0                            | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.058 | 
     | HCLK__L4_I3                            | A ^ -> ZN v  | INV_X32   | 0.009 | 0.017 |   0.113 |   -0.041 | 
     | HCLK__L5_I11                           | A v -> ZN ^  | INV_X16   | 0.024 | 0.029 |   0.141 |   -0.012 | 
     | memctl_v4/U_miu/U_dsdc_auto_ref_en_reg | CK ^ -> Q ^  | DFFR_X1   | 0.018 | 0.070 |   0.212 |    0.058 | 
     | memctl_v4/U_miu/U_refctl_U142          | A ^ -> ZN v  | OAI221_X2 | 0.052 | 0.071 |   0.282 |    0.129 | 
     | memctl_v4/U_miu/U_refctl_U38           | A1 v -> ZN ^ | NOR2_X1   | 0.017 | 0.041 |   0.323 |    0.169 | 
     | memctl_v4/U_miu/U_refctl_count_reg_12_ | D ^          | DFFR_X1   | 0.017 | 0.000 |   0.323 |    0.169 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                        | HCLK ^      |         | 0.120 |       |   0.000 |    0.154 | 
     | HCLK__L1_I0                            | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.156 | 
     | HCLK__L2_I0                            | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.220 | 
     | HCLK__L3_I1                            | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.245 | 
     | HCLK__L4_I7                            | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.108 |    0.262 | 
     | HCLK__L5_I35                           | A v -> ZN ^ | INV_X16 | 0.024 | 0.036 |   0.145 |    0.299 | 
     | memctl_v4/U_miu/U_refctl_count_reg_12_ | CK ^        | DFFR_X1 | 0.024 | 0.002 |   0.146 |    0.300 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin memctl_v4/U_miu/U_refctl_count_reg_8_/CK 
Endpoint:   memctl_v4/U_miu/U_refctl_count_reg_8_/D  (^) checked with  leading 
edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_auto_ref_en_reg/Q (^) triggered by  leading 
edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.323
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | HCLK ^       |           | 0.120 |       |   0.000 |   -0.154 | 
     | HCLK__L1_I0                            | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.153 | 
     | HCLK__L2_I0                            | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.088 | 
     | HCLK__L3_I0                            | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.059 | 
     | HCLK__L4_I3                            | A ^ -> ZN v  | INV_X32   | 0.009 | 0.017 |   0.113 |   -0.042 | 
     | HCLK__L5_I11                           | A v -> ZN ^  | INV_X16   | 0.024 | 0.029 |   0.141 |   -0.013 | 
     | memctl_v4/U_miu/U_dsdc_auto_ref_en_reg | CK ^ -> Q ^  | DFFR_X1   | 0.018 | 0.070 |   0.212 |    0.057 | 
     | memctl_v4/U_miu/U_refctl_U142          | A ^ -> ZN v  | OAI221_X2 | 0.052 | 0.071 |   0.282 |    0.128 | 
     | memctl_v4/U_miu/U_refctl_U41           | A1 v -> ZN ^ | NOR2_X1   | 0.016 | 0.040 |   0.323 |    0.169 | 
     | memctl_v4/U_miu/U_refctl_count_reg_8_  | D ^          | DFFR_X1   | 0.016 | 0.000 |   0.323 |    0.169 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                       | HCLK ^      |         | 0.120 |       |   0.000 |    0.154 | 
     | HCLK__L1_I0                           | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.156 | 
     | HCLK__L2_I0                           | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.220 | 
     | HCLK__L3_I1                           | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.245 | 
     | HCLK__L4_I7                           | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.263 | 
     | HCLK__L5_I35                          | A v -> ZN ^ | INV_X16 | 0.024 | 0.036 |   0.145 |    0.299 | 
     | memctl_v4/U_miu/U_refctl_count_reg_8_ | CK ^        | DFFR_X1 | 0.024 | 0.001 |   0.146 |    0.300 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_1__2_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_1__2_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_1__3_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.147
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.168
  Arrival Time                  0.322
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | HCLK ^       |           | 0.120 |       |   0.000 |   -0.155 | 
     | HCLK__L1_I0                                 | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.153 | 
     | HCLK__L2_I0                                 | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.088 | 
     | HCLK__L3_I1                                 | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.063 | 
     | HCLK__L4_I6                                 | A ^ -> ZN v  | INV_X32   | 0.010 | 0.019 |   0.110 |   -0.044 | 
     | HCLK__L5_I29                                | A v -> ZN ^  | INV_X16   | 0.027 | 0.035 |   0.145 |   -0.009 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_1__3_ | CK ^ -> Q ^  | DFFR_X1   | 0.010 | 0.063 |   0.208 |    0.054 | 
     | memctl_v4/U_miu/U_dsdc_U144                 | B1 ^ -> ZN v | AOI22_X1  | 0.011 | 0.021 |   0.229 |    0.075 | 
     | memctl_v4/U_miu/U_dsdc_U146                 | A2 v -> ZN ^ | AOI22_X1  | 0.016 | 0.024 |   0.253 |    0.098 | 
     | memctl_v4/U_miu/FE_PHC1055_U_dsdc_N4368     | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.045 |   0.298 |    0.143 | 
     | memctl_v4/U_miu/FE_PHC3182_U_dsdc_N4368     | A ^ -> Z ^   | CLKBUF_X1 | 0.011 | 0.025 |   0.322 |    0.168 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_1__2_ | D ^          | DFFR_X1   | 0.011 | 0.000 |   0.322 |    0.168 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                             | HCLK ^      |         | 0.120 |       |   0.000 |    0.155 | 
     | HCLK__L1_I0                                 | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.156 | 
     | HCLK__L2_I0                                 | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.221 | 
     | HCLK__L3_I1                                 | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.246 | 
     | HCLK__L4_I6                                 | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.265 | 
     | HCLK__L5_I29                                | A v -> ZN ^ | INV_X16 | 0.027 | 0.035 |   0.145 |    0.300 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_1__2_ | CK ^        | DFFR_X1 | 0.027 | 0.002 |   0.147 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_cortexm0ds/u_logic/K3l2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/K3l2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: u_cortexm0ds/u_logic/K3l2z4_reg/Q (^) triggered by  leading edge of 
'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.153
+ Hold                          0.028
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.336
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |          |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                 | HCLK ^       |          | 0.120 |       |   0.000 |   -0.155 | 
     | HCLK__L1_I0                     | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.153 | 
     | HCLK__L2_I0                     | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.089 | 
     | HCLK__L3_I0                     | A v -> ZN ^  | INV_X32  | 0.021 | 0.029 |   0.095 |   -0.059 | 
     | HCLK__L4_I0                     | A ^ -> ZN v  | INV_X32  | 0.009 | 0.019 |   0.115 |   -0.040 | 
     | HCLK__L5_I2                     | A v -> ZN ^  | INV_X16  | 0.025 | 0.034 |   0.148 |   -0.006 | 
     | u_cortexm0ds/u_logic/K3l2z4_reg | CK ^ -> Q ^  | DFFR_X2  | 0.072 | 0.137 |   0.286 |    0.131 | 
     | u_cortexm0ds/u_logic/U1462      | A4 ^ -> ZN v | NAND4_X1 | 0.015 | 0.019 |   0.305 |    0.150 | 
     | u_cortexm0ds/u_logic/U1461      | A v -> ZN ^  | OAI21_X1 | 0.021 | 0.032 |   0.336 |    0.182 | 
     | u_cortexm0ds/u_logic/K3l2z4_reg | D ^          | DFFR_X2  | 0.021 | 0.000 |   0.336 |    0.182 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.155 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.156 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.221 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.250 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.270 | 
     | HCLK__L5_I2                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.034 |   0.148 |    0.303 | 
     | u_cortexm0ds/u_logic/K3l2z4_reg | CK ^        | DFFR_X2 | 0.025 | 0.005 |   0.153 |    0.308 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_6_/
CK 
Endpoint:   memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_6_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_hiu/U_afifo_f_data2_reg_6_/Q        (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.165
  Arrival Time                  0.320
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |              |          |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                               | HCLK ^       |          | 0.120 |       |   0.000 |   -0.155 | 
     | HCLK__L1_I0                                   | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.153 | 
     | HCLK__L2_I0                                   | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.089 | 
     | HCLK__L3_I1                                   | A v -> ZN ^  | INV_X32  | 0.016 | 0.025 |   0.091 |   -0.064 | 
     | HCLK__L4_I6                                   | A ^ -> ZN v  | INV_X32  | 0.010 | 0.019 |   0.110 |   -0.045 | 
     | HCLK__L5_I27                                  | A v -> ZN ^  | INV_X16  | 0.025 | 0.031 |   0.141 |   -0.014 | 
     | memctl_v4/U_hiu/U_afifo_f_data2_reg_6_        | CK ^ -> Q ^  | DFFR_X1  | 0.009 | 0.070 |   0.211 |    0.056 | 
     | memctl_v4/U_hiu/FE_PHC1877_U_afifo_f_data2_6_ | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.072 |   0.283 |    0.129 | 
     | memctl_v4/U_hiu/U_afifo_U203                  | B1 ^ -> ZN v | AOI22_X2 | 0.014 | 0.022 |   0.305 |    0.151 | 
     | memctl_v4/U_hiu/U_afifo_U202                  | A v -> ZN ^  | INV_X4   | 0.008 | 0.014 |   0.319 |    0.165 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_6_ | D ^          | DFFR_X2  | 0.008 | 0.000 |   0.320 |    0.165 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                               | HCLK ^      |         | 0.120 |       |   0.000 |    0.155 | 
     | HCLK__L1_I0                                   | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                                   | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.221 | 
     | HCLK__L3_I1                                   | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.246 | 
     | HCLK__L4_I7                                   | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.263 | 
     | HCLK__L5_I36                                  | A v -> ZN ^ | INV_X16 | 0.024 | 0.035 |   0.144 |    0.298 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_6_ | CK ^        | DFFR_X2 | 0.024 | 0.002 |   0.146 |    0.300 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin memctl_v4/U_miu/U_refctl_count_reg_10_/CK 
Endpoint:   memctl_v4/U_miu/U_refctl_count_reg_10_/D (^) checked with  leading 
edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_auto_ref_en_reg/Q (^) triggered by  leading 
edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.170
  Arrival Time                  0.325
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | HCLK ^       |           | 0.120 |       |   0.000 |   -0.155 | 
     | HCLK__L1_I0                            | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.153 | 
     | HCLK__L2_I0                            | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.089 | 
     | HCLK__L3_I0                            | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.060 | 
     | HCLK__L4_I3                            | A ^ -> ZN v  | INV_X32   | 0.009 | 0.017 |   0.113 |   -0.042 | 
     | HCLK__L5_I11                           | A v -> ZN ^  | INV_X16   | 0.024 | 0.029 |   0.141 |   -0.014 | 
     | memctl_v4/U_miu/U_dsdc_auto_ref_en_reg | CK ^ -> Q ^  | DFFR_X1   | 0.018 | 0.070 |   0.212 |    0.057 | 
     | memctl_v4/U_miu/U_refctl_U142          | A ^ -> ZN v  | OAI221_X2 | 0.052 | 0.071 |   0.282 |    0.128 | 
     | memctl_v4/U_miu/U_refctl_U39           | A1 v -> ZN ^ | NOR2_X1   | 0.018 | 0.042 |   0.325 |    0.170 | 
     | memctl_v4/U_miu/U_refctl_count_reg_10_ | D ^          | DFFR_X1   | 0.018 | 0.000 |   0.325 |    0.170 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                        | HCLK ^      |         | 0.120 |       |   0.000 |    0.155 | 
     | HCLK__L1_I0                            | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                            | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.221 | 
     | HCLK__L3_I1                            | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.246 | 
     | HCLK__L4_I7                            | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.263 | 
     | HCLK__L5_I35                           | A v -> ZN ^ | INV_X16 | 0.024 | 0.036 |   0.145 |    0.300 | 
     | memctl_v4/U_miu/U_refctl_count_reg_10_ | CK ^        | DFFR_X1 | 0.024 | 0.002 |   0.146 |    0.301 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_1_/CK 
Endpoint:   memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_1_/D (^) checked with  leading 
edge of 'clock'
Beginpoint: memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_1_/Q (^) triggered by  leading 
edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.147
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.164
  Arrival Time                  0.319
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                         | HCLK ^       |           | 0.120 |       |   0.000 |   -0.155 | 
     | HCLK__L1_I0                             | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.153 | 
     | HCLK__L2_I0                             | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.089 | 
     | HCLK__L3_I1                             | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.064 | 
     | HCLK__L4_I7                             | A ^ -> ZN v  | INV_X32   | 0.013 | 0.017 |   0.109 |   -0.047 | 
     | HCLK__L5_I35                            | A v -> ZN ^  | INV_X16   | 0.024 | 0.036 |   0.145 |   -0.010 | 
     | memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_1_ | CK ^ -> Q ^  | DFFR_X1   | 0.037 | 0.093 |   0.238 |    0.083 | 
     | memctl_v4/U_hiu/U_ctl_U71               | A1 ^ -> ZN v | AOI222_X1 | 0.019 | 0.025 |   0.263 |    0.108 | 
     | memctl_v4/U_hiu/U_ctl_U73               | A2 v -> ZN ^ | NAND2_X1  | 0.013 | 0.027 |   0.290 |    0.135 | 
     | memctl_v4/U_hiu/FE_PHC1225_U_ctl_n104   | A ^ -> Z ^   | BUF_X8    | 0.006 | 0.029 |   0.319 |    0.164 | 
     | memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_1_ | D ^          | DFFR_X1   | 0.006 | 0.000 |   0.319 |    0.164 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                         | HCLK ^      |         | 0.120 |       |   0.000 |    0.155 | 
     | HCLK__L1_I0                             | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                             | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.221 | 
     | HCLK__L3_I1                             | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.246 | 
     | HCLK__L4_I7                             | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.264 | 
     | HCLK__L5_I35                            | A v -> ZN ^ | INV_X16 | 0.024 | 0.036 |   0.145 |    0.300 | 
     | memctl_v4/U_hiu/U_ctl_fr_wr_bcnt_reg_1_ | CK ^        | DFFR_X1 | 0.024 | 0.002 |   0.147 |    0.302 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_0__2_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_0__2_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_0__3_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.166
  Arrival Time                  0.321
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | HCLK ^       |           | 0.120 |       |   0.000 |   -0.155 | 
     | HCLK__L1_I0                                 | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.154 | 
     | HCLK__L2_I0                                 | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.089 | 
     | HCLK__L3_I1                                 | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.064 | 
     | HCLK__L4_I6                                 | A ^ -> ZN v  | INV_X32   | 0.010 | 0.019 |   0.110 |   -0.045 | 
     | HCLK__L5_I28                                | A v -> ZN ^  | INV_X16   | 0.024 | 0.032 |   0.142 |   -0.013 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_0__3_ | CK ^ -> Q ^  | DFFR_X1   | 0.010 | 0.065 |   0.207 |    0.052 | 
     | memctl_v4/U_miu/U_dsdc_U110                 | B1 ^ -> ZN v | AOI22_X1  | 0.012 | 0.023 |   0.230 |    0.074 | 
     | memctl_v4/U_miu/U_dsdc_U112                 | A2 v -> ZN ^ | AOI22_X1  | 0.015 | 0.023 |   0.252 |    0.097 | 
     | memctl_v4/U_miu/FE_PHC1060_U_dsdc_N4321     | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.045 |   0.297 |    0.141 | 
     | memctl_v4/U_miu/FE_PHC3108_U_dsdc_N4321     | A ^ -> Z ^   | CLKBUF_X1 | 0.011 | 0.024 |   0.321 |    0.166 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_0__2_ | D ^          | DFFR_X1   | 0.011 | 0.000 |   0.321 |    0.166 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                             | HCLK ^      |         | 0.120 |       |   0.000 |    0.155 | 
     | HCLK__L1_I0                                 | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                                 | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I1                                 | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.247 | 
     | HCLK__L4_I6                                 | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.266 | 
     | HCLK__L5_I28                                | A v -> ZN ^ | INV_X16 | 0.024 | 0.032 |   0.142 |    0.298 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_0__2_ | CK ^        | DFFR_X1 | 0.024 | 0.004 |   0.146 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_cortexm0ds/u_logic/U593z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/U593z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: u_cortexm0ds/u_logic/Nbx2z4_reg/Q (^) triggered by  leading edge of 
'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.150
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.173
  Arrival Time                  0.328
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                    | HCLK ^       |           | 0.120 |       |   0.000 |   -0.155 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.154 | 
     | HCLK__L2_I0                                        | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.089 | 
     | HCLK__L3_I0                                        | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.060 | 
     | HCLK__L4_I0                                        | A ^ -> ZN v  | INV_X32   | 0.009 | 0.019 |   0.115 |   -0.041 | 
     | HCLK__L5_I0                                        | A v -> ZN ^  | INV_X16   | 0.025 | 0.033 |   0.147 |   -0.008 | 
     | u_cortexm0ds/u_logic/Nbx2z4_reg                    | CK ^ -> Q ^  | DFFS_X1   | 0.008 | 0.054 |   0.202 |    0.046 | 
     | u_cortexm0ds/u_logic/FE_PHC1339_SYNOPSYS_UNCONNECT | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.073 |   0.275 |    0.119 | 
     | ED_540                                             |              |           |       |       |         |          | 
     | u_cortexm0ds/u_logic/U819                          | B1 ^ -> ZN v | AOI222_X1 | 0.019 | 0.031 |   0.306 |    0.150 | 
     | u_cortexm0ds/u_logic/U818                          | A v -> ZN ^  | INV_X1    | 0.014 | 0.023 |   0.328 |    0.173 | 
     | u_cortexm0ds/u_logic/U593z4_reg                    | D ^          | DFFS_X1   | 0.014 | 0.000 |   0.328 |    0.173 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.155 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.251 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.270 | 
     | HCLK__L5_I0                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.033 |   0.147 |    0.303 | 
     | u_cortexm0ds/u_logic/U593z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.003 |   0.150 |    0.306 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_cortexm0ds/u_logic/Szr2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Szr2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: u_cortexm0ds/u_logic/Jex2z4_reg/Q (^) triggered by  leading edge of 
'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.149
+ Hold                          0.025
+ Phase Shift                   0.000
= Required Time                 0.174
  Arrival Time                  0.329
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | HCLK ^       |           | 0.120 |       |   0.000 |   -0.155 | 
     | HCLK__L1_I0                     | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.154 | 
     | HCLK__L2_I0                     | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.089 | 
     | HCLK__L3_I0                     | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.060 | 
     | HCLK__L4_I0                     | A ^ -> ZN v  | INV_X32   | 0.009 | 0.019 |   0.115 |   -0.041 | 
     | HCLK__L5_I0                     | A v -> ZN ^  | INV_X16   | 0.025 | 0.033 |   0.147 |   -0.008 | 
     | u_cortexm0ds/u_logic/Jex2z4_reg | CK ^ -> Q ^  | DFFS_X1   | 0.046 | 0.097 |   0.244 |    0.089 | 
     | u_cortexm0ds/u_logic/U836       | B1 ^ -> ZN v | AOI222_X1 | 0.032 | 0.058 |   0.302 |    0.147 | 
     | u_cortexm0ds/u_logic/U835       | A v -> ZN ^  | INV_X1    | 0.016 | 0.027 |   0.329 |    0.174 | 
     | u_cortexm0ds/u_logic/Szr2z4_reg | D ^          | DFFS_X1   | 0.016 | 0.000 |   0.329 |    0.174 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.155 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.247 | 
     | HCLK__L4_I5                     | A ^ -> ZN v | INV_X32 | 0.011 | 0.022 |   0.114 |    0.269 | 
     | HCLK__L5_I26                    | A v -> ZN ^ | INV_X16 | 0.026 | 0.031 |   0.144 |    0.300 | 
     | u_cortexm0ds/u_logic/Szr2z4_reg | CK ^        | DFFS_X1 | 0.028 | 0.005 |   0.149 |    0.304 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin memctl_v4/U_miu/cr_push_reg_n_reg/CK 
Endpoint:   memctl_v4/U_miu/cr_push_reg_n_reg/D (v) checked with  leading edge 
of 'clock'
Beginpoint: memctl_v4/U_miu/U_cr_cr_cs_reg_1_/Q (^) triggered by  leading edge 
of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.152
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.167
  Arrival Time                  0.322
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |              |           |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                          | HCLK ^       |           | 0.120 |       |   0.000 |   -0.155 | 
     | HCLK__L1_I0                              | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.154 | 
     | HCLK__L2_I0                              | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.089 | 
     | HCLK__L3_I0                              | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.060 | 
     | HCLK__L4_I4                              | A ^ -> ZN v  | INV_X32   | 0.012 | 0.016 |   0.112 |   -0.044 | 
     | HCLK__L5_I17                             | A v -> ZN ^  | INV_X16   | 0.024 | 0.037 |   0.149 |   -0.007 | 
     | memctl_v4/U_miu/U_cr_cr_cs_reg_1_        | CK ^ -> Q ^  | DFFR_X2   | 0.007 | 0.064 |   0.213 |    0.057 | 
     | memctl_v4/U_miu/FE_PHC1401_U_cr_cr_cs_1_ | A ^ -> Z ^   | CLKBUF_X1 | 0.042 | 0.057 |   0.270 |    0.115 | 
     | memctl_v4/U_miu/U_cr_U112                | B2 ^ -> ZN v | OAI21_X1  | 0.011 | 0.026 |   0.296 |    0.141 | 
     | memctl_v4/U_miu/FE_PHC3075_cr_push_n     | A v -> Z v   | CLKBUF_X1 | 0.008 | 0.026 |   0.322 |    0.167 | 
     | memctl_v4/U_miu/cr_push_reg_n_reg        | D v          | DFFS_X2   | 0.008 | 0.000 |   0.322 |    0.167 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | HCLK ^      |         | 0.120 |       |   0.000 |    0.155 | 
     | HCLK__L1_I0                       | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                       | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I0                       | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.251 | 
     | HCLK__L4_I4                       | A ^ -> ZN v | INV_X32 | 0.012 | 0.016 |   0.112 |    0.267 | 
     | HCLK__L5_I17                      | A v -> ZN ^ | INV_X16 | 0.024 | 0.037 |   0.149 |    0.304 | 
     | memctl_v4/U_miu/cr_push_reg_n_reg | CK ^        | DFFS_X2 | 0.024 | 0.003 |   0.152 |    0.307 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_0_/
CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_0_/D (v) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_0_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.147
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.162
  Arrival Time                  0.317
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                    | HCLK ^       |           | 0.120 |       |   0.000 |   -0.156 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.154 | 
     | HCLK__L2_I0                                        | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.090 | 
     | HCLK__L3_I1                                        | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.065 | 
     | HCLK__L4_I6                                        | A ^ -> ZN v  | INV_X32   | 0.010 | 0.019 |   0.110 |   -0.046 | 
     | HCLK__L5_I31                                       | A v -> ZN ^  | INV_X16   | 0.025 | 0.032 |   0.142 |   -0.014 | 
     | memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_0_      | CK ^ -> Q ^  | DFFR_X1   | 0.009 | 0.065 |   0.207 |    0.051 | 
     | memctl_v4/U_miu/FE_PHC2036_U_dsdc_cas_latency_cnt_ | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.073 |   0.279 |    0.124 | 
     | 0_                                                 |              |           |       |       |         |          | 
     | memctl_v4/U_miu/U_dsdc_U1356                       | A2 ^ -> ZN v | OAI22_X2  | 0.007 | 0.013 |   0.293 |    0.137 | 
     | memctl_v4/U_miu/FE_PHC4522_U_dsdc_n300             | A v -> Z v   | CLKBUF_X1 | 0.008 | 0.025 |   0.317 |    0.162 | 
     | memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_0_      | D v          | DFFR_X1   | 0.008 | 0.000 |   0.317 |    0.162 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                               | HCLK ^      |         | 0.120 |       |   0.000 |    0.156 | 
     | HCLK__L1_I0                                   | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                                   | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I1                                   | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.247 | 
     | HCLK__L4_I6                                   | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.266 | 
     | HCLK__L5_I31                                  | A v -> ZN ^ | INV_X16 | 0.025 | 0.032 |   0.142 |    0.298 | 
     | memctl_v4/U_miu/U_dsdc_cas_latency_cnt_reg_0_ | CK ^        | DFFR_X1 | 0.025 | 0.005 |   0.147 |    0.303 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_0__3_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_0__3_/D  (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_0__3_/QN (v) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.165
  Arrival Time                  0.320
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | HCLK ^       |         | 0.120 |       |   0.000 |   -0.156 | 
     | HCLK__L1_I0                                | A ^ -> ZN v  | INV_X32 | 0.024 | 0.002 |   0.002 |   -0.154 | 
     | HCLK__L2_I0                                | A v -> Z v   | BUF_X8  | 0.020 | 0.064 |   0.066 |   -0.090 | 
     | HCLK__L3_I1                                | A v -> ZN ^  | INV_X32 | 0.016 | 0.025 |   0.091 |   -0.065 | 
     | HCLK__L4_I6                                | A ^ -> ZN v  | INV_X32 | 0.010 | 0.019 |   0.110 |   -0.046 | 
     | HCLK__L5_I28                               | A v -> ZN ^  | INV_X16 | 0.024 | 0.032 |   0.142 |   -0.013 | 
     | memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_0__3_ | CK ^ -> QN v | DFFR_X1 | 0.014 | 0.059 |   0.201 |    0.045 | 
     | memctl_v4/U_miu/U_dsdc_U1706               | A2 v -> ZN ^ | NOR2_X2 | 0.009 | 0.018 |   0.219 |    0.064 | 
     | memctl_v4/U_miu/FE_PHC1492_U_dsdc_n1180    | A ^ -> Z ^   | BUF_X32 | 0.018 | 0.072 |   0.292 |    0.136 | 
     | memctl_v4/U_miu/U_dsdc_U2154               | B ^ -> Z ^   | MUX2_X2 | 0.009 | 0.029 |   0.320 |    0.165 | 
     | memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_0__3_ | D ^          | DFFR_X1 | 0.009 | 0.000 |   0.320 |    0.165 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |             |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                            | HCLK ^      |         | 0.120 |       |   0.000 |    0.156 | 
     | HCLK__L1_I0                                | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                                | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I1                                | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.247 | 
     | HCLK__L4_I6                                | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.266 | 
     | HCLK__L5_I28                               | A v -> ZN ^ | INV_X16 | 0.024 | 0.032 |   0.142 |    0.298 | 
     | memctl_v4/U_miu/U_dsdc_bm_rc_cnt_reg_0__3_ | CK ^        | DFFR_X1 | 0.024 | 0.004 |   0.146 |    0.302 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_44_/
CK 
Endpoint:   memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_44_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_hiu/U_afifo_f_data2_reg_44_/Q        (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.324
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | HCLK ^       |          | 0.120 |       |   0.000 |   -0.156 | 
     | HCLK__L1_I0                                    | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.154 | 
     | HCLK__L2_I0                                    | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.090 | 
     | HCLK__L3_I1                                    | A v -> ZN ^  | INV_X32  | 0.016 | 0.025 |   0.091 |   -0.065 | 
     | HCLK__L4_I7                                    | A ^ -> ZN v  | INV_X32  | 0.013 | 0.017 |   0.109 |   -0.047 | 
     | HCLK__L5_I39                                   | A v -> ZN ^  | INV_X16  | 0.026 | 0.040 |   0.149 |   -0.007 | 
     | memctl_v4/U_hiu/U_afifo_f_data2_reg_44_        | CK ^ -> Q ^  | DFFR_X1  | 0.009 | 0.061 |   0.210 |    0.054 | 
     | memctl_v4/U_hiu/FE_PHC1885_U_afifo_f_data2_44_ | A ^ -> Z ^   | BUF_X32  | 0.018 | 0.072 |   0.282 |    0.126 | 
     | memctl_v4/U_hiu/U_afifo_U10                    | B1 ^ -> ZN v | AOI22_X1 | 0.015 | 0.023 |   0.305 |    0.149 | 
     | memctl_v4/U_hiu/U_afifo_U11                    | A v -> ZN ^  | INV_X1   | 0.012 | 0.019 |   0.324 |    0.169 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_44_ | D ^          | DFFR_X2  | 0.012 | 0.000 |   0.324 |    0.169 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                                | HCLK ^      |         | 0.120 |       |   0.000 |    0.156 | 
     | HCLK__L1_I0                                    | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.157 | 
     | HCLK__L2_I0                                    | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I1                                    | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.247 | 
     | HCLK__L4_I7                                    | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.108 |    0.264 | 
     | HCLK__L5_I38                                   | A v -> ZN ^ | INV_X16 | 0.024 | 0.037 |   0.145 |    0.301 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_44_ | CK ^        | DFFR_X2 | 0.024 | 0.003 |   0.148 |    0.304 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_r_rw_reg/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_r_rw_reg/D  (^) checked with  leading edge 
of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_r_rw_reg/QN (v) triggered by  leading edge 
of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.144
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.165
  Arrival Time                  0.321
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | HCLK ^       |           | 0.120 |       |   0.000 |   -0.156 | 
     | HCLK__L1_I0                            | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.154 | 
     | HCLK__L2_I0                            | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.090 | 
     | HCLK__L3_I1                            | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.065 | 
     | HCLK__L4_I6                            | A ^ -> ZN v  | INV_X32   | 0.010 | 0.019 |   0.110 |   -0.046 | 
     | HCLK__L5_I28                           | A v -> ZN ^  | INV_X16   | 0.024 | 0.032 |   0.142 |   -0.013 | 
     | memctl_v4/U_miu/U_dsdc_r_rw_reg        | CK ^ -> QN v | DFFS_X2   | 0.008 | 0.048 |   0.191 |    0.035 | 
     | memctl_v4/U_miu/FE_PHC1887_U_dsdc_n166 | A v -> Z v   | CLKBUF_X1 | 0.050 | 0.075 |   0.266 |    0.110 | 
     | memctl_v4/U_miu/U_dsdc_U1008           | B1 v -> ZN ^ | AOI22_X2  | 0.009 | 0.031 |   0.297 |    0.141 | 
     | memctl_v4/U_miu/FE_PHC4397_U_dsdc_n279 | A ^ -> Z ^   | CLKBUF_X1 | 0.010 | 0.024 |   0.321 |    0.165 | 
     | memctl_v4/U_miu/U_dsdc_r_rw_reg        | D ^          | DFFS_X2   | 0.010 | 0.000 |   0.321 |    0.165 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.156 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.158 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.247 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.266 | 
     | HCLK__L5_I28                    | A v -> ZN ^ | INV_X16 | 0.024 | 0.032 |   0.143 |    0.298 | 
     | memctl_v4/U_miu/U_dsdc_r_rw_reg | CK ^        | DFFS_X2 | 0.024 | 0.002 |   0.144 |    0.300 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_cortexm0ds/u_logic/G7x2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/G7x2z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: u_cortexm0ds/u_logic/G7x2z4_reg/Q (^) triggered by  leading edge of 
'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.150
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.340
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | HCLK ^       |           | 0.120 |       |   0.000 |   -0.156 | 
     | HCLK__L1_I0                     | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.155 | 
     | HCLK__L2_I0                     | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.090 | 
     | HCLK__L3_I0                     | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.061 | 
     | HCLK__L4_I0                     | A ^ -> ZN v  | INV_X32   | 0.009 | 0.019 |   0.115 |   -0.041 | 
     | HCLK__L5_I0                     | A v -> ZN ^  | INV_X16   | 0.025 | 0.033 |   0.147 |   -0.009 | 
     | u_cortexm0ds/u_logic/G7x2z4_reg | CK ^ -> Q ^  | DFFS_X1   | 0.072 | 0.125 |   0.272 |    0.116 | 
     | u_cortexm0ds/u_logic/U130       | B2 ^ -> ZN v | AOI22_X1  | 0.012 | 0.031 |   0.303 |    0.147 | 
     | u_cortexm0ds/u_logic/U129       | B v -> ZN ^  | OAI211_X1 | 0.023 | 0.037 |   0.340 |    0.184 | 
     | u_cortexm0ds/u_logic/G7x2z4_reg | D ^          | DFFS_X1   | 0.023 | 0.000 |   0.340 |    0.184 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.156 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.158 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.252 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.271 | 
     | HCLK__L5_I0                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.033 |   0.147 |    0.304 | 
     | u_cortexm0ds/u_logic/G7x2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.003 |   0.150 |    0.307 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin memctl_v4/U_miu/U_addrdec_bank_addr_mask_reg_1_
/CK 
Endpoint:   memctl_v4/U_miu/U_addrdec_bank_addr_mask_reg_1_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_cr_sconr_reg_4_/Q               (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.166
  Arrival Time                  0.322
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | HCLK ^       |           | 0.120 |       |   0.000 |   -0.156 | 
     | HCLK__L1_I0                                      | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.155 | 
     | HCLK__L2_I0                                      | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.090 | 
     | HCLK__L3_I1                                      | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.065 | 
     | HCLK__L4_I7                                      | A ^ -> ZN v  | INV_X32   | 0.013 | 0.017 |   0.109 |   -0.048 | 
     | HCLK__L5_I32                                     | A v -> ZN ^  | INV_X16   | 0.025 | 0.036 |   0.145 |   -0.012 | 
     | memctl_v4/U_miu/U_cr_sconr_reg_4_                | CK ^ -> Q ^  | DFFR_X1   | 0.029 | 0.087 |   0.232 |    0.076 | 
     | memctl_v4/U_miu/FE_PHC1034_cr_bank_addr_width_1_ | A ^ -> Z ^   | CLKBUF_X1 | 0.024 | 0.042 |   0.274 |    0.118 | 
     | memctl_v4/U_miu/U_addrdec_U87                    | A1 ^ -> ZN ^ | OR2_X2    | 0.006 | 0.025 |   0.299 |    0.143 | 
     | memctl_v4/U_miu/FE_PHC3188_U_addrdec_N119        | A ^ -> Z ^   | CLKBUF_X1 | 0.010 | 0.023 |   0.322 |    0.166 | 
     | memctl_v4/U_miu/U_addrdec_bank_addr_mask_reg_1_  | D ^          | DFFS_X2   | 0.010 | 0.000 |   0.322 |    0.166 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.156 | 
     | HCLK__L1_I0                                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.158 | 
     | HCLK__L2_I0                                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.222 | 
     | HCLK__L3_I1                                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.247 | 
     | HCLK__L4_I7                                     | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.109 |    0.265 | 
     | HCLK__L5_I34                                    | A v -> ZN ^ | INV_X16 | 0.022 | 0.035 |   0.144 |    0.300 | 
     | memctl_v4/U_miu/U_addrdec_bank_addr_mask_reg_1_ | CK ^        | DFFS_X2 | 0.022 | 0.002 |   0.146 |    0.302 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_3__2_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_3__2_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_3__3_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.145
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.165
  Arrival Time                  0.322
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | HCLK ^       |           | 0.120 |       |   0.000 |   -0.157 | 
     | HCLK__L1_I0                                 | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.155 | 
     | HCLK__L2_I0                                 | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.091 | 
     | HCLK__L3_I1                                 | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.066 | 
     | HCLK__L4_I6                                 | A ^ -> ZN v  | INV_X32   | 0.010 | 0.019 |   0.110 |   -0.047 | 
     | HCLK__L5_I31                                | A v -> ZN ^  | INV_X16   | 0.025 | 0.032 |   0.142 |   -0.015 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_3__3_ | CK ^ -> Q ^  | DFFR_X1   | 0.011 | 0.066 |   0.208 |    0.051 | 
     | memctl_v4/U_miu/U_dsdc_U230                 | B1 ^ -> ZN v | AOI22_X1  | 0.011 | 0.022 |   0.230 |    0.073 | 
     | memctl_v4/U_miu/U_dsdc_U232                 | A2 v -> ZN ^ | AOI22_X1  | 0.015 | 0.022 |   0.252 |    0.095 | 
     | memctl_v4/U_miu/FE_PHC1059_U_dsdc_N4462     | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.045 |   0.297 |    0.140 | 
     | memctl_v4/U_miu/FE_PHC3245_U_dsdc_N4462     | A ^ -> Z ^   | CLKBUF_X1 | 0.012 | 0.025 |   0.322 |    0.165 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_3__2_ | D ^          | DFFR_X1   | 0.012 | 0.000 |   0.322 |    0.165 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                             | HCLK ^      |         | 0.120 |       |   0.000 |    0.157 | 
     | HCLK__L1_I0                                 | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                                 | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.223 | 
     | HCLK__L3_I1                                 | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.248 | 
     | HCLK__L4_I6                                 | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.267 | 
     | HCLK__L5_I31                                | A v -> ZN ^ | INV_X16 | 0.025 | 0.032 |   0.142 |    0.299 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_3__2_ | CK ^        | DFFR_X1 | 0.025 | 0.003 |   0.145 |    0.302 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin memctl_v4/U_miu/U_addrdec_bcawp_reg_3_/CK 
Endpoint:   memctl_v4/U_miu/U_addrdec_bcawp_reg_3_/D (^) checked with  leading 
edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_cr_sconr_reg_10_/Q     (^) triggered by  leading 
edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.030
+ Phase Shift                   0.000
= Required Time                 0.178
  Arrival Time                  0.335
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | HCLK ^       |          | 0.120 |       |   0.000 |   -0.157 | 
     | HCLK__L1_I0                            | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.155 | 
     | HCLK__L2_I0                            | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.091 | 
     | HCLK__L3_I1                            | A v -> ZN ^  | INV_X32  | 0.016 | 0.025 |   0.091 |   -0.066 | 
     | HCLK__L4_I7                            | A ^ -> ZN v  | INV_X32  | 0.013 | 0.017 |   0.109 |   -0.048 | 
     | HCLK__L5_I32                           | A v -> ZN ^  | INV_X16  | 0.025 | 0.036 |   0.145 |   -0.012 | 
     | memctl_v4/U_miu/U_cr_sconr_reg_10_     | CK ^ -> Q ^  | DFFS_X2  | 0.036 | 0.091 |   0.236 |    0.079 | 
     | memctl_v4/U_miu/U_addrdec_U73          | A2 ^ -> ZN v | NAND2_X1 | 0.015 | 0.027 |   0.263 |    0.106 | 
     | memctl_v4/U_miu/U_addrdec_U113         | A2 v -> ZN ^ | NAND2_X2 | 0.010 | 0.022 |   0.284 |    0.127 | 
     | memctl_v4/U_miu/U_addrdec_U66          | A1 ^ -> ZN v | NAND2_X1 | 0.015 | 0.021 |   0.305 |    0.149 | 
     | memctl_v4/U_miu/U_addrdec_U45          | A v -> Z ^   | XOR2_X1  | 0.022 | 0.029 |   0.335 |    0.178 | 
     | memctl_v4/U_miu/U_addrdec_bcawp_reg_3_ | D ^          | DFFR_X2  | 0.022 | 0.000 |   0.335 |    0.178 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                        | HCLK ^      |         | 0.120 |       |   0.000 |    0.157 | 
     | HCLK__L1_I0                            | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                            | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.223 | 
     | HCLK__L3_I1                            | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.248 | 
     | HCLK__L4_I7                            | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.108 |    0.265 | 
     | HCLK__L5_I34                           | A v -> ZN ^ | INV_X16 | 0.022 | 0.035 |   0.144 |    0.301 | 
     | memctl_v4/U_miu/U_addrdec_bcawp_reg_3_ | CK ^        | DFFR_X2 | 0.022 | 0.004 |   0.148 |    0.305 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_r_row_addr_reg_11_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_r_row_addr_reg_11_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_r_row_addr_reg_11_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.149
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.172
  Arrival Time                  0.329
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | HCLK ^       |           | 0.120 |       |   0.000 |   -0.157 | 
     | HCLK__L1_I0                               | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.155 | 
     | HCLK__L2_I0                               | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.091 | 
     | HCLK__L3_I1                               | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.066 | 
     | HCLK__L4_I6                               | A ^ -> ZN v  | INV_X32   | 0.010 | 0.019 |   0.110 |   -0.047 | 
     | HCLK__L5_I29                              | A v -> ZN ^  | INV_X16   | 0.027 | 0.035 |   0.145 |   -0.012 | 
     | memctl_v4/U_miu/U_dsdc_r_row_addr_reg_11_ | CK ^ -> Q ^  | DFFR_X2   | 0.008 | 0.066 |   0.211 |    0.054 | 
     | memctl_v4/U_miu/U_dsdc_U1046              | B1 ^ -> ZN v | AOI22_X2  | 0.010 | 0.017 |   0.229 |    0.072 | 
     | memctl_v4/U_miu/U_dsdc_U1045              | A v -> ZN ^  | INV_X4    | 0.005 | 0.008 |   0.237 |    0.080 | 
     | memctl_v4/U_miu/FE_PHC3312_U_dsdc_n257    | A ^ -> Z ^   | CLKBUF_X1 | 0.008 | 0.021 |   0.257 |    0.101 | 
     | memctl_v4/U_miu/FE_PHC1269_U_dsdc_n257    | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.072 |   0.329 |    0.172 | 
     | memctl_v4/U_miu/U_dsdc_r_row_addr_reg_11_ | D ^          | DFFR_X2   | 0.018 | 0.000 |   0.329 |    0.172 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                           | HCLK ^      |         | 0.120 |       |   0.000 |    0.157 | 
     | HCLK__L1_I0                               | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                               | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.223 | 
     | HCLK__L3_I1                               | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.248 | 
     | HCLK__L4_I6                               | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.267 | 
     | HCLK__L5_I29                              | A v -> ZN ^ | INV_X16 | 0.027 | 0.035 |   0.145 |    0.302 | 
     | memctl_v4/U_miu/U_dsdc_r_row_addr_reg_11_ | CK ^        | DFFR_X2 | 0.027 | 0.003 |   0.149 |    0.306 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_cortexm0ds/u_logic/Uic3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Uic3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: u_cortexm0ds/u_logic/Uic3z4_reg/Q (^) triggered by  leading edge of 
'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.165
  Arrival Time                  0.322
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |             |          |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                       | HCLK ^      |          | 0.120 |       |   0.000 |   -0.157 | 
     | HCLK__L1_I0                           | A ^ -> ZN v | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.155 | 
     | HCLK__L2_I0                           | A v -> Z v  | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.091 | 
     | HCLK__L3_I1                           | A v -> ZN ^ | INV_X32  | 0.016 | 0.025 |   0.091 |   -0.066 | 
     | HCLK__L4_I6                           | A ^ -> ZN v | INV_X32  | 0.010 | 0.019 |   0.110 |   -0.047 | 
     | HCLK__L5_I27                          | A v -> ZN ^ | INV_X16  | 0.025 | 0.031 |   0.141 |   -0.016 | 
     | u_cortexm0ds/u_logic/Uic3z4_reg       | CK ^ -> Q ^ | DFFR_X1  | 0.029 | 0.087 |   0.228 |    0.071 | 
     | u_cortexm0ds/u_logic/U167             | A ^ -> ZN v | OAI21_X1 | 0.013 | 0.021 |   0.249 |    0.092 | 
     | u_cortexm0ds/u_logic/U166             | A v -> ZN ^ | OAI21_X1 | 0.018 | 0.028 |   0.277 |    0.120 | 
     | u_cortexm0ds/u_logic/FE_PHC2046_n5699 | A ^ -> Z ^  | BUF_X16  | 0.010 | 0.046 |   0.322 |    0.165 | 
     | u_cortexm0ds/u_logic/Uic3z4_reg       | D ^         | DFFR_X1  | 0.010 | 0.000 |   0.322 |    0.165 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.157 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.223 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.248 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.267 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.298 | 
     | u_cortexm0ds/u_logic/Uic3z4_reg | CK ^        | DFFR_X1 | 0.027 | 0.005 |   0.146 |    0.303 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_cortexm0ds/u_logic/Qfc3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Qfc3z4_reg/D (^) checked with  leading edge of 
'clock'
Beginpoint: u_cortexm0ds/u_logic/Qfc3z4_reg/Q (^) triggered by  leading edge of 
'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.150
+ Hold                          0.028
+ Phase Shift                   0.000
= Required Time                 0.178
  Arrival Time                  0.335
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | HCLK ^      |          | 0.120 |       |   0.000 |   -0.157 | 
     | HCLK__L1_I0                          | A ^ -> ZN v | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.156 | 
     | HCLK__L2_I0                          | A v -> Z v  | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.091 | 
     | HCLK__L3_I0                          | A v -> ZN ^ | INV_X32  | 0.021 | 0.029 |   0.095 |   -0.062 | 
     | HCLK__L4_I0                          | A ^ -> ZN v | INV_X32  | 0.009 | 0.019 |   0.115 |   -0.042 | 
     | HCLK__L5_I2                          | A v -> ZN ^ | INV_X16  | 0.025 | 0.034 |   0.148 |   -0.009 | 
     | u_cortexm0ds/u_logic/Qfc3z4_reg      | CK ^ -> Q ^ | DFFR_X1  | 0.014 | 0.067 |   0.216 |    0.058 | 
     | u_cortexm0ds/u_logic/FE_PHC2041_n220 | A ^ -> Z ^  | BUF_X32  | 0.018 | 0.074 |   0.289 |    0.132 | 
     | u_cortexm0ds/u_logic/U163            | A ^ -> ZN v | OAI21_X1 | 0.009 | 0.017 |   0.306 |    0.149 | 
     | u_cortexm0ds/u_logic/U162            | A v -> ZN ^ | OAI21_X1 | 0.020 | 0.029 |   0.335 |    0.178 | 
     | u_cortexm0ds/u_logic/Qfc3z4_reg      | D ^         | DFFR_X1  | 0.020 | 0.000 |   0.335 |    0.178 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.157 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.223 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.253 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.272 | 
     | HCLK__L5_I2                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.034 |   0.148 |    0.306 | 
     | u_cortexm0ds/u_logic/Qfc3z4_reg | CK ^        | DFFR_X1 | 0.025 | 0.002 |   0.150 |    0.307 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_2__2_/CK 
Endpoint:   memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_2__2_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_2__3_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.166
  Arrival Time                  0.324
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | HCLK ^       |           | 0.120 |       |   0.000 |   -0.157 | 
     | HCLK__L1_I0                                 | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.156 | 
     | HCLK__L2_I0                                 | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.091 | 
     | HCLK__L3_I1                                 | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.066 | 
     | HCLK__L4_I6                                 | A ^ -> ZN v  | INV_X32   | 0.010 | 0.019 |   0.110 |   -0.047 | 
     | HCLK__L5_I31                                | A v -> ZN ^  | INV_X16   | 0.025 | 0.032 |   0.142 |   -0.015 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_2__3_ | CK ^ -> Q ^  | DFFR_X1   | 0.010 | 0.065 |   0.207 |    0.049 | 
     | memctl_v4/U_miu/U_dsdc_U183                 | B1 ^ -> ZN v | AOI22_X1  | 0.012 | 0.022 |   0.229 |    0.072 | 
     | memctl_v4/U_miu/U_dsdc_U185                 | A2 v -> ZN ^ | AOI22_X1  | 0.017 | 0.025 |   0.254 |    0.096 | 
     | memctl_v4/U_miu/FE_PHC1057_U_dsdc_N4415     | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.045 |   0.299 |    0.141 | 
     | memctl_v4/U_miu/FE_PHC3109_U_dsdc_N4415     | A ^ -> Z ^   | CLKBUF_X1 | 0.011 | 0.025 |   0.324 |    0.166 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_2__2_ | D ^          | DFFR_X1   | 0.011 | 0.000 |   0.324 |    0.166 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                             | HCLK ^      |         | 0.120 |       |   0.000 |    0.157 | 
     | HCLK__L1_I0                                 | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                                 | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.224 | 
     | HCLK__L3_I1                                 | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.249 | 
     | HCLK__L4_I6                                 | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.268 | 
     | HCLK__L5_I31                                | A v -> ZN ^ | INV_X16 | 0.025 | 0.032 |   0.142 |    0.299 | 
     | memctl_v4/U_miu/U_dsdc_bm_ras_cnt_reg_2__2_ | CK ^        | DFFR_X1 | 0.025 | 0.004 |   0.146 |    0.303 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_28_/
CK 
Endpoint:   memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_28_/D (^) checked with  
leading edge of 'clock'
Beginpoint: memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_28_/Q (^) triggered by  
leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.150
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.170
  Arrival Time                  0.327
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                 | HCLK ^       |           | 0.120 |       |   0.000 |   -0.157 | 
     | HCLK__L1_I0                                     | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.156 | 
     | HCLK__L2_I0                                     | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.091 | 
     | HCLK__L3_I1                                     | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.066 | 
     | HCLK__L4_I7                                     | A ^ -> ZN v  | INV_X32   | 0.013 | 0.017 |   0.109 |   -0.049 | 
     | HCLK__L5_I37                                    | A v -> ZN ^  | INV_X16   | 0.025 | 0.039 |   0.147 |   -0.010 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_28_  | CK ^ -> Q ^  | DFFR_X1   | 0.019 | 0.073 |   0.221 |    0.063 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U142            | A2 ^ -> ZN v | AOI22_X2  | 0.008 | 0.013 |   0.234 |    0.077 | 
     | memctl_v4/U_hiu/FE_PHC3323_U_afifo_U_acore_n95  | A v -> Z v   | CLKBUF_X1 | 0.007 | 0.023 |   0.257 |    0.099 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U53             | A v -> ZN ^  | OAI21_X1  | 0.018 | 0.025 |   0.281 |    0.124 | 
     | memctl_v4/U_hiu/FE_PHC1319_U_afifo_U_acore_n134 | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.046 |   0.327 |    0.170 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_28_  | D ^          | DFFR_X1   | 0.010 | 0.000 |   0.327 |    0.170 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |             |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                                | HCLK ^      |         | 0.120 |       |   0.000 |    0.157 | 
     | HCLK__L1_I0                                    | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                                    | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.224 | 
     | HCLK__L3_I1                                    | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.249 | 
     | HCLK__L4_I7                                    | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.108 |    0.266 | 
     | HCLK__L5_I37                                   | A v -> ZN ^ | INV_X16 | 0.025 | 0.039 |   0.147 |    0.305 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_obuf_reg_28_ | CK ^        | DFFR_X1 | 0.025 | 0.003 |   0.150 |    0.308 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin memctl_v4/U_miu/U_addrdec_row_addr_mask_hi_reg_
0_/CK 
Endpoint:   memctl_v4/U_miu/U_addrdec_row_addr_mask_hi_reg_0_/D (^) checked 
with  leading edge of 'clock'
Beginpoint: memctl_v4/U_miu/U_cr_sconr_reg_5_/Q                 (^) triggered 
by  leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.167
  Arrival Time                  0.324
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                   | HCLK ^       |           | 0.120 |       |   0.000 |   -0.157 | 
     | HCLK__L1_I0                                       | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.156 | 
     | HCLK__L2_I0                                       | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.091 | 
     | HCLK__L3_I1                                       | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.066 | 
     | HCLK__L4_I7                                       | A ^ -> ZN v  | INV_X32   | 0.013 | 0.017 |   0.109 |   -0.049 | 
     | HCLK__L5_I32                                      | A v -> ZN ^  | INV_X16   | 0.025 | 0.036 |   0.145 |   -0.013 | 
     | memctl_v4/U_miu/U_cr_sconr_reg_5_                 | CK ^ -> Q ^  | DFFR_X1   | 0.053 | 0.112 |   0.256 |    0.099 | 
     | memctl_v4/U_miu/U_addrdec_U74                     | A2 ^ -> ZN ^ | OR2_X2    | 0.013 | 0.042 |   0.299 |    0.141 | 
     | memctl_v4/U_miu/FE_PHC2431_U_addrdec_N129         | A ^ -> Z ^   | CLKBUF_X1 | 0.011 | 0.025 |   0.324 |    0.167 | 
     | memctl_v4/U_miu/U_addrdec_row_addr_mask_hi_reg_0_ | D ^          | DFFS_X2   | 0.011 | 0.000 |   0.324 |    0.167 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                                   | HCLK ^      |         | 0.120 |       |   0.000 |    0.157 | 
     | HCLK__L1_I0                                       | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                                       | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.224 | 
     | HCLK__L3_I1                                       | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.249 | 
     | HCLK__L4_I7                                       | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.108 |    0.266 | 
     | HCLK__L5_I33                                      | A v -> ZN ^ | INV_X16 | 0.022 | 0.036 |   0.145 |    0.302 | 
     | memctl_v4/U_miu/U_addrdec_row_addr_mask_hi_reg_0_ | CK ^        | DFFS_X2 | 0.022 | 0.001 |   0.146 |    0.303 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_cortexm0ds/u_logic/Xyk2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Xyk2z4_reg/D (v) checked with  leading edge of 
'clock'
Beginpoint: u_cortexm0ds/u_logic/Kaf3z4_reg/Q (^) triggered by  leading edge of 
'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.150
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.326
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HCLK ^       |           | 0.120 |       |   0.000 |   -0.158 | 
     | HCLK__L1_I0                           | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.156 | 
     | HCLK__L2_I0                           | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.092 | 
     | HCLK__L3_I0                           | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.062 | 
     | HCLK__L4_I0                           | A ^ -> ZN v  | INV_X32   | 0.009 | 0.019 |   0.115 |   -0.043 | 
     | HCLK__L5_I0                           | A v -> ZN ^  | INV_X16   | 0.025 | 0.033 |   0.147 |   -0.010 | 
     | u_cortexm0ds/u_logic/Kaf3z4_reg       | CK ^ -> Q ^  | DFFS_X1   | 0.028 | 0.077 |   0.225 |    0.067 | 
     | u_cortexm0ds/u_logic/add_2071_U1_1_22 | A ^ -> CO ^  | HA_X1     | 0.019 | 0.038 |   0.263 |    0.105 | 
     | u_cortexm0ds/u_logic/add_2071_U1_1_23 | B ^ -> S v   | HA_X1     | 0.010 | 0.018 |   0.281 |    0.123 | 
     | u_cortexm0ds/u_logic/U81              | A1 v -> ZN ^ | AOI22_X1  | 0.017 | 0.023 |   0.304 |    0.146 | 
     | u_cortexm0ds/u_logic/U80              | B ^ -> ZN v  | OAI211_X1 | 0.013 | 0.023 |   0.326 |    0.169 | 
     | u_cortexm0ds/u_logic/Xyk2z4_reg       | D v          | DFFS_X1   | 0.013 | 0.000 |   0.326 |    0.169 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.158 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.224 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.253 | 
     | HCLK__L4_I0                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.115 |    0.273 | 
     | HCLK__L5_I0                     | A v -> ZN ^ | INV_X16 | 0.025 | 0.033 |   0.147 |    0.305 | 
     | u_cortexm0ds/u_logic/Xyk2z4_reg | CK ^        | DFFS_X1 | 0.025 | 0.003 |   0.150 |    0.308 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_
reg_0__27_/CK 
Endpoint:   memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg_0__27_/D (^) 
checked with  leading edge of 'clock'
Beginpoint: memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_27_/QN           (v) 
triggered by  leading edge of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.149
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.326
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                    | HCLK ^       |           | 0.120 |       |   0.000 |   -0.158 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.156 | 
     | HCLK__L2_I0                                        | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.092 | 
     | HCLK__L3_I1                                        | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.067 | 
     | HCLK__L4_I7                                        | A ^ -> ZN v  | INV_X32   | 0.013 | 0.017 |   0.109 |   -0.049 | 
     | HCLK__L5_I39                                       | A v -> ZN ^  | INV_X16   | 0.026 | 0.040 |   0.149 |   -0.009 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_f_ibuf_reg_27_     | CK ^ -> QN v | DFFR_X2   | 0.010 | 0.054 |   0.203 |    0.045 | 
     | memctl_v4/U_hiu/FE_PHC1850_U_afifo_U_acore_n98     | A v -> Z v   | CLKBUF_X1 | 0.032 | 0.055 |   0.257 |    0.100 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_U40     | A2 v -> ZN ^ | AOI22_X2  | 0.012 | 0.025 |   0.283 |    0.125 | 
     | memctl_v4/U_hiu/FE_PHC3161_U_afifo_U_acore_U_sub_f | A ^ -> Z ^   | BUF_X16   | 0.010 | 0.044 |   0.326 |    0.169 | 
     | ifo_n295                                           |              |           |       |       |         |          | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg | D ^          | DFFR_X1   | 0.010 | 0.000 |   0.326 |    0.169 | 
     | _0__27_                                            |              |           |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                                    | HCLK ^      |         | 0.120 |       |   0.000 |    0.158 | 
     | HCLK__L1_I0                                        | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                                        | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.224 | 
     | HCLK__L3_I1                                        | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.249 | 
     | HCLK__L4_I7                                        | A ^ -> ZN v | INV_X32 | 0.013 | 0.017 |   0.108 |    0.266 | 
     | HCLK__L5_I37                                       | A v -> ZN ^ | INV_X16 | 0.025 | 0.039 |   0.147 |    0.305 | 
     | memctl_v4/U_hiu/U_afifo_U_acore_U_sub_fifo_mem_reg | CK ^        | DFFR_X1 | 0.025 | 0.002 |   0.149 |    0.307 | 
     | _0__27_                                            |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_cortexm0ds/u_logic/Auk2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Auk2z4_reg/D  (^) checked with  leading edge 
of 'clock'
Beginpoint: u_cortexm0ds/u_logic/Auk2z4_reg/QN (v) triggered by  leading edge 
of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.196
  Arrival Time                  0.354
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | HCLK ^       |           | 0.120 |       |   0.000 |   -0.158 | 
     | HCLK__L1_I0                     | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.156 | 
     | HCLK__L2_I0                     | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.092 | 
     | HCLK__L3_I0                     | A v -> ZN ^  | INV_X32   | 0.021 | 0.029 |   0.095 |   -0.062 | 
     | HCLK__L4_I1                     | A ^ -> ZN v  | INV_X32   | 0.010 | 0.018 |   0.113 |   -0.044 | 
     | HCLK__L5_I3                     | A v -> ZN ^  | INV_X16   | 0.024 | 0.032 |   0.146 |   -0.012 | 
     | u_cortexm0ds/u_logic/Auk2z4_reg | CK ^ -> QN v | DFFS_X1   | 0.067 | 0.127 |   0.273 |    0.115 | 
     | u_cortexm0ds/u_logic/U370       | B1 v -> ZN ^ | OAI221_X1 | 0.031 | 0.081 |   0.354 |    0.196 | 
     | u_cortexm0ds/u_logic/Auk2z4_reg | D ^          | DFFS_X1   | 0.031 | 0.000 |   0.354 |    0.196 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.158 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.224 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.253 | 
     | HCLK__L4_I1                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.018 |   0.113 |    0.271 | 
     | HCLK__L5_I3                     | A v -> ZN ^ | INV_X16 | 0.024 | 0.032 |   0.146 |    0.303 | 
     | u_cortexm0ds/u_logic/Auk2z4_reg | CK ^        | DFFS_X1 | 0.024 | 0.002 |   0.148 |    0.306 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_cortexm0ds/u_logic/Yaz2z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Yaz2z4_reg/D  (^) checked with  leading edge 
of 'clock'
Beginpoint: u_cortexm0ds/u_logic/Yaz2z4_reg/QN (v) triggered by  leading edge 
of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.146
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.166
  Arrival Time                  0.324
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                         | HCLK ^       |          | 0.120 |       |   0.000 |   -0.158 | 
     | HCLK__L1_I0                             | A ^ -> ZN v  | INV_X32  | 0.024 | 0.002 |   0.002 |   -0.156 | 
     | HCLK__L2_I0                             | A v -> Z v   | BUF_X8   | 0.020 | 0.064 |   0.066 |   -0.092 | 
     | HCLK__L3_I0                             | A v -> ZN ^  | INV_X32  | 0.021 | 0.029 |   0.095 |   -0.062 | 
     | HCLK__L4_I2                             | A ^ -> ZN v  | INV_X32  | 0.009 | 0.019 |   0.114 |   -0.043 | 
     | HCLK__L5_I9                             | A v -> ZN ^  | INV_X16  | 0.021 | 0.027 |   0.141 |   -0.017 | 
     | u_cortexm0ds/u_logic/Yaz2z4_reg         | CK ^ -> QN v | DFFS_X1  | 0.018 | 0.067 |   0.208 |    0.050 | 
     | u_cortexm0ds/u_logic/U1383              | A1 v -> ZN ^ | OAI22_X1 | 0.019 | 0.028 |   0.236 |    0.078 | 
     | u_cortexm0ds/u_logic/FE_PHC1633_U98_Z_0 | A ^ -> Z ^   | BUF_X16  | 0.010 | 0.046 |   0.281 |    0.124 | 
     | u_cortexm0ds/u_logic/FE_PHC3606_U98_Z_0 | A ^ -> Z ^   | BUF_X16  | 0.010 | 0.043 |   0.324 |    0.166 | 
     | u_cortexm0ds/u_logic/Yaz2z4_reg         | D ^          | DFFS_X1  | 0.010 | 0.000 |   0.324 |    0.166 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.158 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.224 | 
     | HCLK__L3_I0                     | A v -> ZN ^ | INV_X32 | 0.021 | 0.029 |   0.095 |    0.253 | 
     | HCLK__L4_I2                     | A ^ -> ZN v | INV_X32 | 0.009 | 0.019 |   0.114 |    0.272 | 
     | HCLK__L5_I9                     | A v -> ZN ^ | INV_X16 | 0.021 | 0.027 |   0.141 |    0.299 | 
     | u_cortexm0ds/u_logic/Yaz2z4_reg | CK ^        | DFFS_X1 | 0.022 | 0.005 |   0.146 |    0.304 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_cortexm0ds/u_logic/Ble3z4_reg/CK 
Endpoint:   u_cortexm0ds/u_logic/Ble3z4_reg/D  (v) checked with  leading edge 
of 'clock'
Beginpoint: u_cortexm0ds/u_logic/Jje3z4_reg/QN (v) triggered by  leading edge 
of 'clock'
Path Groups:  {reg2reg}
Other End Arrival Time          0.148
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.162
  Arrival Time                  0.320
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                       | HCLK ^       |           | 0.120 |       |   0.000 |   -0.158 | 
     | HCLK__L1_I0                           | A ^ -> ZN v  | INV_X32   | 0.024 | 0.002 |   0.002 |   -0.156 | 
     | HCLK__L2_I0                           | A v -> Z v   | BUF_X8    | 0.020 | 0.064 |   0.066 |   -0.092 | 
     | HCLK__L3_I1                           | A v -> ZN ^  | INV_X32   | 0.016 | 0.025 |   0.091 |   -0.067 | 
     | HCLK__L4_I6                           | A ^ -> ZN v  | INV_X32   | 0.010 | 0.019 |   0.110 |   -0.048 | 
     | HCLK__L5_I27                          | A v -> ZN ^  | INV_X16   | 0.025 | 0.031 |   0.141 |   -0.017 | 
     | u_cortexm0ds/u_logic/Jje3z4_reg       | CK ^ -> QN v | DFFR_X1   | 0.011 | 0.058 |   0.199 |    0.041 | 
     | u_cortexm0ds/u_logic/U4682            | C1 v -> ZN ^ | AOI221_X1 | 0.021 | 0.024 |   0.223 |    0.065 | 
     | u_cortexm0ds/u_logic/FE_PHC1356_n4336 | A ^ -> Z ^   | BUF_X32   | 0.018 | 0.076 |   0.299 |    0.141 | 
     | u_cortexm0ds/u_logic/U4680            | A1 ^ -> ZN v | NOR2_X1   | 0.014 | 0.022 |   0.320 |    0.162 | 
     | u_cortexm0ds/u_logic/Ble3z4_reg       | D v          | DFFR_X1   | 0.014 | 0.000 |   0.320 |    0.162 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |             |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                 | HCLK ^      |         | 0.120 |       |   0.000 |    0.158 | 
     | HCLK__L1_I0                     | A ^ -> ZN v | INV_X32 | 0.024 | 0.002 |   0.002 |    0.159 | 
     | HCLK__L2_I0                     | A v -> Z v  | BUF_X8  | 0.020 | 0.064 |   0.066 |    0.224 | 
     | HCLK__L3_I1                     | A v -> ZN ^ | INV_X32 | 0.016 | 0.025 |   0.091 |    0.249 | 
     | HCLK__L4_I6                     | A ^ -> ZN v | INV_X32 | 0.010 | 0.019 |   0.110 |    0.268 | 
     | HCLK__L5_I27                    | A v -> ZN ^ | INV_X16 | 0.025 | 0.031 |   0.141 |    0.299 | 
     | u_cortexm0ds/u_logic/Ble3z4_reg | CK ^        | DFFR_X1 | 0.027 | 0.007 |   0.148 |    0.306 | 
     +----------------------------------------------------------------------------------------------+ 

