// $Id: $
// File name:   rcv_block.sv
// Created:     2/18/2019
// Author:      ZhiFei Chen
// Lab Section: 337-04
// Version:     1.0  Initial Design Entry
// Description: rcv_block
`timescale 1ns / 10ps

module rcv_block
(
	input wire clk,
	input wire n_rst,
	input wire serial_in,
	input wire data_read,
	output reg [7:0] rx_data,
	output reg data_ready,
	output reg overrun_error,
	output reg framing_error);

//local parameter
wire load_buffer;
wire enable_timer;
wire shift_strobe;
wire packet_done;
wire start_bit_det;
wire stop_bit;
wire sbc_clear;
wire sbc_enable;
wire [7:0] data;


stop_bit_chk stopBcheck(.clk(clk), .n_rst(n_rst), .sbc_clear(sbc_clear), .sbc_enable(sbc_enable), .stop_bit(stop_bit), .framing_error(framing_error));
start_bit_det startBdet(.clk(clk), .n_rst(n_rst), .serial_in(serial_in), .start_bit_detected(start_bit_det));
