#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001472ef0b7d0 .scope module, "tb_au" "tb_au" 2 1;
 .timescale 0 0;
v000001472ef54bf0_0 .var "a", 1 0;
v000001472efb3bc0_0 .var "b", 1 0;
v000001472efb3940_0 .net "c", 0 0, v000001472ef22ec0_0;  1 drivers
v000001472efb4200_0 .var "clk", 0 0;
v000001472efb45c0_0 .var "ctrl", 1 0;
v000001472efb38a0_0 .net "done", 0 0, v000001472ef548d0_0;  1 drivers
v000001472efb3a80_0 .var "reset", 0 0;
v000001472efb3f80_0 .net "y", 3 0, v000001472ef54b50_0;  1 drivers
S_000001472ef0b960 .scope module, "uut" "au" 2 13, 3 1 0, S_000001472ef0b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "a";
    .port_info 3 /INPUT 2 "b";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /OUTPUT 4 "y";
    .port_info 6 /OUTPUT 1 "c";
    .port_info 7 /OUTPUT 1 "done";
P_000001472ef0b0c0 .param/l "EXECUTE" 1 3 14, C4<01>;
P_000001472ef0b0f8 .param/l "FETCH" 1 3 13, C4<00>;
P_000001472ef0b130 .param/l "WRITEBACK" 1 3 15, C4<10>;
v000001472ef23320_0 .net "a", 1 0, v000001472ef54bf0_0;  1 drivers
v000001472ef22ce0_0 .var "a_reg", 1 0;
v000001472ef22d80_0 .net "b", 1 0, v000001472efb3bc0_0;  1 drivers
v000001472ef22e20_0 .var "b_reg", 1 0;
v000001472ef22ec0_0 .var "c", 0 0;
v000001472ef22f60_0 .net "clk", 0 0, v000001472efb4200_0;  1 drivers
v000001472ef23000_0 .net "ctrl", 1 0, v000001472efb45c0_0;  1 drivers
v000001472ef230a0_0 .var "ctrl_reg", 1 0;
v000001472ef548d0_0 .var "done", 0 0;
v000001472ef54970_0 .var "next_state", 1 0;
v000001472ef54a10_0 .net "reset", 0 0, v000001472efb3a80_0;  1 drivers
v000001472ef54ab0_0 .var "state", 1 0;
v000001472ef54b50_0 .var "y", 3 0;
E_000001472ef47650/0 .event anyedge, v000001472ef54ab0_0, v000001472ef23320_0, v000001472ef22d80_0, v000001472ef23000_0;
E_000001472ef47650/1 .event anyedge, v000001472ef230a0_0, v000001472ef22ce0_0, v000001472ef22e20_0;
E_000001472ef47650 .event/or E_000001472ef47650/0, E_000001472ef47650/1;
E_000001472ef47e10 .event posedge, v000001472ef54a10_0, v000001472ef22f60_0;
    .scope S_000001472ef0b960;
T_0 ;
    %wait E_000001472ef47e10;
    %load/vec4 v000001472ef54a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001472ef54ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001472ef548d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001472ef22ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001472ef54b50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001472ef54970_0;
    %assign/vec4 v000001472ef54ab0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001472ef0b960;
T_1 ;
    %wait E_000001472ef47650;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001472ef548d0_0, 0, 1;
    %load/vec4 v000001472ef54ab0_0;
    %store/vec4 v000001472ef54970_0, 0, 2;
    %load/vec4 v000001472ef54ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001472ef54970_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000001472ef23320_0;
    %store/vec4 v000001472ef22ce0_0, 0, 2;
    %load/vec4 v000001472ef22d80_0;
    %store/vec4 v000001472ef22e20_0, 0, 2;
    %load/vec4 v000001472ef23000_0;
    %store/vec4 v000001472ef230a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001472ef54970_0, 0, 2;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000001472ef230a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001472ef54b50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001472ef22ec0_0, 0, 1;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v000001472ef22ce0_0;
    %pad/u 5;
    %load/vec4 v000001472ef22e20_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v000001472ef54b50_0, 0, 4;
    %store/vec4 v000001472ef22ec0_0, 0, 1;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v000001472ef22ce0_0;
    %pad/u 5;
    %load/vec4 v000001472ef22e20_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v000001472ef54b50_0, 0, 4;
    %store/vec4 v000001472ef22ec0_0, 0, 1;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v000001472ef22ce0_0;
    %pad/u 4;
    %load/vec4 v000001472ef22e20_0;
    %pad/u 4;
    %mul;
    %store/vec4 v000001472ef54b50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001472ef22ec0_0, 0, 1;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v000001472ef22e20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %load/vec4 v000001472ef22ce0_0;
    %pad/u 4;
    %load/vec4 v000001472ef22e20_0;
    %pad/u 4;
    %div;
    %store/vec4 v000001472ef54b50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001472ef22ec0_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001472ef54b50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001472ef22ec0_0, 0, 1;
T_1.12 ;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001472ef54970_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001472ef548d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001472ef54970_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001472ef0b7d0;
T_2 ;
    %delay 11, 0;
    %load/vec4 v000001472efb4200_0;
    %inv;
    %store/vec4 v000001472efb4200_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001472ef0b7d0;
T_3 ;
    %vpi_call 2 32 "$dumpfile", "au_test_yash.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001472ef0b7d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001472efb4200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001472efb3a80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001472ef54bf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001472efb3bc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001472efb45c0_0, 0, 2;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001472efb3a80_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001472ef54bf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001472efb3bc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001472efb45c0_0, 0, 2;
    %delay 21, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001472ef54bf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001472efb3bc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001472efb45c0_0, 0, 2;
    %delay 21, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001472ef54bf0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001472efb3bc0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001472efb45c0_0, 0, 2;
    %delay 21, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001472ef54bf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001472efb3bc0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001472efb45c0_0, 0, 2;
    %delay 21, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001472ef54bf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001472efb3bc0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001472efb45c0_0, 0, 2;
    %delay 21, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_multi_cycle_tb_yash.v";
    "alu_multi_cycle.v";
