LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY FA_4bit IS
	PORT( A, B: IN STD_LOGIC_VECTOR(2 downto 0);
			cin: IN STD_LOGIC;
			sum: OUT STD_LOGIC_VECTOR(2 downto 0);
			cout: OUT STD_LOGIC);
END FA_4bit;

ARCHITECTURE logic OF FA_4bit IS

	SIGNAL l12: STD_LOGIC;
	--FA de 2 bit --
	COMPONENT FA_2bit 
		PORT( A, B: IN STD_LOGIC_VECTOR(1 downto 0);
				cin: IN STD_LOGIC;
				sum: OUT STD_LOGIC_VECTOR(1 downto 0);
				cout: OUT STD_LOGIC);
	END COMPONENT;
	
BEGIN

	fa1: FA_2bit PORT MAP(A(0), B(0), cin,
										sum(0), lFA1_FA2);
										
	fa2: FA_2bit PORT MAP(A(2 downto 1), B(2 downto 1),
										lFA1_FA2,
										sum(2 downto 1),
										cout);

END logic;