#include <atomic>
#include "sparkinfer/kernels/prefill_nvfp4.h"
#include "sparkinfer/kernels/compressed_tensors.h"

#include <cuda_bf16.h>
#include <cuda_fp16.h>
// arch/config.h FIRST, and specifically before float_subbyte.h. float_subbyte.h derives
// CUDA_PTX_FP4FP6_CVT_ENABLED -- the switch that gives this translation unit the hardware FP4
// encode instead of a software one -- from CUTLASS_ARCH_MMA_SM120A_ENABLED, and it tests that
// macro at include time. arch/config.h is what defines it (from __CUDA_ARCH_FEAT_SM120_ALL, which
// this build has: the TU compiles at arch=compute_120a). cutlass.h does NOT pull config.h in, it
// includes only detail/helper_macros.hpp -- so with the old ordering the test ran against an
// undefined macro and every FP4 encode in this file silently compiled to the software path.
// See the fp4_pack comment below for what that cost.
#include <cutlass/arch/config.h>
#include <cutlass/cutlass.h>
#include <cutlass/float_subbyte.h>
#include <cutlass/numeric_conversion.h>
#include <cutlass/gemm/collective/collective_builder.hpp>
#include <cutlass/gemm/device/gemm_universal_adapter.h>
#include <cutlass/gemm/kernel/gemm_universal.hpp>
#include <cutlass/epilogue/collective/collective_builder.hpp>
#include <cutlass/detail/sm100_blockscaled_layout.hpp>
#include <cutlass/util/packed_stride.hpp>
#include <cute/tensor.hpp>

#include <cstdlib>

namespace sparkinfer::kernels {
namespace {
using namespace cute;
using E4 = cutlass::nv_float4_t<cutlass::float_e2m1_t>;
using BF = cutlass::bfloat16_t;
using Cluster = Shape<_1, _1, _1>;

// ---------------------------------------------------------------------------------------------
// L2 EVICTION POLICY FOR THE WEIGHT STREAM.
//
// At M=128 the grid is 1 x ceil(N/TileN), so every CTA re-reads the WHOLE A operand while the B
// weight slice it owns is read exactly once and never revisited. The L2 traffic that creates is
// larger than the DRAM traffic for three of the four shapes -- down: A is 1.44 MB re-read by 104
// CTAs = 150 MB of L2 against 74.8 MB of B from DRAM; qkvg 65 vs 32.6; wo 30.7 vs 15.3 -- so the
// read-once weight stream evicting the reused A tile is a real cost.
//
// `__ldcs` is the usual fix and was worth +1.4% on the older hand-written int8 GEMM, but CUTLASS
// loads A, B, SFA and SFB entirely through TMA and TMA ignores both `__ldcs` and a
// cudaAccessPolicyWindow (measured: the window moves this kernel ~0%). The mechanism that DOES
// reach a TMA load is the per-instruction .L2::cache_hint operand, which CUTLASS already plumbs
// through Copy_Traits::with(mbar, multicast_mask, cache_hint) as a DEFAULTED argument -- the
// sm120 mainloop simply never passes it (sm120_blockscaled_mma_tma.hpp:677-681 use the 1-arg form).
//
// Rather than vendor or patch CUTLASS, derive from its collective and hide `load()`. GemmUniversal
// is templated on the mainloop type and every nested type it needs (Params, SharedStorage,
// DispatchPolicy, TiledMma) is inherited, so only this one method changes. The body below is
// CUTLASS's verbatim apart from the two hints: B and SFB are marked EVICT_FIRST so the weight
// stream surrenders its lines first, and A/SFA are left EVICT_NORMAL -- marking A EVICT_FIRST
// instead measured 61% WORSE, which is the control that proves the hint is doing what it says.
// A cache hint cannot change any value, so this is bit-identical by construction.
// Marking the reused A tile EVICT_LAST ("keep me") on top of this measured a WASH (9048 vs 9041,
// splitting the pairs), so only the one-sided policy ships.
template <class Base>
struct MmaEvictFirstB : Base {
    using Base::Base;
    using typename Base::Params;
    using typename Base::MainloopPipeline;
    using typename Base::PipelineState;
    using typename Base::TensorStorage;

    template <class TensorA, class TensorB, class TensorSFA, class TensorSFB,
              class KTileIterator, class BlockCoord>
    CUTLASS_DEVICE void
    load(Params const& params, MainloopPipeline pipeline, PipelineState smem_pipe_write,
         cute::tuple<TensorA, TensorB, TensorSFA, TensorSFB> const& load_inputs,
         BlockCoord const& blk_coord, KTileIterator k_tile_iter, int k_tile_count,
         int thread_idx, uint32_t block_rank_in_cluster, TensorStorage& shared_tensors) {
        using cute::_0;
        using cute::Int;
        constexpr auto EF = cute::TMA::CacheHintSm90::EVICT_FIRST;
        int lane_predicate = cute::elect_one_sync();
        if (lane_predicate) {
            Tensor sA = make_tensor(make_smem_ptr(shared_tensors.smem_A.begin()),
                                    typename Base::SmemLayoutA{});
            Tensor sB = make_tensor(make_smem_ptr(shared_tensors.smem_B.begin()),
                                    typename Base::SmemLayoutB{});
            Tensor sSFA = make_tensor(make_smem_ptr(shared_tensors.smem_SFA.begin()),
                                      typename Base::SmemLayoutSFA{});
            Tensor sSFB = make_tensor(make_smem_ptr(shared_tensors.smem_SFB.begin()),
                                      typename Base::SmemLayoutSFB{});

            auto [gA_mkl, gB_nkl, gSFA_mkl, gSFB_nkl] = load_inputs;
            auto block_tma_a = params.tma_load_a.get_slice(0);
            auto block_tma_b = params.tma_load_b.get_slice(0);
            auto block_tma_sfa = params.tma_load_sfa.get_slice(0);
            auto block_tma_sfb = params.tma_load_sfb.get_slice(0);
            auto [m_coord, n_coord, k_coord, l_coord] = blk_coord;

            using TS = typename Base::TileShape;
            using TSFB = typename Base::TileShapeSFB;
            auto broadcast_n = make_layout(
                make_shape(Int<cute::size<1>(TSFB{}) / cute::size<1>(TS{})>{},
                           Int<cute::numeric_limits<int>::max()>{}),
                make_stride(_0{}, cute::size<1>(TSFB{}) / cute::size<1>(TS{})));
            Tensor gA = gA_mkl(_,_,m_coord,_,l_coord);
            Tensor gB = gB_nkl(_,_,n_coord,_,l_coord);
            Tensor gSFA = gSFA_mkl(_,_,m_coord,_,l_coord);
            Tensor gSFB = gSFB_nkl(_,_,broadcast_n(n_coord),_,l_coord);

            Tensor tAgA = block_tma_a.partition_S(gA);
            Tensor tAsA = block_tma_a.partition_D(sA);
            Tensor tBgB = block_tma_b.partition_S(gB);
            Tensor tBsB = block_tma_b.partition_D(sB);
            Tensor tAgSFA = block_tma_sfa.partition_S(gSFA);
            Tensor tAsSFA = block_tma_sfa.partition_D(sSFA);
            Tensor tBgSFB = block_tma_sfb.partition_S(gSFB);
            Tensor tBsSFB = block_tma_sfb.partition_D(sSFB);

            CUTLASS_PRAGMA_NO_UNROLL
            for ( ; k_tile_count > 0; --k_tile_count) {
                pipeline.producer_acquire(smem_pipe_write);
                using BarrierType = typename MainloopPipeline::ProducerBarrierType;
                BarrierType* tma_barrier = pipeline.producer_get_barrier(smem_pipe_write);
                int write_stage = smem_pipe_write.index();
                    copy(params.tma_load_a.with(*tma_barrier),
                         tAgA(_,_,_,*k_tile_iter), tAsA(_,_,_,write_stage));
                    copy(params.tma_load_sfa.with(*tma_barrier),
                         tAgSFA(_,_,_,*k_tile_iter), tAsSFA(_,_,_,write_stage));
                copy(params.tma_load_b.with(*tma_barrier, 0, EF),
                     tBgB(_,_,_,*k_tile_iter), tBsB(_,_,_,write_stage));
                copy(params.tma_load_sfb.with(*tma_barrier, 0, EF),
                     tBgSFB(_,_,_,*k_tile_iter), tBsSFB(_,_,_,write_stage));
                ++k_tile_iter;
                ++smem_pipe_write;
            }
        }
        __syncwarp();
    }
};

template <class TileShape, bool EvictFirstB = false, class ElemD = BF,
          class LayoutCD = cutlass::layout::RowMajor>
struct Cfg {
    // Alignment is 128 bits / sizeof(element): 8 for bf16, 4 for float.
    static constexpr int kAlignD = 16 / (int)sizeof(ElemD);
    using Epilogue = typename cutlass::epilogue::collective::CollectiveBuilder<
        cutlass::arch::Sm120, cutlass::arch::OpClassBlockScaledTensorOp, TileShape, Cluster,
        cutlass::epilogue::collective::EpilogueTileAuto, float, float,
        ElemD, LayoutCD, kAlignD, ElemD, LayoutCD, kAlignD,
        cutlass::epilogue::collective::EpilogueScheduleAuto>::CollectiveOp;
    using Mainloop = typename cutlass::gemm::collective::CollectiveBuilder<
        cutlass::arch::Sm120, cutlass::arch::OpClassBlockScaledTensorOp,
        E4, cutlass::layout::RowMajor, 32, E4, cutlass::layout::ColumnMajor, 32, float,
        TileShape, Cluster,
        cutlass::gemm::collective::StageCountAutoCarveout<
            static_cast<int>(sizeof(typename Epilogue::SharedStorage))>,
        cutlass::gemm::collective::KernelScheduleAuto>::CollectiveOp;
    using MainloopSel = cute::conditional_t<EvictFirstB, MmaEvictFirstB<Mainloop>, Mainloop>;
    using Kernel = cutlass::gemm::kernel::GemmUniversal<
        Shape<int, int, int, int>, MainloopSel, Epilogue, void>;
    using Gemm = cutlass::gemm::device::GemmUniversalAdapter<Kernel>;
};

// Two N-tilings of the same GEMM. The 128-wide tile reuses each A tile across twice as many
// output columns and is the right default; the 64-wide one exists only to fill the machine when
// the wide grid cannot (see nvfp4_prefer_narrow).
using Wide = Cfg<Shape<_128, _128, _256>>;
using Narrow = Cfg<Shape<_128, _64, _256>>;
// Same two tilings with the weight stream marked evict-first. Kept as separate instantiations so
// the policy can be A/B'd in ONE binary (SPARKINFER_NVFP4_EVICT_FIRST), which is the only way to
// measure it without a rebuild between arms.
using WideEF = Cfg<Shape<_128, _128, _256>, true>;
using NarrowEF = Cfg<Shape<_128, _64, _256>, true>;
// Both tiles above are M=128 because they were chosen for the scored ctx=128, where the grid is
// exactly one CTA tall and only N matters. Long-context prefill runs the SAME GEMMs at m=16384
// (FFN chunks and the GDN projections), where an M=128 tile reloads each B tile once per 128 rows
// -- 128 times over the operand. A taller tile amortises that. SPARKINFER_NVFP4_BIG_TILE picks:
//   1 = 256x128, 2 = 128x256, 3 = 256x256   (0 = off, keep the M=128 tiles)
// K tile halved to 128: at 256 the MN-larger tiles need more smem per stage than
// StageCountAutoCarveout can carve two stages out of, which CUTLASS rejects outright.
// Measured at ctx=16384 against 128x128x256: 256x128x128 +6.7%, 128x256x128 -14%, 256x256x64 -76%
// (K=64 leaves the mainloop too little per stage). M is the axis that pays. 384x128 / 512x128 /
// 256x64x256 do not compile -- CUTLASS cannot carve two mainloop stages out of their shared memory
// -- and non-power-of-two tiles fail cute's stride-divisibility and the epilogue's
// MMA_TILE_M | EPI_TILE_M check, so 256x128x128 is the reachable optimum.
using BigM = Cfg<Shape<_256, _128, _128>, true>;
// Same wide tile, float output. The LM head is the one GEMM in this runtime whose destination is
// the logit buffer rather than an activation, and logits are float: rounding them to bf16 would
// put ties into argmax that the Q4_K head it replaces does not have.
using WideF32 = Cfg<Shape<_128, _128, _256>, false, float>;
// Transposed twin of the above, for the LM head at packed-decode widths: narrow N (the row
// count), column-major destination. See prefer_transposed.
using NarrowTF32 = Cfg<Shape<_128, _16, _256>, false, float, cutlass::layout::ColumnMajor>;
// A 256-wide N tile for the packed continuous-batch widths. Same M as the pair above -- the
// scale-factor atom pins that at 128 -- but each CTA carries twice the output columns and half
// the K depth per stage. See prefer_n256 for when it is worth it.
using WideN256 = Cfg<Shape<_128, _256, _128>>;
// Narrow N with a COLUMN-major destination: the transposed orientation below. In that
// orientation N carries the packed ROW COUNT, so the tile wants to be as close to it as the MMA
// allows -- 16, not 64. Two things come from that: the N waste drops from 4x to none at sixteen
// rows, and the B tile shrinks to a quarter, which carves a FOURTH mainloop stage out of the same
// shared memory (NarrowT64 3, NarrowT 4). Measured DRAM-cold at 16 rows, us, 64-wide -> 16-wide:
// out/wo 13.8 -> 11.1, down 37.8 -> 33.6, gdn_qkv 21.7 -> 20.3, gate/up 34.5 -> 32.8. At 32 rows
// the 16-wide tile simply runs two N tiles, which doubles the grid and still wins.
// SPARKINFER_NVFP4_TRANSPOSED_NTILE=64 restores the wider tile for an A/B out of one binary.
using NarrowT = Cfg<Shape<_128, _16, _256>, false, BF, cutlass::layout::ColumnMajor>;
using NarrowT64 = Cfg<Shape<_128, _64, _256>, false, BF, cutlass::layout::ColumnMajor>;
// M is the axis that pays (256x128 beat 128x128 by 6.7% at m=16384 while 128x256 lost 14%), so
// probe further up it. K stays >=128: at 64 the mainloop has too few elements per stage to cover
// its own latency and the GEMM collapses (measured 2494 pp, a 4x loss).
// EVICT_FIRST on B stays correct at this tile too: dropping it measured 11310 vs 11409 pp.
// Non-power-of-two tiles are not reachable: K=192 fails cute's stride-divisibility check and
// M=192 fails the epilogue's "MMA_TILE_M must divide EPI_TILE_M", so 256x128x128 stands.

using Gemm = typename Wide::Gemm;
using Kernel = typename Wide::Kernel;
using StrideA = typename Kernel::StrideA;
using StrideB = typename Kernel::StrideB;
using StrideC = typename Kernel::StrideC;
using StrideD = typename Kernel::StrideD;
// Depends only on the FP4 scale-vector size, not on the tile, so one quantized operand feeds
// either config -- quant_a/quant_b stay tile-agnostic.
using ScaleConfig = typename Wide::Mainloop::Sm1xxBlkScaledConfig;
static_assert(cute::is_same_v<ScaleConfig, typename Narrow::Mainloop::Sm1xxBlkScaledConfig>,
              "both tilings must agree on the block-scale layout");

auto shape(int m, int n, int k) { return cute::make_shape(m, n, k, 1); }
auto sfa_layout(int m, int n, int k) { return ScaleConfig::tile_atom_to_shape_SFA(shape(m,n,k)); }
auto sfb_layout(int m, int n, int k) { return ScaleConfig::tile_atom_to_shape_SFB(shape(m,n,k)); }

// N floats -> N/2 packed FP4 bytes, low nibble first -- the last step of every quantizer in this
// file, and it was the most expensive one.
//
// What these kernels wrote was `cutlass::float_e2m1_t q(v)` per value, i.e. exmy_base.h's generic
// EXMY constructor. It is portable C++ that walks exponent and mantissa fields, and ptxas gives it
// a branch per value: quant_rows_t<2> alone, whose whole job is eight values a lane, compiled to
// 214 LOP3.LUT, 149 BRA and 49 BSSY/BSYNC.RECONVERGENT pairs, with NOT ONE FP4 convert
// instruction in its SASS -- on a part that has the encode in hardware. The neighbouring ue4m3
// scale conversion did lower to a single F2FP.SATFINITE.E4M3.F32, which is what makes the FP4 side
// look like an oversight rather than a limit.
//
// cutlass::detail::float_to_e2m1_x{2,4,8} is the intended entry point: it emits
// `cvt.rn.satfinite.e2m1x2.f32`, two values per instruction, and for the x8 form ptxas fuses the
// four of them plus the byte merge into one chained F2FP...PACK_AB_MERGE_C. Rounding is
// round-to-nearest-even and saturating in both directions, and these kernels only ever encode
// x / qs where qs is amax/6, so no input is near the format's limit and none is NaN -- the values
// that would separate two RNE encoders cannot occur here. The token stream is unchanged.
//
// If CUDA_PTX_FP4FP6_CVT_ENABLED is somehow still not set, the helper falls back to CUTLASS's
// branchless comparison ladder rather than to the branchy constructor, so the include ordering
// above is worth performance, not correctness.
template <int N>
__device__ __forceinline__ void fp4_pack(const float* x, unsigned char* out) {
    static_assert(N == 2 || N == 4 || N == 8, "FP4 nibbles are packed 2, 4 or 8 at a time");
    cutlass::Array<float, N> a;
    #pragma unroll
    for (int i = 0; i < N; ++i) a[i] = x[i];
    if constexpr (N == 8) {
        auto r = cutlass::detail::float_to_e2m1_x8(a);
        *reinterpret_cast<unsigned int*>(out) = reinterpret_cast<unsigned int const&>(r);
    } else if constexpr (N == 4) {
        auto r = cutlass::detail::float_to_e2m1_x4(a);
        *reinterpret_cast<unsigned short*>(out) = reinterpret_cast<unsigned short const&>(r);
    } else {
        auto r = cutlass::detail::float_to_e2m1_x2(a);
        *out = reinterpret_cast<unsigned char const&>(r);
    }
}

// V is fixed by the format: one ue4m3 scale per 16 values. The mapping of lanes onto those 16 is
// not, and it is worth a lot. One lane per value left half of every warp idle (lane < V) and stored
// 8 bytes per warp -- 63 GB/s, 3.5% of peak. Two values per lane (LPV=8) put every lane live and
// took the warp's store to 32 contiguous bytes.
//
// EIGHT values per lane (LPV=2) is the shape below. Per lane that is one 16-byte load and one
// 4-byte store, so a warp moves 512 B in and 128 B out in single transactions, against 128 B in /
// 32 B out before -- and the amax reduction collapses from 3 shuffles to 1. The kernel is pure
// bandwidth (2 B read and 0.5625 B written per element) and was measured at ~30% of peak, which is
// what a 1-byte-per-lane store costs.
//
// Bit-identical at any LPV: max is order-independent, so the group's amax is the same however the
// 16 values are split across lanes, and each value then keeps the same qs and the same
// x / float(qs) rounding. LPV is a template parameter only so the two can be A/B'd in one binary.
template <int LPV, class Layout>
__global__ void quant_rows_t(const __nv_bfloat16* src, unsigned char* dst,
                             cutlass::float_ue4m3_t* sf, int rows, int cols, Layout layout,
                             int n0) {
    constexpr int V = 16;
    constexpr int VPL = V / LPV;      // values per lane
    constexpr int GPW = 32 / LPV;     // scale groups per warp
    const int vpr = cols / V;
    const int gpb = (int)(blockDim.x >> 5) * GPW;
    const int lane = threadIdx.x & 31;
    const int warp = threadIdx.x >> 5;
    const int sub = lane & (LPV - 1);
    const int gin = lane / LPV;
    const int total = rows * vpr;
    for (int g = blockIdx.x * gpb + warp * GPW + gin; g < total; g += gridDim.x * gpb) {
        const int row = g / vpr, k0 = (g - row * vpr) * V;
        const size_t base = (size_t)row * cols + k0 + sub * VPL;
        // VPL is 2, 4 or 8 values = 4, 8 or 16 B, and base is a multiple of VPL, so this is a
        // single naturally-aligned vector load whenever cols is (5120 / 6144 / 17408 all are).
        __nv_bfloat162 v2[VPL / 2];
        #pragma unroll
        for (int i = 0; i < VPL / 2; i++)
            v2[i] = reinterpret_cast<const __nv_bfloat162*>(src + base)[i];
        float x[VPL];
        float a = 0.f;
        #pragma unroll
        for (int i = 0; i < VPL / 2; i++) {
            x[2 * i]     = __bfloat162float(v2[i].x);
            x[2 * i + 1] = __bfloat162float(v2[i].y);
            a = fmaxf(a, fmaxf(fabsf(x[2 * i]), fabsf(x[2 * i + 1])));
        }
        #pragma unroll
        for (int d = LPV >> 1; d; d >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, d));
        cutlass::float_ue4m3_t qs(fmaxf(a * (1.f / 6.f), 0x1p-9f));
        const float qsf = float(qs);
        // One packed store per lane: VPL nibbles = VPL/2 bytes, and base is a multiple of VPL so
        // base>>1 is a multiple of VPL/2 -- naturally aligned for the 2- or 4-byte case.
        unsigned char packed[VPL / 2];
        float xq[VPL];
        #pragma unroll
        for (int i = 0; i < VPL; i++) xq[i] = x[i] / qsf;
        fp4_pack<VPL>(xq, packed);
        #pragma unroll
        for (int i = 0; i < VPL / 2; i++) dst[(base >> 1) + i] = packed[i];
        if (sub == 0) {
            // `layout` describes the WHOLE operand and `n0` is this launch's first row in it, so a
            // row-sliced call writes exactly the bytes the whole-operand call would have written
            // for those rows -- the slicing is invisible to the GEMM that reads it.
            auto scales = cute::make_tensor(sf, layout);
            scales(n0 + row, k0, 0) = qs;
        }
    }
}
// LPV -- the number of LANES that cooperate on one 16-value NVFP4 block, so each lane handles
// VPL = 16 / LPV values -- chosen by the SHAPE of the launch rather than one process-wide constant.
//
// LPV=2 (eight values per lane, two lanes per block) is right for a prefill quantize: it is handed
// thousands of rows, the grid is already far wider than the device, and the wide per-lane strip
// keeps the shuffle reduction to a single step. It is the wrong shape for a continuous-batch
// DECODE quantize, which runs ~283 launches a step over at most kQwen35MaxPackedRows rows -- there
// the grid cannot fill the GPU at all, and spreading each block over four times as many lanes buys
// more than the two extra shuffle steps cost. Measured on an RTX 5090, same binary, interleaved
// replicas on a quiet GPU: LPV=8 is +1.82% / +1.42% on cb-decode@c16/@c32 against the pinned
// LPV=2, with LPV=4 at +1.29% on c16, i.e. monotone in the lane count. LPV=8 is the widest usable
// value: LPV=16 would leave one value per lane and the paired-half load below has no half to
// pair. nsys confirms the mechanism -- quant_rows_t is 3.88% of the c16 wall over 269 launches a
// step, and those launches run at ~68 GB/s, i.e. they are launch-ramp bound, not bandwidth bound.
//
// Forcing LPV=8 everywhere is NOT the fix -- it costs prefill@4k -1.39% and prefill@16k/@32k
// -0.44%/-0.55%, because those launches want the wide strip. Gating on the row count takes the
// decode win and leaves every prefill launch on the shape it already had: measured +0.00% at
// prefill@4k and @16k against the pinned default.
//
// Numerics are unchanged in either direction: LPV only regroups which lane computes which element
// of a block, and the absmax reduction, the ue4m3 scale and the e2m1 rounding are all per
// 16-element block. tau reads 1.6974 / 1.7297 / 1.3299 and LOSSLESS=1 at every context either way.
//
// SPARKINFER_NVFP4_QUANT_LPV=2|4|8 pins one shape for every launch (A/B in ONE binary); 2 is
// exactly what this shipped with.
static constexpr int kQuantNarrowLaneMaxRows = 64;  // decode packs <= 32; prefill hands thousands
inline int nvfp4_quant_lpv(int rows) {
    static const int forced = [] {
        const char* e = getenv("SPARKINFER_NVFP4_QUANT_LPV");
        const int x = e ? atoi(e) : 0;          // 0 = select by shape
        return (x == 2 || x == 4 || x == 8) ? x : 0;
    }();
    if (forced) return forced;
    return (rows > 0 && rows <= kQuantNarrowLaneMaxRows) ? 8 : 2;
}
template <class Layout>
void quant_rows_dispatch(int blocks, cudaStream_t st, const __nv_bfloat16* src, unsigned char* dst,
                         cutlass::float_ue4m3_t* sf, int rows, int cols, Layout layout, int n0) {
    switch (nvfp4_quant_lpv(rows)) {
        case 8:  quant_rows_t<8><<<blocks,256,0,st>>>(src,dst,sf,rows,cols,layout,n0); break;
        case 4:  quant_rows_t<4><<<blocks,256,0,st>>>(src,dst,sf,rows,cols,layout,n0); break;
        default: quant_rows_t<2><<<blocks,256,0,st>>>(src,dst,sf,rows,cols,layout,n0); break;
    }
}

template <class Layout>
__global__ void rmsnorm_quant_rows(const __nv_bfloat16* __restrict__ src,
                                   const __nv_bfloat16* __restrict__ weight,
                                   unsigned char* dst, cutlass::float_ue4m3_t* sf,
                                   int rows, int cols, float eps, Layout layout) {
    const int row = blockIdx.x;
    if (row >= rows) return;
    const size_t base = (size_t)row * cols;
    __shared__ float s_warp[32];
    const int npack = cols >> 3;
    float ss = 0.f;
    const uint4* x4 = reinterpret_cast<const uint4*>(src + base);
    for (int p = threadIdx.x; p < npack; p += blockDim.x) {
        const uint4 q = __ldg(x4 + p);
        const __nv_bfloat16* h = reinterpret_cast<const __nv_bfloat16*>(&q);
        #pragma unroll
        for (int j = 0; j < 8; ++j) {
            const float v = __bfloat162float(h[j]);
            ss = __fmaf_rn(v, v, ss);
        }
    }
    #pragma unroll
    for (int d = 16; d; d >>= 1) ss += __shfl_xor_sync(0xffffffffu, ss, d);
    if ((threadIdx.x & 31) == 0) s_warp[threadIdx.x >> 5] = ss;
    __syncthreads();
    if (threadIdx.x < 32) {
        float v = threadIdx.x < (blockDim.x + 31) / 32 ? s_warp[threadIdx.x] : 0.f;
        #pragma unroll
        for (int d = 16; d; d >>= 1) v += __shfl_xor_sync(0xffffffffu, v, d);
        if (threadIdx.x == 0) s_warp[0] = rsqrtf(v / cols + eps);
    }
    __syncthreads();
    const float inv = s_warp[0];
    const int groups = cols >> 4;
    for (int g = threadIdx.x; g < groups; g += blockDim.x) {
        const int k0 = g << 4;
        float x[16], a = 0.f;
        #pragma unroll
        for (int j = 0; j < 16; ++j) {
            const __nv_bfloat16 nv = __float2bfloat16(
                __bfloat162float(src[base + k0 + j]) * inv *
                __bfloat162float(weight[k0 + j]));
            x[j] = __bfloat162float(nv);
            a = fmaxf(a, fabsf(x[j]));
        }
        cutlass::float_ue4m3_t qs(fmaxf(a * (1.f / 6.f), 0x1p-9f));
        unsigned char packed[8];
        const float qsf = float(qs);
        float xq[16];
        #pragma unroll
        for (int j = 0; j < 16; ++j) xq[j] = x[j] / qsf;
        fp4_pack<8>(xq, packed);
        fp4_pack<8>(xq + 8, packed + 4);
        *reinterpret_cast<unsigned long long*>(dst + (base >> 1) + (k0 >> 1)) =
            *reinterpret_cast<const unsigned long long*>(packed);
        auto scales = cute::make_tensor(sf, layout);
        scales(row, k0, 0) = qs;
    }
}

// Muse's attention gate folded into the o-projection's A-operand quantize: att * sigmoid(qg)
// straight to FP4. The int8 leg already does this (launch_prefill_gate_quant_rows_i8) and
// deliberately leaves `att` UN-GATED; #816 was reverted because its FP4 o-projection quantized that
// raw `att` and dropped the gate on every layer (TOP1 235/512, KL 0.489). Doing the gate here means
// no path ever reads an un-gated `att`, and no separate pass over [128, qdim] is needed.
template <class Layout>
__global__ void gate_quant_rows(const __nv_bfloat16* __restrict__ src,
                                const __nv_bfloat16* __restrict__ gate,
                                unsigned char* dst, cutlass::float_ue4m3_t* sf,
                                int rows, int cols, Layout layout, int gate_ld) {
    constexpr int V = 16, LPG = V / 2;
    const int glane = threadIdx.x & (LPG - 1);
    const int groups = rows * (cols / V);
    const int stride = (gridDim.x * blockDim.x) / LPG;
    // The four 8-lane groups in a warp can retire on different grid-stride iterations, so the amax
    // butterfly must name only its own group.
    const unsigned gmask = 0xFFu << (threadIdx.x & 24);
    for (int grp = (blockIdx.x * blockDim.x + threadIdx.x) / LPG; grp < groups; grp += stride) {
        const int row = grp / (cols / V), k0 = (grp % (cols / V)) * V;
        const size_t base = (size_t)row * cols + k0 + 2 * glane;
        const size_t gbase = gate_ld ? ((size_t)row * gate_ld + k0 + 2 * glane) : base;
        const float s0 = __bfloat162float(src[base]),     g0 = __bfloat162float(gate[gbase]);
        const float s1 = __bfloat162float(src[base + 1]), g1 = __bfloat162float(gate[gbase + 1]);
        // Same expression and same bf16 rounding as pf_mul_sigmoid_kernel.
        const float x0 = __bfloat162float(__float2bfloat16(s0 / (1.f + __expf(-g0))));
        const float x1 = __bfloat162float(__float2bfloat16(s1 / (1.f + __expf(-g1))));
        float a = fmaxf(fabsf(x0), fabsf(x1));
        #pragma unroll
        for (int d = LPG / 2; d; d >>= 1) a = fmaxf(a, __shfl_xor_sync(gmask, a, d));
        cutlass::float_ue4m3_t qs(fmaxf(a * (1.f / 6.f), 0x1p-9f));
        const float qsf = float(qs);
        const float xq[2] = { x0 / qsf, x1 / qsf };
        fp4_pack<2>(xq, &dst[base >> 1]);
        if (glane == 0) { auto scales = cute::make_tensor(sf, layout); scales(row, k0, 0) = qs; }
    }
}

// The down projection is the only consumer of SwiGLU. Produce the exact bf16-rounded activation
// directly into its FP4 A operand instead of writing and rereading the 128 x 19968 bf16 tensor.
template <int LPG_, class Layout>
__global__ void swiglu_quant_rows(const __nv_bfloat16* __restrict__ gate,
                                  const __nv_bfloat16* __restrict__ up,
                                  unsigned char* dst, cutlass::float_ue4m3_t* sf,
                                  int rows, int cols, Layout layout) {
    // Wide per-lane strips: at LPG=2 each lane owns 8 values, so the two operand reads are one
    // 16-byte load each instead of four 4-byte loads and the amax butterfly is a single shuffle.
    // This kernel moves 11.7 MB per layer in ~12 us -- 0.98 TB/s of a 1.79 TB/s part -- so at
    // prefill widths it is issue-bound on narrow accesses, not bandwidth-bound.
    // Bit-identical: max is order-independent, so each group keeps exactly the same scale, and
    // every value keeps the same SiLU-in-float, round-once-to-bf16, x / float(qs) sequence.
    // LPG -- lanes per 16-value scale group -- is chosen by the caller from the row count, for
    // the same reason quant_rows_dispatch does it: two lanes per group is the right shape for a
    // prefill launch that already fills the device, and the wrong one for a packed decode launch
    // of at most 32 rows, where the grid cannot fill the GPU and the wider lane spread buys more
    // than the extra shuffle steps cost.
    constexpr int LPG = LPG_, VPL = 16 / LPG, V = 16;
    const int glane = threadIdx.x & (LPG - 1);
    const int groups = rows * (cols / V);
    const int stride = (gridDim.x * blockDim.x) / LPG;
    for (int grp = (blockIdx.x * blockDim.x + threadIdx.x) / LPG;
         grp < groups; grp += stride) {
        const int row = grp / (cols / V), k0 = (grp % (cols / V)) * V;
        const size_t base = (size_t)row * cols + k0 + VPL * glane;
        const __nv_bfloat162* g2 = reinterpret_cast<const __nv_bfloat162*>(gate + base);
        const __nv_bfloat162* u2 = reinterpret_cast<const __nv_bfloat162*>(up + base);
        float x[VPL];
        float a = 0.f;
        #pragma unroll
        for (int p = 0; p < VPL / 2; ++p) {
            const __nv_bfloat162 gp = g2[p], upv = u2[p];
            const float ga = __bfloat162float(gp.x), gb = __bfloat162float(gp.y);
            const float ua = __bfloat162float(upv.x), ub = __bfloat162float(upv.y);
            // Match pf_swiglu_kernel: SiLU and multiply in float, then round once to bf16.
            x[2 * p]     = __bfloat162float(__float2bfloat16(ga / (1.f + __expf(-ga)) * ua));
            x[2 * p + 1] = __bfloat162float(__float2bfloat16(gb / (1.f + __expf(-gb)) * ub));
            a = fmaxf(a, fmaxf(fabsf(x[2 * p]), fabsf(x[2 * p + 1])));
        }
        // A scale group is this lane and the LPG-1 lanes it differs from in the low bits, which
        // are adjacent lanes in the same warp on every iteration, so the xor butterfly is
        // warp-safe without a group mask.
        #pragma unroll
        for (int d = LPG >> 1; d; d >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, d));
        cutlass::float_ue4m3_t qs(fmaxf(a * (1.f / 6.f), 0x1p-9f));
        unsigned char packed[VPL / 2];
        const float qsf = float(qs);
        float xq[VPL];
        #pragma unroll
        for (int p = 0; p < VPL; ++p) xq[p] = x[p] / qsf;
        fp4_pack<VPL>(xq, packed);
        #pragma unroll
        for (int p = 0; p < VPL / 2; ++p) dst[(base >> 1) + p] = packed[p];
        if (glane == 0) { auto scales = cute::make_tensor(sf, layout); scales(row, k0, 0) = qs; }
    }
}

template <class C = Wide>
typename C::Gemm::Arguments args(const void* a, const void* sa, const void* b, const void* sb,
                                 void* d, int m, int n, int k, float alpha = 1.f,
                                 const void* c = nullptr) {
    auto as = cutlass::make_cute_packed_stride(typename C::Kernel::StrideA{}, {m,k,1});
    auto bs = cutlass::make_cute_packed_stride(typename C::Kernel::StrideB{}, {n,k,1});
    auto cs = cutlass::make_cute_packed_stride(typename C::Kernel::StrideC{}, {m,n,1});
    auto ds = cutlass::make_cute_packed_stride(typename C::Kernel::StrideD{}, {m,n,1});
    // beta is 1 exactly when a source is supplied — the residual accumulate. With c == nullptr
    // beta MUST stay 0: the epilogue skips the C load entirely on beta == 0, and a non-zero beta
    // over a null pointer faults.
    const float beta = c ? 1.f : 0.f;
    using ED = typename C::Gemm::ElementD;
    return {cutlass::gemm::GemmUniversalMode::kGemm, shape(m,n,k),
            {static_cast<const cutlass::float_e2m1_t*>(a), as, static_cast<const cutlass::float_e2m1_t*>(b), bs, static_cast<const cutlass::float_ue4m3_t*>(sa), sfa_layout(m,n,k), static_cast<const cutlass::float_ue4m3_t*>(sb), sfb_layout(m,n,k)},
            {{alpha, beta}, static_cast<const ED*>(c), cs, static_cast<ED*>(d), ds}};
}

int sm_count() {
    static const int sms = [] {
        int dev = 0, c = 0;
        if (cudaGetDevice(&dev) != cudaSuccess ||
            cudaDeviceGetAttribute(&c, cudaDevAttrMultiProcessorCount, dev) != cudaSuccess)
            return 0;
        return c;
    }();
    return sms;
}

// The wide tile wins whenever it can keep the GPU busy, because each of its CTAs amortizes one
// A-tile load over twice as many output columns. It cannot at m <= 128: the grid is then one CTA
// tall, so it is just ceil(n/128) blocks -- for Muse Glimmer's down/wo (n=6656) that is 52 CTAs on
// a 170-SM RTX 5090, i.e. under a third of the machine. Halving the N tile doubles the block count
// and the memory parallelism that goes with it. Measured on RTX 5090 at m=128 with DRAM-cold
// weights, wide -> narrow: down (n=6656,k=19968) 66.7 -> 53.6 us, wo (n=6656,k=4096) 18.4 -> 14.3,
// gate/up (n=19968,k=6656) 53.3 -> 51.2. From m=256 the wide tile is ahead at every one of those
// shapes (1.09x-1.56x), so the narrow tiling stays confined to the single-CTA-tall case.
bool prefer_narrow(int m, int n) {
    static const bool on = [] {
        const char* e = getenv("SPARKINFER_NVFP4_NARROW_TILE");
        return !e || atoi(e) != 0;
    }();
    const int sms = sm_count();
    // Narrow only once the WIDE grid has stopped covering the machine. The old test (n/128 < sms)
    // sent gate/up (n=19968 -> 156 CTAs of 170) to the narrow tile as well, but 156 CTAs is already
    // ~92% of one wave, and halving N there just doubles the A-tile re-reads. Requiring the narrow
    // grid to still fit ONE wave (2*ceil(n/128) <= sms) keeps gate/up wide and leaves wo (52 CTAs)
    // and q|gate|k|v (68) narrow. Measured cold-L2 at m=128, us: gate/up narrow 60.51 -> wide 56.19;
    // wo wide 25.02 -> narrow 21.63; qkvg wide 39.14 -> narrow 31.84.
    // ...but only down to the widths this rule was measured at. Continuous-batch decode (#990,
    // #991) runs these same GEMMs at m=16..32, and there the premise above is inverted. Halving N
    // buys memory parallelism only while the kernel is bandwidth-bound, which it is at m=128. At
    // m <= 32 the M tile is already computing 4-8x the rows the batch needs -- and it cannot be
    // shrunk, because the NVFP4 scale-factor atom is 32x4 = 128 rows in M, so an M=64 tile fails
    // the SFA TMA copy and M=32 fails the epilogue's MMA_TILE_M | EPI_TILE_M check. The kernel is
    // therefore tile-throughput bound at these widths, and a narrower N tile only wastes the tile
    // in a second dimension on top of M.
    //
    // Measured on RTX 5090 at concurrency 16, on the shapes this rule selects (FFN down n=5120,
    // GDN qkv n=10240, gate n=6144, out n=5120), narrow -> wide: mean ITL 24.60 -> 22.42 ms,
    // aggregate 600.8 -> 653.4 tok/s. The same sweep in the other direction confirms the
    // direction is monotonic rather than a local optimum -- taking N below 64 at these widths
    // costs far more than it gains (128x64x256 itl 25.69, 128x32x256 31.67, 128x32x128 48.61),
    // even though each of those fills the machine with MORE CTAs than the wide tile does.
    //
    // The floor is kQwen35MaxPackedRows, the widest batch the packed decode can hand us, so
    // m=128 -- Muse Glimmer's shapes and the scored ctx=128 prefill, which is what the paragraph
    // above was tuned on -- keeps exactly the tiling it had. 0 restores the old rule for a paired
    // A/B out of one binary.
    static const int wide_batch_max = [] {
        const char* e = getenv("SPARKINFER_NVFP4_NARROW_MIN_ROWS");
        const int v = e ? atoi(e) : 32;
        return v < 0 ? 0 : v;
    }();
    if (m <= wide_batch_max) return false;
    return on && m <= 128 && sms > 0 && 2 * ((n + 127) / 128) <= sms;
}

// The 128-wide tile's cost at these widths grows with its tile COUNT: one CTA per 128 output
// columns, each holding only 16-32 valid rows of M, so the grid is wide and shallow and every CTA
// is short. The 256-wide tile halves that count and doubles the work each CTA has to hide its own
// TMA latency behind -- which is the axis that pays here, the same reason the identical GEMM is
// measurably faster at 64 rows than at 16. Its cost is nearly FLAT in n (measured at m=16, k=5120,
// DRAM-cold weights: 38.5 us at n=6144 through 39.6 us at n=13312), while the 128-wide tile scales
// with n (21.0 -> 36.4 us over the same range). So the wide-N tile only pays once n is large
// enough that the 128-wide grid has gone long:
//
//   n      CTAs@128   N=128    N=256          n      CTAs@128   N=128    N=256
//   6144      48      20.96    38.54          15360     120     41.01    40.04
//   10240     80      28.97    38.96          16384     128     43.13    40.67
//   12288     96      34.16    39.35          17408     136     47.33    41.36
//   13312    104      36.44    39.62          19456     152     50.80    44.32
//   14336    112      40.44    39.64          24576     192     72.91    54.72
//
// The two cross at ~112 CTAs of 170, i.e. two thirds of the machine, which is the rule below.
// It is expressed against the SM count rather than a literal n so it carries to another part.
// Above this batch width the tile is not selected at all: from m=64 the M dimension is no longer
// mostly padding and the tilings already tuned for prefill are the right ones.
bool prefer_n256(int m, int n) {
    static const bool on = [] {
        const char* e = getenv("SPARKINFER_NVFP4_N256_TILE");
        return !e || atoi(e) != 0;
    }();
    static const int max_rows = [] {
        const char* e = getenv("SPARKINFER_NVFP4_N256_MAX_ROWS");
        const int v = e ? atoi(e) : 32;
        return v < 0 ? 0 : v;
    }();
    if (!on || m > max_rows) return false;
    const int sms = sm_count();
    return sms > 0 && 3 * ((n + 127) / 128) >= 2 * sms;
}

// TRANSPOSED ORIENTATION for the packed continuous-batch widths.
//
// The NVFP4 scale-factor atom is 32x4 = 128 rows in M, so the M tile cannot go below 128 and a
// 16-row packed step burns a 128-row tile to produce 16 rows -- most of the MMA thrown away, and
// half of every mainloop stage's shared memory spent on A-operand padding, which is why the wide
// tile gets only TWO stages and `down` sits at 47% of the DRAM roof.
//
// N has no such floor -- a 64-wide N tile is legal, it is the `Narrow` tiling above. So compute
// the transpose instead: feed the WEIGHT as the M operand and the ACTIVATION as N.
//
//     D[m,n] = A[m,k] * B[n,k]^T   becomes   D'[n,m] = B[n,k] * A[m,k]^T
//
// M' = n is the full weight height, so nothing is padded there; N' = m rides a 64-wide tile, so
// the waste drops from 8x to at most 4x and the B tile halves, which buys a third mainloop stage
// (Wide 2, NarrowT 3) and with it the memory parallelism these 40-CTA launches lack.
//
// Three things make this a swap rather than a rewrite:
//   * The scale-factor layouts coincide: prefill_nvfp4_scale_bytes_a(r,k) ==
//     prefill_nvfp4_scale_bytes_b(r,k) at every shape here, and a weight quantized by quant_b
//     feeds the A slot unchanged -- verified bit-identical. No operand is re-quantized.
//   * Both operands are already K-contiguous (A RowMajor [m,k], B ColumnMajor [n,k]), so swapping
//     which pointer goes where needs no repacking.
//   * A COLUMN-major D of shape [n,m] is exactly a row-major [m,n] -- element (j,i) lands at
//     i*n + j either way -- so the result appears at the same addresses as before and no caller
//     changes. The same holds for the epilogue's C operand, so the residual fold-in still works.
//
// Measured DRAM-cold at 16 rows, us: gate/up 46.7 -> 34.4, down 53.7 -> 38.0, gdn_qkv 28.2 ->
// 21.6, gdn_z 19.4 -> 15.2, out/wo 21.7 -> 16.1, q|gate 33.8 -> 25.4.
//
// Bounded at the widest batch a packed step can hand us. Above it the M dimension is no longer
// mostly padding and the prefill-tuned tilings are the right ones -- the same bound prefer_narrow
// and the evict-first rule already use. 0 disables, for an A/B out of one binary.
bool prefer_transposed(int m, int n) {
    static const bool on = [] {
        const char* e = getenv("SPARKINFER_NVFP4_TRANSPOSED");
        return !e || atoi(e) != 0;
    }();
    static const int max_rows = [] {
        const char* e = getenv("SPARKINFER_NVFP4_TRANSPOSED_MAX_ROWS");
        const int v = e ? atoi(e) : 32;
        return v < 0 ? 0 : v;
    }();
    // n becomes the transposed M and inherits the A-operand's row rule.
    return on && m > 0 && m <= max_rows && !(n & 7);
}

template <class C>
bool run_gemm(const void* a, const void* sa, const void* b, const void* sb,
              void* d, int m, int n, int k, void* ws, cudaStream_t st, float alpha,
              const void* c) {
    typename C::Gemm gemm;
    auto ar = args<C>(a, sa, b, sb, d, m, n, k, alpha, c);
    return gemm.can_implement(ar) == cutlass::Status::kSuccess &&
           gemm.initialize(ar, ws, st) == cutlass::Status::kSuccess &&
           gemm.run(st) == cutlass::Status::kSuccess;
}
} // namespace

// The m % 8 row rule is the activation operand's TMA alignment, but the GEMM bounds-checks the
// M edge itself: m = 3/13/1046/1047 match a CPU matmul at the same ~0.145 FP4 error as aligned
// m (nvfp4_gemm_check), with compute-sanitizer clean. Lifting it is opt-in per process:
// prefill_nvfp4_set_any_m() (tp=2 turns it on, where it is worth +18% prefill on a 3074-token
// prompt) or SPARKINFER_NVFP4_ANY_M=1/0, which overrides either way. tp=1 is unchanged.
static std::atomic<bool> g_nvfp4_any_m{false};
void prefill_nvfp4_set_any_m(bool on) { g_nvfp4_any_m.store(on, std::memory_order_relaxed); }
static bool nvfp4_any_m() {
    static const int env = [] {
        const char* e = getenv("SPARKINFER_NVFP4_ANY_M");
        return e ? (e[0] == '1' ? 1 : 0) : -1;
    }();
    return env >= 0 ? env == 1 : g_nvfp4_any_m.load(std::memory_order_relaxed);
}
bool prefill_nvfp4_supported(int m, int n, int k) {
    int dev=0, major=0, minor=0;
    return cudaGetDevice(&dev) == cudaSuccess &&
           cudaDeviceGetAttribute(&major, cudaDevAttrComputeCapabilityMajor, dev) == cudaSuccess &&
           cudaDeviceGetAttribute(&minor, cudaDevAttrComputeCapabilityMinor, dev) == cudaSuccess &&
           major == 12 && minor == 0 && m > 0 && (!(m & 7) || nvfp4_any_m()) &&
           !(n & 127) && !(k & 127);
}
size_t prefill_nvfp4_data_bytes(int r, int c) { return ((size_t)r*c + 1)/2; }
size_t prefill_nvfp4_scale_bytes_a(int m, int k) {
    return (size_t)cute::size(cute::filter_zeros(sfa_layout(m,128,k)));
}
size_t prefill_nvfp4_scale_bytes_b(int n, int k) {
    return (size_t)cute::size(cute::filter_zeros(sfb_layout(128,n,k)));
}
int nvfp4_big_tile() {
    static const int v = [] {
        const char* e = getenv("SPARKINFER_NVFP4_BIG_TILE");
        const int x = e ? atoi(e) : 1;
        return (x == 0 || x == 1) ? x : 1;
    }();
    return v;
}
size_t prefill_nvfp4_workspace_bytes(int m, int n, int k) {
    // Either tiling may run for a given shape, so the caller's buffer has to cover both.
    const size_t w = Wide::Gemm::get_workspace_size(
        args<Wide>(nullptr,nullptr,nullptr,nullptr,nullptr,m,n,k));
    const size_t nw = Narrow::Gemm::get_workspace_size(
        args<Narrow>(nullptr,nullptr,nullptr,nullptr,nullptr,m,n,k));
    const size_t n2 = WideN256::Gemm::get_workspace_size(
        args<WideN256>(nullptr,nullptr,nullptr,nullptr,nullptr,m,n,k));
    // the transposed arm runs the same GEMM with m and n swapped
    size_t tw = NarrowT::Gemm::get_workspace_size(
        args<NarrowT>(nullptr,nullptr,nullptr,nullptr,nullptr,n,m,k));
    const size_t tw64 = NarrowT64::Gemm::get_workspace_size(
        args<NarrowT64>(nullptr,nullptr,nullptr,nullptr,nullptr,n,m,k));
    if (tw64 > tw) tw = tw64;
    size_t r = w > nw ? w : nw;
    if (n2 > r) r = n2;
    return r > tw ? r : tw;
}
bool launch_prefill_nvfp4_quant_a(const void* s, void* d, void* sf, int m, int k, cudaStream_t st) {
    if (!s || !d || !sf || !prefill_nvfp4_supported(m,128,k)) return false;
    auto l = sfa_layout(m,128,k);
    int blocks = (m * (k / 16) + 31) / 32; if (blocks > 4096) blocks = 4096;
    quant_rows_dispatch(blocks,st,(const __nv_bfloat16*)s,(unsigned char*)d,
                        (cutlass::float_ue4m3_t*)sf,m,k,l,0);
    return cudaPeekAtLastError() == cudaSuccess;
}
bool launch_prefill_nvfp4_rmsnorm_quant_a(const void* s, const void* w, void* d, void* sf,
                                          int m, int k, float eps, cudaStream_t st) {
    if (!s || !w || !d || !sf || !prefill_nvfp4_supported(m,128,k) || (k & 15)) return false;
    auto l = sfa_layout(m,128,k);
    rmsnorm_quant_rows<<<m,256,0,st>>>((const __nv_bfloat16*)s,
                                      (const __nv_bfloat16*)w,
                                      (unsigned char*)d,(cutlass::float_ue4m3_t*)sf,
                                      m,k,eps,l);
    return cudaPeekAtLastError() == cudaSuccess;
}
bool launch_prefill_nvfp4_gate_quant_a(const void* sr, const void* g, void* d, void* sf,
                                       int m, int k, cudaStream_t st, int gate_ld) {
    if (!sr || !g || !d || !sf || !prefill_nvfp4_supported(m,128,k)) return false;
    auto l = sfa_layout(m,128,k);
    int blocks = (m * (k / 16) * 8 + 255) / 256; if (blocks > 4096) blocks = 4096;
    gate_quant_rows<<<blocks,256,0,st>>>((const __nv_bfloat16*)sr,(const __nv_bfloat16*)g,
                                          (unsigned char*)d,(cutlass::float_ue4m3_t*)sf,m,k,l,gate_ld);
    return cudaPeekAtLastError() == cudaSuccess;
}
bool launch_prefill_nvfp4_swiglu_quant_a(const void* g, const void* u, void* d, void* sf,
                                         int m, int k, cudaStream_t st) {
    if (!g || !u || !d || !sf || !prefill_nvfp4_supported(m,128,k)) return false;
    auto l = sfa_layout(m,128,k);
    // Same shape rule as the standalone quantizer: pick the lane spread from the row count.
    const int lpg = (m > 0 && m <= kQuantNarrowLaneMaxRows) ? 8 : 2;
    int blocks = (m * (k / 16) * lpg + 255) / 256; if (blocks > 4096) blocks = 4096;
    if (lpg == 8)
        swiglu_quant_rows<8><<<blocks,256,0,st>>>((const __nv_bfloat16*)g,(const __nv_bfloat16*)u,
                                            (unsigned char*)d,(cutlass::float_ue4m3_t*)sf,m,k,l);
    else
        swiglu_quant_rows<2><<<blocks,256,0,st>>>((const __nv_bfloat16*)g,(const __nv_bfloat16*)u,
                                            (unsigned char*)d,(cutlass::float_ue4m3_t*)sf,m,k,l);
    return cudaPeekAtLastError() == cudaSuccess;
}
bool launch_prefill_nvfp4_quant_b(const void* s, void* d, void* sf, int n, int k, cudaStream_t st) {
    if (!s || !d || !sf || !prefill_nvfp4_supported(128,n,k)) return false;
    auto l = sfb_layout(128,n,k);
    int blocks = (n * (k / 16) + 31) / 32; if (blocks > 4096) blocks = 4096;
    quant_rows_dispatch(blocks,st,(const __nv_bfloat16*)s,(unsigned char*)d,
                        (cutlass::float_ue4m3_t*)sf,n,k,l,0);
    return cudaPeekAtLastError() == cudaSuccess;
}
// Q4_K rows straight to the B operand, with no bf16 in between. The streamed Muse prefill
// operands (ffn_down, o) were built as launch_gguf_dequant into a bf16 staging slice and then
// quant_rows_t over it: 2 B of bf16 stored and 2 B loaded again per weight, around a quantize whose
// own comment measures it as pure bandwidth. That pair was 17.8 ms of a 250 ms prefill@4096 pass
// (7.1%), paid again on every window of a long prompt.
//
// One warp per 256-value super-block, two lanes per 16-value FP4 group -- the thread mapping of
// both deq_q4k_coalesced_kernel and quant_rows_t<2>. A group sits inside one 32-value nibble half,
// so one scale/min pair covers it, and a lane loads the group's 16 source bytes (0.5625 B/weight)
// to take the group amax itself. BIT-IDENTICAL to the two-launch path: every value is rounded
// through bf16 exactly as the dequant stores it (same d*s * nibble - dmin*m, same
// __float2bfloat16), the amax is order-independent, and the scale, division and fp4_pack<8> are
// quant_rows_t<2>'s.
//
// SHARED (the default) is quant_rows_t<2>'s lane shape too: each lane decodes only the 8 values it
// encodes and the two lanes of a group trade their half-amax in one shuffle. The unshared form had
// every lane decode the whole group -- 16 unaligned byte loads and 16 bf16 round trips to use 8 --
// and measured 25.2 ms of the 260 ms Muse prefill@4096 pass against ~17 ms for the staged
// dequant + quantize pair it replaced. Same amax (max is order-independent), same bytes.
// SPARKINFER_NVFP4_Q4K_SHARED_AMAX=0 restores the unshared lanes (A/B in ONE binary).
template <bool SHARED, class Layout>
__global__ void quant_b_q4k_kernel(const unsigned char* __restrict__ src,
                                   unsigned char* __restrict__ dst, cutlass::float_ue4m3_t* sf,
                                   int rows, int cols, Layout layout, int n0) {
    const long nsb  = cols >> 8;
    const long gtid = (long)blockIdx.x * blockDim.x + threadIdx.x;
    const long b    = gtid >> 5;                 // warp id == super-block index
    if (b >= (long)rows * nsb) return;
    const int lane = (int)(gtid & 31);
    const int row  = (int)(b / nsb);
    const int sbi  = (int)(b - (long)row * nsb);

    const unsigned char* blk = src + b * 144;
    __half hd, hm;
    *((unsigned short*)&hd) = *(const unsigned short*)blk;
    *((unsigned short*)&hm) = *(const unsigned short*)(blk + 2);
    const float d = __half2float(hd), dmin = __half2float(hm);
    const unsigned char* sc = blk + 4;

    const int sub = lane & 1;                    // which 8 of the group's 16 this lane encodes
    const int g0  = (lane >> 1) << 4;            // group's first value inside the super-block
    const int jj  = g0 >> 6;
    const int hn  = (g0 & 63) >> 5;              // 0 = low nibbles, 1 = high nibbles
    const int j   = jj * 2 + hn;
    int s, m;
    if (j < 4) { s = sc[j] & 63; m = sc[j + 4] & 63; }
    else {
        s = (sc[j + 4] & 0xF) | ((sc[j - 4] >> 6) << 4);
        m = (sc[j + 4] >> 4)  | ((sc[j]     >> 6) << 4);
    }
    const float dd = d * s, mm = dmin * m;

    const unsigned char* qp = blk + 16 + jj * 32 + (g0 & 31);
    float x[16];
    float a = 0.f;
    const int v0 = SHARED ? sub * 8 : 0;         // first value this lane decodes
    const int nv = SHARED ? 8 : 16;
    #pragma unroll
    for (int t = 0; t < nv; t++) {
        const unsigned char qb = qp[v0 + t];
        const int nib = hn ? (qb >> 4) : (qb & 0xF);
        x[v0 + t] = __bfloat162float(__float2bfloat16(dd * nib - mm));
        a = fmaxf(a, fabsf(x[v0 + t]));
    }
    if constexpr (SHARED) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, 1));
    cutlass::float_ue4m3_t qs(fmaxf(a * (1.f / 6.f), 0x1p-9f));
    const float qsf = float(qs);
    float xq[8];
    #pragma unroll
    for (int i = 0; i < 8; i++) xq[i] = x[sub * 8 + i] / qsf;
    unsigned char packed[4];
    fp4_pack<8>(xq, packed);
    const size_t base = (size_t)row * cols + (size_t)sbi * 256 + g0 + sub * 8;
    #pragma unroll
    for (int i = 0; i < 4; i++) dst[(base >> 1) + i] = packed[i];
    if (sub == 0) {
        auto scales = cute::make_tensor(sf, layout);
        scales(n0 + row, sbi * 256 + g0, 0) = qs;
    }
}
bool launch_prefill_nvfp4_quant_b_q4k(const void* s, void* d, void* sf, int n, int n0, int rows,
                                      int k, cudaStream_t st) {
    if (!s || !d || !sf || !prefill_nvfp4_supported(128,n,k)) return false;
    if ((k & 255) || n0 < 0 || rows <= 0 || n0 > n - rows || (n0 & 127) || (rows & 127))
        return false;
    auto l = sfb_layout(128,n,k);
    const long warps = (long)rows * (k >> 8);
    static const bool shared = [] {
        const char* e = getenv("SPARKINFER_NVFP4_Q4K_SHARED_AMAX"); return !(e && e[0] == '0');
    }();
    const unsigned blocks = (unsigned)((warps * 32 + 255) / 256);
    if (shared)
        quant_b_q4k_kernel<true><<<blocks,256,0,st>>>(
            (const unsigned char*)s, (unsigned char*)d + (((size_t)n0 * k) >> 1),
            (cutlass::float_ue4m3_t*)sf, rows, k, l, n0);
    else
        quant_b_q4k_kernel<false><<<blocks,256,0,st>>>(
            (const unsigned char*)s, (unsigned char*)d + (((size_t)n0 * k) >> 1),
            (cutlass::float_ue4m3_t*)sf, rows, k, l, n0);
    return cudaPeekAtLastError() == cudaSuccess;
}
// Q6_K rows straight to the B operand, same warp mapping as quant_b_q4k_kernel. Muse ffn_down is
// type 14, 210 B per 256-value super-block -- not a multiple of 16, so every load is a byte or
// a ushort (the d scale at +208 is 2-aligned). One warp per super-block, two lanes per 16-value
// FP4 group; a group sits inside one Q6_K quad so one signed scale covers it.
//
// BIT-IDENTICAL to deq_q6k_kernel + quant_rows_t<2>: every value is d*sc[is+2*quad]*qv rounded
// through bf16 the way the dequant stores it, the amax is order-independent, and the scale,
// division and fp4_pack<8> are quant_rows_t<2>'s. SHARED is the Q4_K default: each lane decodes
// the 8 values it encodes. SPARKINFER_NVFP4_Q6K_SHARED_AMAX=0 restores the unshared lanes.
template <bool SHARED, class Layout>
__global__ void quant_b_q6k_kernel(const unsigned char* __restrict__ src,
                                   unsigned char* __restrict__ dst, cutlass::float_ue4m3_t* sf,
                                   int rows, int cols, Layout layout, int n0) {
    const long nsb  = cols >> 8;
    const long gtid = (long)blockIdx.x * blockDim.x + threadIdx.x;
    const long b    = gtid >> 5;
    if (b >= (long)rows * nsb) return;
    const int lane = (int)(gtid & 31);
    const int row  = (int)(b / nsb);
    const int sbi  = (int)(b - (long)row * nsb);

    const unsigned char* blk = src + b * 210;
    const int sub = lane & 1;
    const int g0  = (lane >> 1) << 4;
    const int half = g0 >> 7;
    const int r    = g0 & 127;
    const int quad = r >> 5;
    const int is   = (r & 31) >> 4;
    const unsigned char* ql = blk + half * 64;
    const unsigned char* qh = blk + 128 + half * 32;
    const signed char* sc = reinterpret_cast<const signed char*>(blk + 192) + half * 8;
    __half hd;
    *((unsigned short*)&hd) = *(const unsigned short*)(blk + 208);
    const float dd = __half2float(hd) * (float)sc[is + 2 * quad];

    float x[16];
    float a = 0.f;
    const int v0 = SHARED ? sub * 8 : 0;
    const int nv = SHARED ? 8 : 16;
    #pragma unroll
    for (int t = 0; t < nv; t++) {
        const int ll = (g0 + v0 + t) & 31;
        int qv;
        if (quad == 0)      qv = (int)((ql[ll]      & 0xF) | (((qh[ll] >> 0) & 3) << 4)) - 32;
        else if (quad == 1) qv = (int)((ql[ll + 32] & 0xF) | (((qh[ll] >> 2) & 3) << 4)) - 32;
        else if (quad == 2) qv = (int)((ql[ll]      >>  4) | (((qh[ll] >> 4) & 3) << 4)) - 32;
        else                qv = (int)((ql[ll + 32] >>  4) | (((qh[ll] >> 6) & 3) << 4)) - 32;
        x[v0 + t] = __bfloat162float(__float2bfloat16(dd * qv));
        a = fmaxf(a, fabsf(x[v0 + t]));
    }
    if constexpr (SHARED) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, 1));
    cutlass::float_ue4m3_t qs(fmaxf(a * (1.f / 6.f), 0x1p-9f));
    const float qsf = float(qs);
    float xq[8];
    #pragma unroll
    for (int i = 0; i < 8; i++) xq[i] = x[sub * 8 + i] / qsf;
    unsigned char packed[4];
    fp4_pack<8>(xq, packed);
    const size_t base = (size_t)row * cols + (size_t)sbi * 256 + g0 + sub * 8;
    #pragma unroll
    for (int i = 0; i < 4; i++) dst[(base >> 1) + i] = packed[i];
    if (sub == 0) {
        auto scales = cute::make_tensor(sf, layout);
        scales(n0 + row, sbi * 256 + g0, 0) = qs;
    }
}
bool launch_prefill_nvfp4_quant_b_q6k(const void* s, void* d, void* sf, int n, int n0, int rows,
                                      int k, cudaStream_t st) {
    if (!s || !d || !sf || !prefill_nvfp4_supported(128,n,k)) return false;
    if ((k & 255) || n0 < 0 || rows <= 0 || n0 > n - rows || (n0 & 127) || (rows & 127))
        return false;
    auto l = sfb_layout(128,n,k);
    const long warps = (long)rows * (k >> 8);
    static const bool shared = [] {
        const char* e = getenv("SPARKINFER_NVFP4_Q6K_SHARED_AMAX"); return !(e && e[0] == '0');
    }();
    const unsigned blocks = (unsigned)((warps * 32 + 255) / 256);
    if (shared)
        quant_b_q6k_kernel<true><<<blocks,256,0,st>>>(
            (const unsigned char*)s, (unsigned char*)d + (((size_t)n0 * k) >> 1),
            (cutlass::float_ue4m3_t*)sf, rows, k, l, n0);
    else
        quant_b_q6k_kernel<false><<<blocks,256,0,st>>>(
            (const unsigned char*)s, (unsigned char*)d + (((size_t)n0 * k) >> 1),
            (cutlass::float_ue4m3_t*)sf, rows, k, l, n0);
    return cudaPeekAtLastError() == cudaSuccess;
}
// Rows [n0, n0+rows) of an `n`-row B operand, quantized from a bf16 buffer holding ONLY those
// rows. `d` and `sf` are the whole operand: the data offset is exact (n0 is a multiple of the
// 32x4 = 128-row scale-factor atom, so n0*k nibbles are a whole number of bytes) and the scale
// layout is the whole-operand one, indexed at n0+row. Every byte written is the byte the
// whole-operand call would have written there, so a full sweep of slices is bit-identical to it.
//
// The point is the CALLER's staging buffer: the bf16 source is a pure intermediate between a
// dequant and this quantize, so it never has to hold more than one slice, while only the FP4
// operand -- a quarter the size -- has to be whole.
bool launch_prefill_nvfp4_quant_b_slice(const void* s, void* d, void* sf, int n, int n0, int rows,
                                        int k, cudaStream_t st) {
    if (!s || !d || !sf || !prefill_nvfp4_supported(128,n,k)) return false;
    if (n0 < 0 || rows <= 0 || n0 > n - rows || (n0 & 127) || (rows & 127)) return false;
    auto l = sfb_layout(128,n,k);
    int blocks = (rows * (k / 16) + 31) / 32; if (blocks > 4096) blocks = 4096;
    quant_rows_dispatch(blocks,st,(const __nv_bfloat16*)s,
                        (unsigned char*)d + (((size_t)n0 * k) >> 1),
                        (cutlass::float_ue4m3_t*)sf,rows,k,l,n0);
    return cudaPeekAtLastError() == cudaSuccess;
}
size_t prefill_nvfp4_workspace_bytes_f32(int m, int n, int k) {
    const size_t w = WideF32::Gemm::get_workspace_size(
        args<WideF32>(nullptr,nullptr,nullptr,nullptr,nullptr,m,n,k));
    // the transposed arm runs the same GEMM with m and n swapped
    const size_t tw = NarrowTF32::Gemm::get_workspace_size(
        args<NarrowTF32>(nullptr,nullptr,nullptr,nullptr,nullptr,n,m,k));
    return w > tw ? w : tw;
}
// Float-destination twin of launch_prefill_nvfp4_gemm. One tiling only: its single caller is the
// LM head, whose n is the vocabulary (1940 CTAs of the wide tile at 248320 columns), so the
// machine is covered many times over and the narrow/big-tile choices below have nothing to pick
// between.
bool launch_prefill_nvfp4_gemm_f32(const void* a,const void* sa,const void* b,const void* sb,
                                   void* d,int m,int n,int k,void* ws,cudaStream_t st,
                                   float alpha) {
    if (!a||!sa||!b||!sb||!d||!prefill_nvfp4_supported(m,n,k)) return false;
    // The head is the one GEMM whose N is the VOCABULARY, so its grid covers the machine many
    // times over and the tile choices that matter elsewhere have nothing to pick between. Its M
    // is still the packed row count, though, and at sixteen rows in a 128-row tile it computes
    // 325 GFLOP to deliver 41 -- the transposed orientation removes exactly that, and the narrow
    // N tile carves two extra mainloop stages on top. Same operand swap and same column-major
    // destination as the bf16 path; the logits land at the addresses they already did.
    static const bool head_t = [] {
        const char* e = getenv("SPARKINFER_NVFP4_TRANSPOSED_HEAD");
        return !(e && e[0] == (char)48);
    }();
    if (head_t && prefer_transposed(m,n) &&
        run_gemm<NarrowTF32>(b,sb,a,sa,d,n,m,k,ws,st,alpha,nullptr)) return true;
    return run_gemm<WideF32>(a,sa,b,sb,d,m,n,k,ws,st,alpha,nullptr);
}
bool launch_prefill_nvfp4_gemm(const void* a,const void* sa,const void* b,const void* sb,
                               void* d,int m,int n,int k,void* ws,cudaStream_t st, float alpha,
                               const void* c) {
    if (!a||!sa||!b||!sb||!d||!prefill_nvfp4_supported(m,n,k)) return false;
    // Default ON; SPARKINFER_NVFP4_EVICT_FIRST=0 restores CUTLASS's stock loads for A/B.
    static const bool ef = [] {
        const char* e = getenv("SPARKINFER_NVFP4_EVICT_FIRST");
        return !e || atoi(e) != 0;
    }();
    // ...but not at wide-batch decode widths, for the same reason the narrow-N rule stops there.
    // EVICT_FIRST tells B to surrender its L2 lines first, which is right when B is a one-shot
    // stream far larger than L2 -- a prefill pass over the whole weight set. A packed decode step
    // issues ~5 of these GEMMs per layer back to back over 64 layers, and hinting every one of
    // them to self-evict discards lines the next GEMM's tail still wants. Measured at
    // decode_tokens-matched runs: c16 650.5 -> 665.1 tok/s (mean ITL 22.52 -> 21.96), c32
    // 851.3 -> 858.1, c8 unchanged (it never enters this GEMM).
    // Same floor as prefer_narrow, and 0 restores the old behaviour for a paired A/B.
    static const int ef_max = [] {
        const char* e = getenv("SPARKINFER_NVFP4_EVICT_FIRST_MIN_ROWS");
        const int v = e ? atoi(e) : 32;
        return v < 0 ? 0 : v;
    }();
    const bool use_ef = ef && m > ef_max;
    // Long-context: a taller/wider tile than the m=128-tuned pair above. Gated on a many-CTA-tall
    // grid so the scored ctx=128 shape is untouched, and it falls through if CUTLASS cannot
    // implement the shape.
    const int big = nvfp4_big_tile();
    if (big && m >= 512) {
        if (run_gemm<BigM>(a,sa,b,sb,d,m,n,k,ws,st,alpha,c)) return true;

    }
    // Falls through to the tilings below if CUTLASS cannot implement the shape.
    // Operands and extents swap: the weight becomes A/M, the activation becomes B/N.
    if (prefer_transposed(m,n)) {
        static const bool wide_ntile = [] {
            const char* e = getenv("SPARKINFER_NVFP4_TRANSPOSED_NTILE");
            return e && atoi(e) == 64;
        }();
        if (wide_ntile) {
            if (run_gemm<NarrowT64>(b,sb,a,sa,d,n,m,k,ws,st,alpha,c)) return true;
        } else if (run_gemm<NarrowT>(b,sb,a,sa,d,n,m,k,ws,st,alpha,c)) return true;
    }
    if (prefer_n256(m,n) && run_gemm<WideN256>(a,sa,b,sb,d,m,n,k,ws,st,alpha,c)) return true;
    if (use_ef)
        return prefer_narrow(m,n) ? run_gemm<NarrowEF>(a,sa,b,sb,d,m,n,k,ws,st,alpha,c)
                                  : run_gemm<WideEF>(a,sa,b,sb,d,m,n,k,ws,st,alpha,c);
    return prefer_narrow(m,n) ? run_gemm<Narrow>(a,sa,b,sb,d,m,n,k,ws,st,alpha,c)
                              : run_gemm<Wide>(a,sa,b,sb,d,m,n,k,ws,st,alpha,c);
}

// ---- HuggingFace "compressed-tensors" NVFP4 checkpoint dequant (load-time, one-shot) ----
// See sparkinfer/kernels/compressed_tensors.h -- converts a checkpoint's own NVFP4 encoding
// (block_size=16 UE4M3 group scale + one F32 global scale) straight to bf16, so the result feeds
// this runtime's OWN from-bf16 quantizers (quant_rows above, or the Q4_K requant path) rather than
// needing the GEMM kernels above to understand a second, foreign two-level scale scheme.
namespace {
// global_scale_dev, when non-null, supplies the global scale from device memory instead of the
// host-side scalar. Callers that hold the checkpoint payload (whose header carries the scale on
// the device) need this: reading it back to the host would mean a D2H copy, and these launches
// happen inside batched prefill, which runs under CUDA graph capture -- a synchronizing copy
// there is not merely slow, it is illegal and aborts the capture.
__global__ void ct_dequant_nvfp4_kernel(const unsigned char* __restrict__ packed,
                                        const unsigned char* __restrict__ group_scale,
                                        float global_scale,
                                        const float* __restrict__ global_scale_dev,
                                        __nv_bfloat16* __restrict__ out,
                                        int rows, int cols) {
    const long i = (long)blockIdx.x * blockDim.x + threadIdx.x;
    const long n = (long)rows * cols;
    if (i >= n) return;
    if (global_scale_dev) global_scale = *global_scale_dev;
    const int r = (int)(i / cols);
    const int c = (int)(i - (long)r * cols);
    const unsigned char byte = packed[(size_t)r * (cols / 2) + (c >> 1)];
    const unsigned char nibble = (c & 1) ? (byte >> 4) : (byte & 0xF);
    const unsigned char sbyte = group_scale[(size_t)r * (cols / 16) + (c >> 4)];
    const float v = float(cutlass::float_e2m1_t::bitcast(nibble));
    const float s = float(cutlass::float_ue4m3_t::bitcast(sbyte));
    // weight_global_scale is stored as the quantization-time multiplier that mapped local block
    // scales (local_amax/6) UP into UE4M3's representable range before rounding to 8 bits, so
    // dequant must invert it: block_scale_fp32 = e4m3(block_scale) / global_scale. Confirmed
    // empirically against the real unsloth/Qwen3.8-27B-NVFP4 checkpoint -- multiplying (the other
    // natural reading) produces weight magnitudes in the hundreds of thousands; dividing produces
    // the expected ~0.01-0.05 std typical of a trained projection matrix.
    out[i] = __float2bfloat16(v * s / global_scale);
}

// Group-wise twin of the kernel above. Same arithmetic, same operand order, same
// __float2bfloat16 -- only the work decomposition changes, so the output is bit-identical.
//
// The per-element kernel is the dominant cost of a ModelOpt prefill: nsys puts it at 33.2 ms of a
// 52.9 ms prefill@128 (63%), moving 138 MB per GDN qkv call at ~730 GB/s while the GEMVs beside it
// run at ~1500. Per thread it paid a 64-bit `i / cols` division, re-read each packed byte from two
// threads and each scale byte from sixteen, and issued a 2-byte store.
//
// One thread owns one 16-element group instead -- exactly the granularity the scale is stored at:
//   * the row index comes from blockIdx.y, so the division disappears;
//   * the group's 8 packed bytes are one 8-byte load (the row pitch is cols/2 and cols%16==0, so
//     every group is 8-byte aligned), and its scale is one byte read once, not sixteen times;
//   * the 16 results leave as two 16-byte stores.
// A warp then reads 256 contiguous packed bytes and writes 1 KB, all coalesced.
// ALU MODES. ncu says this kernel is NOT bandwidth bound -- DRAM 43.7% against SM 80.9% at 78%
// warps active, with zero local memory. It is the per-element decode that costs, so the levers are
// the two CUTLASS conversions and the fp32 divide, not the byte count. (Fusing this kernel into the
// row-quantize that follows it cuts DRAM traffic 4.4x and measures 1.2% SLOWER, which is the
// control that proves the point -- do not re-try it.)
//
//   0  as merged: cutlass conversions, (v * s) / global_scale
//   1  the integer decodes, same divide -- bit-identical
//   2  mode 1 plus a hoisted reciprocal, which is NOT bit-identical (measured, see below)
enum : int { CT_ALU_BASE = 0, CT_ALU_INT = 1, CT_ALU_RCP = 2 };

// e2m1 magnitudes doubled are {0,1,2,3,4,6,8,12} -- all < 16, so the table is the nibbles of one
// 32-bit literal and the decode is a shift, a mask and an int->float, with no memory touched.
// Halving the result is exact in binary floating point, so 0.5f * this is exactly the value
// cutlass::float_e2m1_t::bitcast produces, sign and -0.0 included.
__device__ __forceinline__ float ct_e2m1_x2(unsigned n) {
    const unsigned mag = (0xC8643210u >> ((n & 7u) << 2)) & 15u;
    return __int_as_float(__float_as_int(__uint2float_rn(mag)) | ((n & 8u) << 28));
}
// Unsigned E4M3 -> float by assembling the bits. For e>0, (8+m) * 2^(e-10) is exactly the fp32
// with exponent field e+120 and mantissa m<<20; e==0 is the subnormal leg, an exact multiply.
__device__ __forceinline__ float ct_ue4m3(unsigned b) {
    const unsigned e = (b >> 3) & 15u, m = b & 7u;
    if (e == 0) return (float)m * (1.f / 512.f);
    return __int_as_float((int)(((e + 120u) << 23) | (m << 20)));
}

template <int ALU>
__global__ void ct_dequant_nvfp4_g16_kernel(const unsigned char* __restrict__ packed,
                                            const unsigned char* __restrict__ group_scale,
                                            float global_scale,
                                            const float* __restrict__ global_scale_dev,
                                            __nv_bfloat16* __restrict__ out,
                                            int rows, int cols) {
    if (global_scale_dev) global_scale = *global_scale_dev;
    const float inv_gs = (ALU >= CT_ALU_RCP) ? (1.f / global_scale) : 0.f;
    const int ngroups = cols >> 4;
    const int r = blockIdx.y;
    if (r >= rows) return;
    const unsigned char* prow = packed + (size_t)r * (size_t)(cols >> 1);
    const unsigned char* srow = group_scale + (size_t)r * (size_t)ngroups;
    __nv_bfloat16* orow = out + (size_t)r * (size_t)cols;
    for (int g = blockIdx.x * blockDim.x + threadIdx.x; g < ngroups;
         g += gridDim.x * blockDim.x) {
        const uint2 pk = *reinterpret_cast<const uint2*>(prow + (size_t)g * 8);
        const float s = (ALU >= CT_ALU_INT) ? ct_ue4m3(srow[g])
                                            : float(cutlass::float_ue4m3_t::bitcast(srow[g]));
        // __align__(16) so the two uint4 stores below are legal; indices are compile-time constant
        // under the unroll, so this stays in registers (verified: ncu local ld/st = 0).
        __align__(16) __nv_bfloat16 o[16];
        #pragma unroll
        for (int j = 0; j < 16; j++) {
            const unsigned word = (j < 8) ? pk.x : pk.y;
            const unsigned byte = (word >> (8 * ((j & 7) >> 1))) & 255u;
            const unsigned char nib = (unsigned char)((j & 1) ? (byte >> 4) : (byte & 0xF));
            const float v = (ALU >= CT_ALU_INT) ? (0.5f * ct_e2m1_x2(nib))
                                                : float(cutlass::float_e2m1_t::bitcast(nib));
            o[j] = __float2bfloat16((ALU >= CT_ALU_RCP) ? (v * s * inv_gs) : (v * s / global_scale));
        }
        *reinterpret_cast<uint4*>(orow + (size_t)g * 16)     = *reinterpret_cast<const uint4*>(o);
        *reinterpret_cast<uint4*>(orow + (size_t)g * 16 + 8) = *reinterpret_cast<const uint4*>(o + 8);
    }
}

// Fused NVFP4 -> per-row int8, so the bf16 never lands in DRAM.
//
// This was tried BEFORE the integer decode above and measured 1.2% SLOWER: it cut DRAM traffic
// 4.4x (295 MB -> 85 MB per GDN qkv projection) and gained nothing, because at that point both
// this kernel and the dequant it replaces were ALU bound -- ncu had them at SM 75-81% with DRAM
// at 10-44%. Halving the per-element arithmetic changes that premise, so the traffic saving is
// worth re-testing on top of it. SPARKINFER_CT_NVFP4_ROWS_I8 selects.
//
// The value set, the reduction and the rounding are pf_quant_rows_fast_kernel's, unchanged: the
// same VEC=8 slots so a thread holds the same eight columns, the same bf16 rounding on the way in,
// the same amax over that value set, the same d = amax/127.0f and roundf, and the same
// amax==0 -> 0 rule. The row amax is a MAX, which is associative and exact in floating point, so
// no thread mapping can change it. Bit-identical to the two-kernel path by construction.
//
// Eight consecutive columns from a multiple of 8 lie inside one 16-element group, so a slot is one
// 4-byte packed load plus one scale byte.
template <int BLOCK, int VEC, int SLOTS>
__global__ __launch_bounds__(BLOCK) void ct_nvfp4_rows_i8_kernel(
        const unsigned char* __restrict__ packed, const unsigned char* __restrict__ group_scale,
        const float* __restrict__ global_scale_dev, signed char* __restrict__ q,
        float* __restrict__ scale, int rows, int cols) {
    const int r = blockIdx.x;
    if (r >= rows) return;
    const int tid = threadIdx.x;
    const float gs = *global_scale_dev;
    const unsigned char* prow = packed + (size_t)r * (size_t)(cols >> 1);
    const unsigned char* srow = group_scale + (size_t)r * (size_t)(cols >> 4);
    const size_t base = (size_t)r * (size_t)cols;

    __nv_bfloat16 reg[SLOTS][VEC];
    float amax = 0.f;
    #pragma unroll
    for (int s = 0; s < SLOTS; s++) {
        const int c = (tid + s * BLOCK) * VEC;
        if (c < cols) {
            const unsigned pk = *reinterpret_cast<const unsigned*>(prow + (c >> 1));
            const float gsc = ct_ue4m3(srow[c >> 4]);
            #pragma unroll
            for (int v = 0; v < VEC; v++) {
                const unsigned byte = (pk >> (8 * (v >> 1))) & 255u;
                const unsigned char nib = (unsigned char)((v & 1) ? (byte >> 4) : (byte & 0xF));
                reg[s][v] = __float2bfloat16((0.5f * ct_e2m1_x2(nib)) * gsc / gs);
                amax = fmaxf(amax, fabsf(__bfloat162float(reg[s][v])));
            }
        }
    }
    #pragma unroll
    for (int o = 16; o > 0; o >>= 1) amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, o));
    __shared__ float sred[BLOCK / 32];
    if ((tid & 31) == 0) sred[tid >> 5] = amax;
    __syncthreads();
    if (tid < 32) {
        float v = (tid < BLOCK / 32) ? sred[tid] : 0.f;
        #pragma unroll
        for (int o = 16; o > 0; o >>= 1) v = fmaxf(v, __shfl_xor_sync(0xffffffffu, v, o));
        if (tid == 0) sred[0] = v;
    }
    __syncthreads();
    const float d = sred[0] / 127.0f;
    if (tid == 0) scale[r] = d;
    #pragma unroll
    for (int s = 0; s < SLOTS; s++) {
        const int c = (tid + s * BLOCK) * VEC;
        if (c < cols) {
            signed char out[VEC];
            #pragma unroll
            for (int v = 0; v < VEC; v++)
                out[v] = (signed char)((sred[0] == 0.f) ? 0
                                       : (int)roundf(__bfloat162float(reg[s][v]) / d));
            *reinterpret_cast<uint2*>(&q[base + c]) = *reinterpret_cast<const uint2*>(out);
        }
    }
}
} // namespace

bool launch_ct_dequant_nvfp4_rows_i8(const void* packed_u8, const void* group_scale_ue4m3,
                                     const float* global_scale_dev, signed char* q, float* scale,
                                     int rows, int cols, cudaStream_t stream) {
    static const int on = [] {
        const char* e = getenv("SPARKINFER_CT_NVFP4_ROWS_I8");
        return (e && e[0] == '0') ? 0 : 1;
    }();
    constexpr int BLOCK = 256, VEC = 8;
    if (!on || !packed_u8 || !group_scale_ue4m3 || !global_scale_dev || !q || !scale) return false;
    if (rows <= 0 || cols <= 0 || (cols & 15) != 0) return false;
    const int slots = (cols + BLOCK * VEC - 1) / (BLOCK * VEC);
    #define SI_NVFP4_ROWS_I8(S) \
        ct_nvfp4_rows_i8_kernel<BLOCK, VEC, S><<<rows, BLOCK, 0, stream>>>( \
            reinterpret_cast<const unsigned char*>(packed_u8), \
            reinterpret_cast<const unsigned char*>(group_scale_ue4m3), \
            global_scale_dev, q, scale, rows, cols)
    switch (slots) {
        case 1: SI_NVFP4_ROWS_I8(1); break;
        case 2: SI_NVFP4_ROWS_I8(2); break;
        case 3: SI_NVFP4_ROWS_I8(3); break;
        case 4: SI_NVFP4_ROWS_I8(4); break;
        default: return false;
    }
    #undef SI_NVFP4_ROWS_I8
    return cudaPeekAtLastError() == cudaSuccess;
}

static void ct_dequant_nvfp4_launch(const void* packed_u8, const void* group_scale_ue4m3,
                                    float global_scale, const float* global_scale_dev,
                                    void* out_bf16, int rows, int cols, cudaStream_t stream) {
    // Group-wise path when the shape allows it (SPARKINFER_CT_NVFP4_G16=0 restores the
    // per-element kernel for A/B). cols%16==0 makes every group's 8 packed bytes 8-byte aligned
    // and every 16-value output run 32-byte aligned; the payload pointers themselves come from
    // cudaMalloc plus a 256-byte header, so both bases are aligned too.
    static const int g16 = [] {
        const char* e = getenv("SPARKINFER_CT_NVFP4_G16");
        return (e && e[0] == '0') ? 0 : 1;
    }();
    // Which ALU form the group-wise kernel uses; see the enum above. Default is the bit-identical
    // integer decode. SPARKINFER_CT_NVFP4_ALU picks 0/1/2 for A/B.
    static const int alu = [] {
        const char* e = getenv("SPARKINFER_CT_NVFP4_ALU");
        const int v = e ? atoi(e) : CT_ALU_INT;
        return (v >= CT_ALU_BASE && v <= CT_ALU_RCP) ? v : CT_ALU_INT;
    }();
    // The group-wise kernel maps one output row to grid.y. CUDA caps grid.y at 65535 even on
    // Blackwell; Qwen3.8's ModelOpt lm_head has 248320 rows, so attempting this layout there
    // fails the launch with cudaErrorInvalidValue and leaves the entire head uninitialized.
    // The flattened kernel below has the same numerics and uses only grid.x, whose limit easily
    // covers the head, so route oversized row counts through it.
    if (g16 && rows > 0 && rows <= 65535 && cols > 0 && (cols & 15) == 0 &&
        ((reinterpret_cast<size_t>(packed_u8) | reinterpret_cast<size_t>(out_bf16)) & 15u) == 0) {
        const int ngroups = cols >> 4;
        const int threads = 256;
        const int bx = (ngroups + threads - 1) / threads;
        const dim3 grid(bx > 0 ? bx : 1, rows);
        auto* pk = reinterpret_cast<const unsigned char*>(packed_u8);
        auto* gsc = reinterpret_cast<const unsigned char*>(group_scale_ue4m3);
        auto* ob = reinterpret_cast<__nv_bfloat16*>(out_bf16);
        if (alu == CT_ALU_RCP)
            ct_dequant_nvfp4_g16_kernel<CT_ALU_RCP><<<grid, threads, 0, stream>>>(
                pk, gsc, global_scale, global_scale_dev, ob, rows, cols);
        else if (alu == CT_ALU_INT)
            ct_dequant_nvfp4_g16_kernel<CT_ALU_INT><<<grid, threads, 0, stream>>>(
                pk, gsc, global_scale, global_scale_dev, ob, rows, cols);
        else
            ct_dequant_nvfp4_g16_kernel<CT_ALU_BASE><<<grid, threads, 0, stream>>>(
                pk, gsc, global_scale, global_scale_dev, ob, rows, cols);
        return;
    }
    const long n = (long)rows * cols;
    const int threads = 256;
    const long blocks = (n + threads - 1) / threads;
    ct_dequant_nvfp4_kernel<<<(unsigned)blocks, threads, 0, stream>>>(
        reinterpret_cast<const unsigned char*>(packed_u8),
        reinterpret_cast<const unsigned char*>(group_scale_ue4m3), global_scale, global_scale_dev,
        reinterpret_cast<__nv_bfloat16*>(out_bf16), rows, cols);
}

void launch_ct_dequant_nvfp4(const void* packed_u8, const void* group_scale_ue4m3,
                             float global_scale, void* out_bf16, int rows, int cols,
                             cudaStream_t stream) {
    ct_dequant_nvfp4_launch(packed_u8, group_scale_ue4m3, global_scale, nullptr, out_bf16,
                            rows, cols, stream);
}

void launch_ct_dequant_nvfp4_dev(const void* packed_u8, const void* group_scale_ue4m3,
                                 const float* global_scale_dev, void* out_bf16, int rows, int cols,
                                 cudaStream_t stream) {
    ct_dequant_nvfp4_launch(packed_u8, group_scale_ue4m3, 1.f, global_scale_dev, out_bf16,
                            rows, cols, stream);
}

template <class Layout>
__global__ void pack_sfb_rows(const unsigned char* __restrict__ src,
                              cutlass::float_ue4m3_t* sf, int rows, int cols,
                              Layout layout) {
    const int vpr = cols / 16;
    const int total = rows * vpr;
    for (int g = (int)(blockIdx.x * blockDim.x + threadIdx.x); g < total;
         g += (int)(gridDim.x * blockDim.x)) {
        const int row = g / vpr, k0 = (g - row * vpr) * 16;
        auto scales = cute::make_tensor(sf, layout);
        scales(row, k0, 0) = cutlass::float_ue4m3_t::bitcast(src[g]);
    }
}

bool launch_ct_nvfp4_pack_sfb(const void* scale_rowmajor, void* sfb,
                              int n, int k, cudaStream_t st) {
    if (!scale_rowmajor || !sfb || !prefill_nvfp4_supported(128, n, k)) return false;
    const size_t bytes = prefill_nvfp4_scale_bytes_b(n, k);
    if (bytes && cudaMemsetAsync(sfb, 0, bytes, st) != cudaSuccess) return false;
    auto l = sfb_layout(128, n, k);
    int blocks = (n * (k / 16) + 255) / 256;
    if (blocks > 4096) blocks = 4096;
    pack_sfb_rows<<<blocks, 256, 0, st>>>(
        reinterpret_cast<const unsigned char*>(scale_rowmajor),
        reinterpret_cast<cutlass::float_ue4m3_t*>(sfb), n, k, l);
    return cudaPeekAtLastError() == cudaSuccess;
}

} // namespace sparkinfer::kernels
