$comment
	File created using the following command:
		vcd file ALU_2BITS.msim.vcd -direction
$end
$date
	Thu May 16 13:55:56 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_2bits_vhd_vec_tst $end
$var wire 1 ! A [1] $end
$var wire 1 " A [0] $end
$var wire 1 # B [1] $end
$var wire 1 $ B [0] $end
$var wire 1 % Cin $end
$var wire 1 & contROL [7] $end
$var wire 1 ' contROL [6] $end
$var wire 1 ( contROL [5] $end
$var wire 1 ) contROL [4] $end
$var wire 1 * contROL [3] $end
$var wire 1 + contROL [2] $end
$var wire 1 , contROL [1] $end
$var wire 1 - contROL [0] $end
$var wire 1 . Cout $end
$var wire 1 / S [1] $end
$var wire 1 0 S [0] $end

$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var wire 1 4 devoe $end
$var wire 1 5 devclrn $end
$var wire 1 6 devpor $end
$var wire 1 7 ww_devoe $end
$var wire 1 8 ww_devclrn $end
$var wire 1 9 ww_devpor $end
$var wire 1 : ww_A [1] $end
$var wire 1 ; ww_A [0] $end
$var wire 1 < ww_B [1] $end
$var wire 1 = ww_B [0] $end
$var wire 1 > ww_Cin $end
$var wire 1 ? ww_contROL [7] $end
$var wire 1 @ ww_contROL [6] $end
$var wire 1 A ww_contROL [5] $end
$var wire 1 B ww_contROL [4] $end
$var wire 1 C ww_contROL [3] $end
$var wire 1 D ww_contROL [2] $end
$var wire 1 E ww_contROL [1] $end
$var wire 1 F ww_contROL [0] $end
$var wire 1 G ww_S [1] $end
$var wire 1 H ww_S [0] $end
$var wire 1 I ww_Cout $end
$var wire 1 J \Cin~combout\ $end
$var wire 1 K \I1|OR1~0_combout\ $end
$var wire 1 L \I1|I0|S~combout\ $end
$var wire 1 M \I1|A6~combout\ $end
$var wire 1 N \I1|S~0_combout\ $end
$var wire 1 O \I1|S~1_combout\ $end
$var wire 1 P \I1|XOR1~combout\ $end
$var wire 1 Q \I1|S~2_combout\ $end
$var wire 1 R \I1|S~3_combout\ $end
$var wire 1 S \I1|C~0_combout\ $end
$var wire 1 T \I2|OR1~0_combout\ $end
$var wire 1 U \I2|I0|S~combout\ $end
$var wire 1 V \I2|A6~combout\ $end
$var wire 1 W \I2|S~0_combout\ $end
$var wire 1 X \I2|S~1_combout\ $end
$var wire 1 Y \I2|XOR1~combout\ $end
$var wire 1 Z \I2|S~2_combout\ $end
$var wire 1 [ \I2|S~3_combout\ $end
$var wire 1 \ \I2|C~0_combout\ $end
$var wire 1 ] \I2|C~combout\ $end
$var wire 1 ^ \contROL~combout\ [7] $end
$var wire 1 _ \contROL~combout\ [6] $end
$var wire 1 ` \contROL~combout\ [5] $end
$var wire 1 a \contROL~combout\ [4] $end
$var wire 1 b \contROL~combout\ [3] $end
$var wire 1 c \contROL~combout\ [2] $end
$var wire 1 d \contROL~combout\ [1] $end
$var wire 1 e \contROL~combout\ [0] $end
$var wire 1 f \A~combout\ [1] $end
$var wire 1 g \A~combout\ [0] $end
$var wire 1 h \B~combout\ [1] $end
$var wire 1 i \B~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1.
01
12
x3
14
15
16
17
18
19
0>
1I
0J
1K
1L
0M
0N
0O
0P
0Q
0R
1S
1T
0U
1V
0W
0X
1Y
0Z
1[
1\
1]
0!
1"
1#
1$
1&
0'
0(
0)
0*
0+
0,
1-
1/
00
0:
1;
1<
1=
1?
0@
0A
0B
0C
0D
0E
1F
1G
0H
1^
0_
0`
0a
0b
0c
0d
1e
0f
1g
1h
1i
$end
#1000000
