//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module CounterForTestbench(

	 input clk,
	 input reset,
	 input load,
	 input up_down,
    input [3:0] data_in,
	 // frequency select, 2-bit for selecting the frequency (0.5, 1, 2 Hz)
	 input [1:0] freq_sel,
    output [3:0] count
);
	 //assign reset1 = KEY[0];
	 //assign up_down1 = KEY[1];
	 //assign data_in1 = SW[3:0];
	 //assign load1 = SW[9];
	 //assign LEDR[3:0] = count1;
	 //clockDivider CD1 (.clk_in(MAX10_CLK1_50), .clk_out(clk_1hz);
	 UpDownCounter UD1 (.clk(clk), .reset(reset), .load(load), .up_down(up_down), .data_in(data_in), .count(count));
endmodule
