

================================================================
== Vitis HLS Report for 'message_passing_all_pes'
================================================================
* Date:           Fri May  3 00:22:43 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.492 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      502|      578|  1.673 us|  1.926 us|  503|  533|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 5 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer_num_c15 = alloca i64 1"   --->   Operation 6 'alloca' 'layer_num_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer_num_c14 = alloca i64 1"   --->   Operation 7 'alloca' 'layer_num_c14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer_num_c13 = alloca i64 1"   --->   Operation 8 'alloca' 'layer_num_c13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer_num_c = alloca i64 1"   --->   Operation 9 'alloca' 'layer_num_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_0_0 = alloca i64 1"   --->   Operation 10 'alloca' 'mp_in_V_M_elems_V_0_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_0_1 = alloca i64 1"   --->   Operation 11 'alloca' 'mp_in_V_M_elems_V_0_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_0_2 = alloca i64 1"   --->   Operation 12 'alloca' 'mp_in_V_M_elems_V_0_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_0_3 = alloca i64 1"   --->   Operation 13 'alloca' 'mp_in_V_M_elems_V_0_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_0_4 = alloca i64 1"   --->   Operation 14 'alloca' 'mp_in_V_M_elems_V_0_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_0_5 = alloca i64 1"   --->   Operation 15 'alloca' 'mp_in_V_M_elems_V_0_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_0_6 = alloca i64 1"   --->   Operation 16 'alloca' 'mp_in_V_M_elems_V_0_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_0_7 = alloca i64 1"   --->   Operation 17 'alloca' 'mp_in_V_M_elems_V_0_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_1_0 = alloca i64 1"   --->   Operation 18 'alloca' 'mp_in_V_M_elems_V_0_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_1_1 = alloca i64 1"   --->   Operation 19 'alloca' 'mp_in_V_M_elems_V_0_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_1_2 = alloca i64 1"   --->   Operation 20 'alloca' 'mp_in_V_M_elems_V_0_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_1_3 = alloca i64 1"   --->   Operation 21 'alloca' 'mp_in_V_M_elems_V_0_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_1_4 = alloca i64 1"   --->   Operation 22 'alloca' 'mp_in_V_M_elems_V_0_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_1_5 = alloca i64 1"   --->   Operation 23 'alloca' 'mp_in_V_M_elems_V_0_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_1_6 = alloca i64 1"   --->   Operation 24 'alloca' 'mp_in_V_M_elems_V_0_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_0_1_7 = alloca i64 1"   --->   Operation 25 'alloca' 'mp_in_V_M_elems_V_0_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_0_0 = alloca i64 1"   --->   Operation 26 'alloca' 'mp_in_V_M_elems_V_1_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_0_1 = alloca i64 1"   --->   Operation 27 'alloca' 'mp_in_V_M_elems_V_1_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_0_2 = alloca i64 1"   --->   Operation 28 'alloca' 'mp_in_V_M_elems_V_1_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_0_3 = alloca i64 1"   --->   Operation 29 'alloca' 'mp_in_V_M_elems_V_1_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_0_4 = alloca i64 1"   --->   Operation 30 'alloca' 'mp_in_V_M_elems_V_1_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_0_5 = alloca i64 1"   --->   Operation 31 'alloca' 'mp_in_V_M_elems_V_1_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_0_6 = alloca i64 1"   --->   Operation 32 'alloca' 'mp_in_V_M_elems_V_1_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_0_7 = alloca i64 1"   --->   Operation 33 'alloca' 'mp_in_V_M_elems_V_1_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_1_0 = alloca i64 1"   --->   Operation 34 'alloca' 'mp_in_V_M_elems_V_1_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_1_1 = alloca i64 1"   --->   Operation 35 'alloca' 'mp_in_V_M_elems_V_1_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_1_2 = alloca i64 1"   --->   Operation 36 'alloca' 'mp_in_V_M_elems_V_1_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_1_3 = alloca i64 1"   --->   Operation 37 'alloca' 'mp_in_V_M_elems_V_1_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_1_4 = alloca i64 1"   --->   Operation 38 'alloca' 'mp_in_V_M_elems_V_1_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_1_5 = alloca i64 1"   --->   Operation 39 'alloca' 'mp_in_V_M_elems_V_1_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_1_6 = alloca i64 1"   --->   Operation 40 'alloca' 'mp_in_V_M_elems_V_1_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_1_1_7 = alloca i64 1"   --->   Operation 41 'alloca' 'mp_in_V_M_elems_V_1_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_0_0 = alloca i64 1"   --->   Operation 42 'alloca' 'mp_in_V_M_elems_V_2_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_0_1 = alloca i64 1"   --->   Operation 43 'alloca' 'mp_in_V_M_elems_V_2_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_0_2 = alloca i64 1"   --->   Operation 44 'alloca' 'mp_in_V_M_elems_V_2_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_0_3 = alloca i64 1"   --->   Operation 45 'alloca' 'mp_in_V_M_elems_V_2_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_0_4 = alloca i64 1"   --->   Operation 46 'alloca' 'mp_in_V_M_elems_V_2_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_0_5 = alloca i64 1"   --->   Operation 47 'alloca' 'mp_in_V_M_elems_V_2_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_0_6 = alloca i64 1"   --->   Operation 48 'alloca' 'mp_in_V_M_elems_V_2_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_0_7 = alloca i64 1"   --->   Operation 49 'alloca' 'mp_in_V_M_elems_V_2_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_1_0 = alloca i64 1"   --->   Operation 50 'alloca' 'mp_in_V_M_elems_V_2_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_1_1 = alloca i64 1"   --->   Operation 51 'alloca' 'mp_in_V_M_elems_V_2_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_1_2 = alloca i64 1"   --->   Operation 52 'alloca' 'mp_in_V_M_elems_V_2_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_1_3 = alloca i64 1"   --->   Operation 53 'alloca' 'mp_in_V_M_elems_V_2_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_1_4 = alloca i64 1"   --->   Operation 54 'alloca' 'mp_in_V_M_elems_V_2_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_1_5 = alloca i64 1"   --->   Operation 55 'alloca' 'mp_in_V_M_elems_V_2_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_1_6 = alloca i64 1"   --->   Operation 56 'alloca' 'mp_in_V_M_elems_V_2_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_2_1_7 = alloca i64 1"   --->   Operation 57 'alloca' 'mp_in_V_M_elems_V_2_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_0_0 = alloca i64 1"   --->   Operation 58 'alloca' 'mp_in_V_M_elems_V_3_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_0_1 = alloca i64 1"   --->   Operation 59 'alloca' 'mp_in_V_M_elems_V_3_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_0_2 = alloca i64 1"   --->   Operation 60 'alloca' 'mp_in_V_M_elems_V_3_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_0_3 = alloca i64 1"   --->   Operation 61 'alloca' 'mp_in_V_M_elems_V_3_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_0_4 = alloca i64 1"   --->   Operation 62 'alloca' 'mp_in_V_M_elems_V_3_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_0_5 = alloca i64 1"   --->   Operation 63 'alloca' 'mp_in_V_M_elems_V_3_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_0_6 = alloca i64 1"   --->   Operation 64 'alloca' 'mp_in_V_M_elems_V_3_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_0_7 = alloca i64 1"   --->   Operation 65 'alloca' 'mp_in_V_M_elems_V_3_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_1_0 = alloca i64 1"   --->   Operation 66 'alloca' 'mp_in_V_M_elems_V_3_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_1_1 = alloca i64 1"   --->   Operation 67 'alloca' 'mp_in_V_M_elems_V_3_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_1_2 = alloca i64 1"   --->   Operation 68 'alloca' 'mp_in_V_M_elems_V_3_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_1_3 = alloca i64 1"   --->   Operation 69 'alloca' 'mp_in_V_M_elems_V_3_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_1_4 = alloca i64 1"   --->   Operation 70 'alloca' 'mp_in_V_M_elems_V_3_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_1_5 = alloca i64 1"   --->   Operation 71 'alloca' 'mp_in_V_M_elems_V_3_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_1_6 = alloca i64 1"   --->   Operation 72 'alloca' 'mp_in_V_M_elems_V_3_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mp_in_V_M_elems_V_3_1_7 = alloca i64 1"   --->   Operation 73 'alloca' 'mp_in_V_M_elems_V_3_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 260> <FIFO>
ST_1 : Operation 74 [2/2] (2.43ns)   --->   "%call_ln113 = call void @ne_to_mp_adapter, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013, i16 %mp_in_V_M_elems_V_0_0_0, i16 %mp_in_V_M_elems_V_0_0_1, i16 %mp_in_V_M_elems_V_0_0_2, i16 %mp_in_V_M_elems_V_0_0_3, i16 %mp_in_V_M_elems_V_0_0_4, i16 %mp_in_V_M_elems_V_0_0_5, i16 %mp_in_V_M_elems_V_0_0_6, i16 %mp_in_V_M_elems_V_0_0_7, i16 %mp_in_V_M_elems_V_0_1_0, i16 %mp_in_V_M_elems_V_0_1_1, i16 %mp_in_V_M_elems_V_0_1_2, i16 %mp_in_V_M_elems_V_0_1_3, i16 %mp_in_V_M_elems_V_0_1_4, i16 %mp_in_V_M_elems_V_0_1_5, i16 %mp_in_V_M_elems_V_0_1_6, i16 %mp_in_V_M_elems_V_0_1_7, i16 %mp_in_V_M_elems_V_1_0_0, i16 %mp_in_V_M_elems_V_1_0_1, i16 %mp_in_V_M_elems_V_1_0_2, i16 %mp_in_V_M_elems_V_1_0_3, i16 %mp_in_V_M_elems_V_1_0_4, i16 %mp_in_V_M_elems_V_1_0_5, i16 %mp_in_V_M_elems_V_1_0_6, i16 %mp_in_V_M_elems_V_1_0_7, i16 %mp_in_V_M_elems_V_1_1_0, i16 %mp_in_V_M_elems_V_1_1_1, i16 %mp_in_V_M_elems_V_1_1_2, i16 %mp_in_V_M_elems_V_1_1_3, i16 %mp_in_V_M_elems_V_1_1_4, i16 %mp_in_V_M_elems_V_1_1_5, i16 %mp_in_V_M_elems_V_1_1_6, i16 %mp_in_V_M_elems_V_1_1_7, i16 %mp_in_V_M_elems_V_2_0_0, i16 %mp_in_V_M_elems_V_2_0_1, i16 %mp_in_V_M_elems_V_2_0_2, i16 %mp_in_V_M_elems_V_2_0_3, i16 %mp_in_V_M_elems_V_2_0_4, i16 %mp_in_V_M_elems_V_2_0_5, i16 %mp_in_V_M_elems_V_2_0_6, i16 %mp_in_V_M_elems_V_2_0_7, i16 %mp_in_V_M_elems_V_2_1_0, i16 %mp_in_V_M_elems_V_2_1_1, i16 %mp_in_V_M_elems_V_2_1_2, i16 %mp_in_V_M_elems_V_2_1_3, i16 %mp_in_V_M_elems_V_2_1_4, i16 %mp_in_V_M_elems_V_2_1_5, i16 %mp_in_V_M_elems_V_2_1_6, i16 %mp_in_V_M_elems_V_2_1_7, i16 %mp_in_V_M_elems_V_3_0_0, i16 %mp_in_V_M_elems_V_3_0_1, i16 %mp_in_V_M_elems_V_3_0_2, i16 %mp_in_V_M_elems_V_3_0_3, i16 %mp_in_V_M_elems_V_3_0_4, i16 %mp_in_V_M_elems_V_3_0_5, i16 %mp_in_V_M_elems_V_3_0_6, i16 %mp_in_V_M_elems_V_3_0_7, i16 %mp_in_V_M_elems_V_3_1_0, i16 %mp_in_V_M_elems_V_3_1_1, i16 %mp_in_V_M_elems_V_3_1_2, i16 %mp_in_V_M_elems_V_3_1_3, i16 %mp_in_V_M_elems_V_3_1_4, i16 %mp_in_V_M_elems_V_3_1_5, i16 %mp_in_V_M_elems_V_3_1_6, i16 %mp_in_V_M_elems_V_3_1_7, i32 %num_of_nodes_read, i8 %pes_per_node" [example-4/src/conv_layer.cc:113]   --->   Operation 74 'call' 'call_ln113' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%layer_num_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer_num"   --->   Operation 75 'read' 'layer_num_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.21ns)   --->   "%call_ln0 = call void @entry_proc, i3 %layer_num_read, i3 %layer_num_c, i3 %layer_num_c13, i3 %layer_num_c14, i3 %layer_num_c15"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln113 = call void @ne_to_mp_adapter, i16 %ne_out_0_0_0_0_0, i16 %ne_out_0_0_0_0_01, i16 %ne_out_0_0_0_0_012, i16 %ne_out_0_0_0_0_013, i16 %mp_in_V_M_elems_V_0_0_0, i16 %mp_in_V_M_elems_V_0_0_1, i16 %mp_in_V_M_elems_V_0_0_2, i16 %mp_in_V_M_elems_V_0_0_3, i16 %mp_in_V_M_elems_V_0_0_4, i16 %mp_in_V_M_elems_V_0_0_5, i16 %mp_in_V_M_elems_V_0_0_6, i16 %mp_in_V_M_elems_V_0_0_7, i16 %mp_in_V_M_elems_V_0_1_0, i16 %mp_in_V_M_elems_V_0_1_1, i16 %mp_in_V_M_elems_V_0_1_2, i16 %mp_in_V_M_elems_V_0_1_3, i16 %mp_in_V_M_elems_V_0_1_4, i16 %mp_in_V_M_elems_V_0_1_5, i16 %mp_in_V_M_elems_V_0_1_6, i16 %mp_in_V_M_elems_V_0_1_7, i16 %mp_in_V_M_elems_V_1_0_0, i16 %mp_in_V_M_elems_V_1_0_1, i16 %mp_in_V_M_elems_V_1_0_2, i16 %mp_in_V_M_elems_V_1_0_3, i16 %mp_in_V_M_elems_V_1_0_4, i16 %mp_in_V_M_elems_V_1_0_5, i16 %mp_in_V_M_elems_V_1_0_6, i16 %mp_in_V_M_elems_V_1_0_7, i16 %mp_in_V_M_elems_V_1_1_0, i16 %mp_in_V_M_elems_V_1_1_1, i16 %mp_in_V_M_elems_V_1_1_2, i16 %mp_in_V_M_elems_V_1_1_3, i16 %mp_in_V_M_elems_V_1_1_4, i16 %mp_in_V_M_elems_V_1_1_5, i16 %mp_in_V_M_elems_V_1_1_6, i16 %mp_in_V_M_elems_V_1_1_7, i16 %mp_in_V_M_elems_V_2_0_0, i16 %mp_in_V_M_elems_V_2_0_1, i16 %mp_in_V_M_elems_V_2_0_2, i16 %mp_in_V_M_elems_V_2_0_3, i16 %mp_in_V_M_elems_V_2_0_4, i16 %mp_in_V_M_elems_V_2_0_5, i16 %mp_in_V_M_elems_V_2_0_6, i16 %mp_in_V_M_elems_V_2_0_7, i16 %mp_in_V_M_elems_V_2_1_0, i16 %mp_in_V_M_elems_V_2_1_1, i16 %mp_in_V_M_elems_V_2_1_2, i16 %mp_in_V_M_elems_V_2_1_3, i16 %mp_in_V_M_elems_V_2_1_4, i16 %mp_in_V_M_elems_V_2_1_5, i16 %mp_in_V_M_elems_V_2_1_6, i16 %mp_in_V_M_elems_V_2_1_7, i16 %mp_in_V_M_elems_V_3_0_0, i16 %mp_in_V_M_elems_V_3_0_1, i16 %mp_in_V_M_elems_V_3_0_2, i16 %mp_in_V_M_elems_V_3_0_3, i16 %mp_in_V_M_elems_V_3_0_4, i16 %mp_in_V_M_elems_V_3_0_5, i16 %mp_in_V_M_elems_V_3_0_6, i16 %mp_in_V_M_elems_V_3_0_7, i16 %mp_in_V_M_elems_V_3_1_0, i16 %mp_in_V_M_elems_V_3_1_1, i16 %mp_in_V_M_elems_V_3_1_2, i16 %mp_in_V_M_elems_V_3_1_3, i16 %mp_in_V_M_elems_V_3_1_4, i16 %mp_in_V_M_elems_V_3_1_5, i16 %mp_in_V_M_elems_V_3_1_6, i16 %mp_in_V_M_elems_V_3_1_7, i32 %num_of_nodes_read, i8 %pes_per_node" [example-4/src/conv_layer.cc:113]   --->   Operation 77 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln117 = call void @message_passing_pe18, i3 %layer_num_c15, i16 %mp_in_V_M_elems_V_0_0_0, i16 %mp_in_V_M_elems_V_0_0_1, i16 %mp_in_V_M_elems_V_0_0_2, i16 %mp_in_V_M_elems_V_0_0_3, i16 %mp_in_V_M_elems_V_0_0_4, i16 %mp_in_V_M_elems_V_0_0_5, i16 %mp_in_V_M_elems_V_0_0_6, i16 %mp_in_V_M_elems_V_0_0_7, i16 %mp_in_V_M_elems_V_0_1_0, i16 %mp_in_V_M_elems_V_0_1_1, i16 %mp_in_V_M_elems_V_0_1_2, i16 %mp_in_V_M_elems_V_0_1_3, i16 %mp_in_V_M_elems_V_0_1_4, i16 %mp_in_V_M_elems_V_0_1_5, i16 %mp_in_V_M_elems_V_0_1_6, i16 %mp_in_V_M_elems_V_0_1_7, i16 %message, i16 %message4, i16 %message5, i16 %message6, i16 %message7, i16 %message8, i16 %message9, i16 %message10, i32 %num_of_edges_per_pe_1_0, i16 %edge_embedding_weights_V_0_0, i16 %edge_embedding_weights_V_0_1, i16 %edge_embedding_weights_V_0_2, i16 %edge_embedding_weights_V_0_3, i7 %neighbor_tables_1_0, i71 %edge_attrs_1_0, i64 %degree_tables_1_0, i16 %edge_embedding_weights_V_0_4, i16 %edge_embedding_weights_V_0_5, i16 %edge_embedding_weights_V_0_6, i16 %edge_embedding_weights_V_0_7" [example-4/src/conv_layer.cc:117]   --->   Operation 78 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln117 = call void @message_passing_pe19, i3 %layer_num_c14, i16 %mp_in_V_M_elems_V_1_0_0, i16 %mp_in_V_M_elems_V_1_0_1, i16 %mp_in_V_M_elems_V_1_0_2, i16 %mp_in_V_M_elems_V_1_0_3, i16 %mp_in_V_M_elems_V_1_0_4, i16 %mp_in_V_M_elems_V_1_0_5, i16 %mp_in_V_M_elems_V_1_0_6, i16 %mp_in_V_M_elems_V_1_0_7, i16 %mp_in_V_M_elems_V_1_1_0, i16 %mp_in_V_M_elems_V_1_1_1, i16 %mp_in_V_M_elems_V_1_1_2, i16 %mp_in_V_M_elems_V_1_1_3, i16 %mp_in_V_M_elems_V_1_1_4, i16 %mp_in_V_M_elems_V_1_1_5, i16 %mp_in_V_M_elems_V_1_1_6, i16 %mp_in_V_M_elems_V_1_1_7, i16 %message2, i16 %message211, i16 %message212, i16 %message213, i16 %message214, i16 %message215, i16 %message216, i16 %message217, i32 %num_of_edges_per_pe_1_1, i16 %edge_embedding_weights_V_1_0, i16 %edge_embedding_weights_V_1_1, i16 %edge_embedding_weights_V_1_2, i16 %edge_embedding_weights_V_1_3, i7 %neighbor_tables_1_1, i71 %edge_attrs_1_1, i64 %degree_tables_1_1, i16 %edge_embedding_weights_V_1_4, i16 %edge_embedding_weights_V_1_5, i16 %edge_embedding_weights_V_1_6, i16 %edge_embedding_weights_V_1_7" [example-4/src/conv_layer.cc:117]   --->   Operation 79 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln117 = call void @message_passing_pe20, i3 %layer_num_c13, i16 %mp_in_V_M_elems_V_2_0_0, i16 %mp_in_V_M_elems_V_2_0_1, i16 %mp_in_V_M_elems_V_2_0_2, i16 %mp_in_V_M_elems_V_2_0_3, i16 %mp_in_V_M_elems_V_2_0_4, i16 %mp_in_V_M_elems_V_2_0_5, i16 %mp_in_V_M_elems_V_2_0_6, i16 %mp_in_V_M_elems_V_2_0_7, i16 %mp_in_V_M_elems_V_2_1_0, i16 %mp_in_V_M_elems_V_2_1_1, i16 %mp_in_V_M_elems_V_2_1_2, i16 %mp_in_V_M_elems_V_2_1_3, i16 %mp_in_V_M_elems_V_2_1_4, i16 %mp_in_V_M_elems_V_2_1_5, i16 %mp_in_V_M_elems_V_2_1_6, i16 %mp_in_V_M_elems_V_2_1_7, i16 %message3, i16 %message318, i16 %message319, i16 %message320, i16 %message321, i16 %message322, i16 %message323, i16 %message324, i32 %num_of_edges_per_pe_1_2, i16 %edge_embedding_weights_V_2_0, i16 %edge_embedding_weights_V_2_1, i16 %edge_embedding_weights_V_2_2, i16 %edge_embedding_weights_V_2_3, i7 %neighbor_tables_1_2, i71 %edge_attrs_1_2, i64 %degree_tables_1_2, i16 %edge_embedding_weights_V_2_4, i16 %edge_embedding_weights_V_2_5, i16 %edge_embedding_weights_V_2_6, i16 %edge_embedding_weights_V_2_7" [example-4/src/conv_layer.cc:117]   --->   Operation 80 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln117 = call void @message_passing_pe21, i3 %layer_num_c, i16 %mp_in_V_M_elems_V_3_0_0, i16 %mp_in_V_M_elems_V_3_0_1, i16 %mp_in_V_M_elems_V_3_0_2, i16 %mp_in_V_M_elems_V_3_0_3, i16 %mp_in_V_M_elems_V_3_0_4, i16 %mp_in_V_M_elems_V_3_0_5, i16 %mp_in_V_M_elems_V_3_0_6, i16 %mp_in_V_M_elems_V_3_0_7, i16 %mp_in_V_M_elems_V_3_1_0, i16 %mp_in_V_M_elems_V_3_1_1, i16 %mp_in_V_M_elems_V_3_1_2, i16 %mp_in_V_M_elems_V_3_1_3, i16 %mp_in_V_M_elems_V_3_1_4, i16 %mp_in_V_M_elems_V_3_1_5, i16 %mp_in_V_M_elems_V_3_1_6, i16 %mp_in_V_M_elems_V_3_1_7, i16 %message425, i16 %message426, i16 %message427, i16 %message428, i16 %message429, i16 %message430, i16 %message431, i16 %message432, i32 %num_of_edges_per_pe_1_3, i16 %edge_embedding_weights_V_3_0, i16 %edge_embedding_weights_V_3_1, i16 %edge_embedding_weights_V_3_2, i16 %edge_embedding_weights_V_3_3, i7 %neighbor_tables_1_3, i71 %edge_attrs_1_3, i64 %degree_tables_1_3, i16 %edge_embedding_weights_V_3_4, i16 %edge_embedding_weights_V_3_5, i16 %edge_embedding_weights_V_3_6, i16 %edge_embedding_weights_V_3_7" [example-4/src/conv_layer.cc:117]   --->   Operation 81 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer_num_c15_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i3 %layer_num_c15, i3 %layer_num_c15"   --->   Operation 82 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %layer_num_c15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_269 = specchannel i32 @_ssdm_op_SpecChannel, void @layer_num_c14_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i3 %layer_num_c14, i3 %layer_num_c14"   --->   Operation 84 'specchannel' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %layer_num_c14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%empty_270 = specchannel i32 @_ssdm_op_SpecChannel, void @layer_num_c13_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i3 %layer_num_c13, i3 %layer_num_c13"   --->   Operation 86 'specchannel' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %layer_num_c13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%empty_271 = specchannel i32 @_ssdm_op_SpecChannel, void @layer_num_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i3 %layer_num_c, i3 %layer_num_c"   --->   Operation 88 'specchannel' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %layer_num_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ne_out_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ne_out_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ne_out_0_0_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ne_out_0_0_0_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_8"   --->   Operation 94 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_0_0, i16 %mp_in_V_M_elems_V_0_0_0"   --->   Operation 95 'specchannel' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_0_1, i16 %mp_in_V_M_elems_V_0_0_1"   --->   Operation 97 'specchannel' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%empty_274 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_0_2, i16 %mp_in_V_M_elems_V_0_0_2"   --->   Operation 99 'specchannel' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%empty_275 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_0_3, i16 %mp_in_V_M_elems_V_0_0_3"   --->   Operation 101 'specchannel' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%empty_276 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_0_4, i16 %mp_in_V_M_elems_V_0_0_4"   --->   Operation 103 'specchannel' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_277 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_0_5, i16 %mp_in_V_M_elems_V_0_0_5"   --->   Operation 105 'specchannel' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_278 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_0_6, i16 %mp_in_V_M_elems_V_0_0_6"   --->   Operation 107 'specchannel' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%empty_279 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_0_7, i16 %mp_in_V_M_elems_V_0_0_7"   --->   Operation 109 'specchannel' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%empty_280 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_1_0, i16 %mp_in_V_M_elems_V_0_1_0"   --->   Operation 111 'specchannel' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%empty_281 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_1_1, i16 %mp_in_V_M_elems_V_0_1_1"   --->   Operation 113 'specchannel' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%empty_282 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_1_2, i16 %mp_in_V_M_elems_V_0_1_2"   --->   Operation 115 'specchannel' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%empty_283 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_1_3, i16 %mp_in_V_M_elems_V_0_1_3"   --->   Operation 117 'specchannel' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%empty_284 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_1_4, i16 %mp_in_V_M_elems_V_0_1_4"   --->   Operation 119 'specchannel' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%empty_285 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_1_5, i16 %mp_in_V_M_elems_V_0_1_5"   --->   Operation 121 'specchannel' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%empty_286 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_1_6, i16 %mp_in_V_M_elems_V_0_1_6"   --->   Operation 123 'specchannel' 'empty_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%empty_287 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_0_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_0_1_7, i16 %mp_in_V_M_elems_V_0_1_7"   --->   Operation 125 'specchannel' 'empty_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_0_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%empty_288 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_0_0, i16 %mp_in_V_M_elems_V_1_0_0"   --->   Operation 127 'specchannel' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%empty_289 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_0_1, i16 %mp_in_V_M_elems_V_1_0_1"   --->   Operation 129 'specchannel' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%empty_290 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_0_2, i16 %mp_in_V_M_elems_V_1_0_2"   --->   Operation 131 'specchannel' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%empty_291 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_0_3, i16 %mp_in_V_M_elems_V_1_0_3"   --->   Operation 133 'specchannel' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%empty_292 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_0_4, i16 %mp_in_V_M_elems_V_1_0_4"   --->   Operation 135 'specchannel' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%empty_293 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_0_5, i16 %mp_in_V_M_elems_V_1_0_5"   --->   Operation 137 'specchannel' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%empty_294 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_0_6, i16 %mp_in_V_M_elems_V_1_0_6"   --->   Operation 139 'specchannel' 'empty_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%empty_295 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_0_7, i16 %mp_in_V_M_elems_V_1_0_7"   --->   Operation 141 'specchannel' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%empty_296 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_1_0, i16 %mp_in_V_M_elems_V_1_1_0"   --->   Operation 143 'specchannel' 'empty_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%empty_297 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_1_1, i16 %mp_in_V_M_elems_V_1_1_1"   --->   Operation 145 'specchannel' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%empty_298 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_1_2, i16 %mp_in_V_M_elems_V_1_1_2"   --->   Operation 147 'specchannel' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%empty_299 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_1_3, i16 %mp_in_V_M_elems_V_1_1_3"   --->   Operation 149 'specchannel' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%empty_300 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_1_4, i16 %mp_in_V_M_elems_V_1_1_4"   --->   Operation 151 'specchannel' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%empty_301 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_1_5, i16 %mp_in_V_M_elems_V_1_1_5"   --->   Operation 153 'specchannel' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%empty_302 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_1_6, i16 %mp_in_V_M_elems_V_1_1_6"   --->   Operation 155 'specchannel' 'empty_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%empty_303 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_1_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_1_1_7, i16 %mp_in_V_M_elems_V_1_1_7"   --->   Operation 157 'specchannel' 'empty_303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_1_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%empty_304 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_0_0, i16 %mp_in_V_M_elems_V_2_0_0"   --->   Operation 159 'specchannel' 'empty_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%empty_305 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_0_1, i16 %mp_in_V_M_elems_V_2_0_1"   --->   Operation 161 'specchannel' 'empty_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%empty_306 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_0_2, i16 %mp_in_V_M_elems_V_2_0_2"   --->   Operation 163 'specchannel' 'empty_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%empty_307 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_0_3, i16 %mp_in_V_M_elems_V_2_0_3"   --->   Operation 165 'specchannel' 'empty_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%empty_308 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_0_4, i16 %mp_in_V_M_elems_V_2_0_4"   --->   Operation 167 'specchannel' 'empty_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%empty_309 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_0_5, i16 %mp_in_V_M_elems_V_2_0_5"   --->   Operation 169 'specchannel' 'empty_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%empty_310 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_0_6, i16 %mp_in_V_M_elems_V_2_0_6"   --->   Operation 171 'specchannel' 'empty_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%empty_311 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_0_7, i16 %mp_in_V_M_elems_V_2_0_7"   --->   Operation 173 'specchannel' 'empty_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%empty_312 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_1_0, i16 %mp_in_V_M_elems_V_2_1_0"   --->   Operation 175 'specchannel' 'empty_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%empty_313 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_1_1, i16 %mp_in_V_M_elems_V_2_1_1"   --->   Operation 177 'specchannel' 'empty_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%empty_314 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_1_2, i16 %mp_in_V_M_elems_V_2_1_2"   --->   Operation 179 'specchannel' 'empty_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%empty_315 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_1_3, i16 %mp_in_V_M_elems_V_2_1_3"   --->   Operation 181 'specchannel' 'empty_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%empty_316 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_1_4, i16 %mp_in_V_M_elems_V_2_1_4"   --->   Operation 183 'specchannel' 'empty_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%empty_317 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_1_5, i16 %mp_in_V_M_elems_V_2_1_5"   --->   Operation 185 'specchannel' 'empty_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%empty_318 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_1_6, i16 %mp_in_V_M_elems_V_2_1_6"   --->   Operation 187 'specchannel' 'empty_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%empty_319 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_2_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_2_1_7, i16 %mp_in_V_M_elems_V_2_1_7"   --->   Operation 189 'specchannel' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_2_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%empty_320 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_0_0, i16 %mp_in_V_M_elems_V_3_0_0"   --->   Operation 191 'specchannel' 'empty_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%empty_321 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_0_1, i16 %mp_in_V_M_elems_V_3_0_1"   --->   Operation 193 'specchannel' 'empty_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%empty_322 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_0_2, i16 %mp_in_V_M_elems_V_3_0_2"   --->   Operation 195 'specchannel' 'empty_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%empty_323 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_0_3, i16 %mp_in_V_M_elems_V_3_0_3"   --->   Operation 197 'specchannel' 'empty_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%empty_324 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_0_4, i16 %mp_in_V_M_elems_V_3_0_4"   --->   Operation 199 'specchannel' 'empty_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%empty_325 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_0_5, i16 %mp_in_V_M_elems_V_3_0_5"   --->   Operation 201 'specchannel' 'empty_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%empty_326 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_0_6, i16 %mp_in_V_M_elems_V_3_0_6"   --->   Operation 203 'specchannel' 'empty_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%empty_327 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_0_7, i16 %mp_in_V_M_elems_V_3_0_7"   --->   Operation 205 'specchannel' 'empty_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%empty_328 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_1_0, i16 %mp_in_V_M_elems_V_3_1_0"   --->   Operation 207 'specchannel' 'empty_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%empty_329 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_1_1, i16 %mp_in_V_M_elems_V_3_1_1"   --->   Operation 209 'specchannel' 'empty_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%empty_330 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_1_2, i16 %mp_in_V_M_elems_V_3_1_2"   --->   Operation 211 'specchannel' 'empty_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%empty_331 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_1_3, i16 %mp_in_V_M_elems_V_3_1_3"   --->   Operation 213 'specchannel' 'empty_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%empty_332 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_1_4, i16 %mp_in_V_M_elems_V_3_1_4"   --->   Operation 215 'specchannel' 'empty_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%empty_333 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_1_5, i16 %mp_in_V_M_elems_V_3_1_5"   --->   Operation 217 'specchannel' 'empty_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%empty_334 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_1_6, i16 %mp_in_V_M_elems_V_3_1_6"   --->   Operation 219 'specchannel' 'empty_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%empty_335 = specchannel i32 @_ssdm_op_SpecChannel, void @mp_in_OC_V_OC_M_elems_OC_V_OC_3_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 260, i32 260, i16 %mp_in_V_M_elems_V_3_1_7, i16 %mp_in_V_M_elems_V_3_1_7"   --->   Operation 221 'specchannel' 'empty_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mp_in_V_M_elems_V_3_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln117 = call void @message_passing_pe18, i3 %layer_num_c15, i16 %mp_in_V_M_elems_V_0_0_0, i16 %mp_in_V_M_elems_V_0_0_1, i16 %mp_in_V_M_elems_V_0_0_2, i16 %mp_in_V_M_elems_V_0_0_3, i16 %mp_in_V_M_elems_V_0_0_4, i16 %mp_in_V_M_elems_V_0_0_5, i16 %mp_in_V_M_elems_V_0_0_6, i16 %mp_in_V_M_elems_V_0_0_7, i16 %mp_in_V_M_elems_V_0_1_0, i16 %mp_in_V_M_elems_V_0_1_1, i16 %mp_in_V_M_elems_V_0_1_2, i16 %mp_in_V_M_elems_V_0_1_3, i16 %mp_in_V_M_elems_V_0_1_4, i16 %mp_in_V_M_elems_V_0_1_5, i16 %mp_in_V_M_elems_V_0_1_6, i16 %mp_in_V_M_elems_V_0_1_7, i16 %message, i16 %message4, i16 %message5, i16 %message6, i16 %message7, i16 %message8, i16 %message9, i16 %message10, i32 %num_of_edges_per_pe_1_0, i16 %edge_embedding_weights_V_0_0, i16 %edge_embedding_weights_V_0_1, i16 %edge_embedding_weights_V_0_2, i16 %edge_embedding_weights_V_0_3, i7 %neighbor_tables_1_0, i71 %edge_attrs_1_0, i64 %degree_tables_1_0, i16 %edge_embedding_weights_V_0_4, i16 %edge_embedding_weights_V_0_5, i16 %edge_embedding_weights_V_0_6, i16 %edge_embedding_weights_V_0_7" [example-4/src/conv_layer.cc:117]   --->   Operation 223 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln117 = call void @message_passing_pe19, i3 %layer_num_c14, i16 %mp_in_V_M_elems_V_1_0_0, i16 %mp_in_V_M_elems_V_1_0_1, i16 %mp_in_V_M_elems_V_1_0_2, i16 %mp_in_V_M_elems_V_1_0_3, i16 %mp_in_V_M_elems_V_1_0_4, i16 %mp_in_V_M_elems_V_1_0_5, i16 %mp_in_V_M_elems_V_1_0_6, i16 %mp_in_V_M_elems_V_1_0_7, i16 %mp_in_V_M_elems_V_1_1_0, i16 %mp_in_V_M_elems_V_1_1_1, i16 %mp_in_V_M_elems_V_1_1_2, i16 %mp_in_V_M_elems_V_1_1_3, i16 %mp_in_V_M_elems_V_1_1_4, i16 %mp_in_V_M_elems_V_1_1_5, i16 %mp_in_V_M_elems_V_1_1_6, i16 %mp_in_V_M_elems_V_1_1_7, i16 %message2, i16 %message211, i16 %message212, i16 %message213, i16 %message214, i16 %message215, i16 %message216, i16 %message217, i32 %num_of_edges_per_pe_1_1, i16 %edge_embedding_weights_V_1_0, i16 %edge_embedding_weights_V_1_1, i16 %edge_embedding_weights_V_1_2, i16 %edge_embedding_weights_V_1_3, i7 %neighbor_tables_1_1, i71 %edge_attrs_1_1, i64 %degree_tables_1_1, i16 %edge_embedding_weights_V_1_4, i16 %edge_embedding_weights_V_1_5, i16 %edge_embedding_weights_V_1_6, i16 %edge_embedding_weights_V_1_7" [example-4/src/conv_layer.cc:117]   --->   Operation 224 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln117 = call void @message_passing_pe20, i3 %layer_num_c13, i16 %mp_in_V_M_elems_V_2_0_0, i16 %mp_in_V_M_elems_V_2_0_1, i16 %mp_in_V_M_elems_V_2_0_2, i16 %mp_in_V_M_elems_V_2_0_3, i16 %mp_in_V_M_elems_V_2_0_4, i16 %mp_in_V_M_elems_V_2_0_5, i16 %mp_in_V_M_elems_V_2_0_6, i16 %mp_in_V_M_elems_V_2_0_7, i16 %mp_in_V_M_elems_V_2_1_0, i16 %mp_in_V_M_elems_V_2_1_1, i16 %mp_in_V_M_elems_V_2_1_2, i16 %mp_in_V_M_elems_V_2_1_3, i16 %mp_in_V_M_elems_V_2_1_4, i16 %mp_in_V_M_elems_V_2_1_5, i16 %mp_in_V_M_elems_V_2_1_6, i16 %mp_in_V_M_elems_V_2_1_7, i16 %message3, i16 %message318, i16 %message319, i16 %message320, i16 %message321, i16 %message322, i16 %message323, i16 %message324, i32 %num_of_edges_per_pe_1_2, i16 %edge_embedding_weights_V_2_0, i16 %edge_embedding_weights_V_2_1, i16 %edge_embedding_weights_V_2_2, i16 %edge_embedding_weights_V_2_3, i7 %neighbor_tables_1_2, i71 %edge_attrs_1_2, i64 %degree_tables_1_2, i16 %edge_embedding_weights_V_2_4, i16 %edge_embedding_weights_V_2_5, i16 %edge_embedding_weights_V_2_6, i16 %edge_embedding_weights_V_2_7" [example-4/src/conv_layer.cc:117]   --->   Operation 225 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln117 = call void @message_passing_pe21, i3 %layer_num_c, i16 %mp_in_V_M_elems_V_3_0_0, i16 %mp_in_V_M_elems_V_3_0_1, i16 %mp_in_V_M_elems_V_3_0_2, i16 %mp_in_V_M_elems_V_3_0_3, i16 %mp_in_V_M_elems_V_3_0_4, i16 %mp_in_V_M_elems_V_3_0_5, i16 %mp_in_V_M_elems_V_3_0_6, i16 %mp_in_V_M_elems_V_3_0_7, i16 %mp_in_V_M_elems_V_3_1_0, i16 %mp_in_V_M_elems_V_3_1_1, i16 %mp_in_V_M_elems_V_3_1_2, i16 %mp_in_V_M_elems_V_3_1_3, i16 %mp_in_V_M_elems_V_3_1_4, i16 %mp_in_V_M_elems_V_3_1_5, i16 %mp_in_V_M_elems_V_3_1_6, i16 %mp_in_V_M_elems_V_3_1_7, i16 %message425, i16 %message426, i16 %message427, i16 %message428, i16 %message429, i16 %message430, i16 %message431, i16 %message432, i32 %num_of_edges_per_pe_1_3, i16 %edge_embedding_weights_V_3_0, i16 %edge_embedding_weights_V_3_1, i16 %edge_embedding_weights_V_3_2, i16 %edge_embedding_weights_V_3_3, i7 %neighbor_tables_1_3, i71 %edge_attrs_1_3, i64 %degree_tables_1_3, i16 %edge_embedding_weights_V_3_4, i16 %edge_embedding_weights_V_3_5, i16 %edge_embedding_weights_V_3_6, i16 %edge_embedding_weights_V_3_7" [example-4/src/conv_layer.cc:117]   --->   Operation 226 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%ret_ln124 = ret" [example-4/src/conv_layer.cc:124]   --->   Operation 227 'ret' 'ret_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	wire read operation ('num_of_nodes_read') on port 'num_of_nodes' [88]  (0 ns)
	'call' operation ('call_ln113', example-4/src/conv_layer.cc:113) to 'ne_to_mp_adapter' [300]  (2.43 ns)

 <State 2>: 1.22ns
The critical path consists of the following:
	wire read operation ('layer_num_read') on port 'layer_num' [89]  (0 ns)
	'call' operation ('call_ln0') to 'entry_proc' [299]  (1.22 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
