#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 29 20:57:43 2023
# Process ID: 83943
# Current directory: /home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.runs/system_wavegen_0_2_synth_1
# Command line: vivado -log system_wavegen_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wavegen_0_2.tcl
# Log file: /home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.runs/system_wavegen_0_2_synth_1/system_wavegen_0_2.vds
# Journal file: /home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.runs/system_wavegen_0_2_synth_1/vivado.jou
# Running On: ranjithgowda-Surface-Laptop-3, OS: Linux, CPU Frequency: 3283.216 MHz, CPU Physical cores: 4, Host memory: 7887 MB
#-----------------------------------------------------------
source system_wavegen_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/ip_repo/wavegen_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/ip_repo/gpio_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ranjithgowda/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
Command: synth_design -top system_wavegen_0_2 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 83979
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ranjithgowda/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.641 ; gain = 370.770 ; free physical = 160 ; free virtual = 2366
Synthesis current peak Physical Memory [PSS] (MB): peak = 1373.851; parent = 1167.793; children = 206.058
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2907.762; parent = 1946.613; children = 961.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wavegen_0_2' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/synth/system_wavegen_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'wavegen_v1_0' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/hdl/wavegen_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'wavegen_v1_0_AXI' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/hdl/wavegen_v1_0_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'SPI_Module' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/SPI_Module.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Module' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/SPI_Module.sv:17]
INFO: [Synth 8-6157] synthesizing module 'DAC_Calibration_Unit' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/DAC_Calibration_Unit.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'DAC_Calibration_Unit' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/DAC_Calibration_Unit.sv:15]
INFO: [Synth 8-6157] synthesizing module 'Amp_Offset_Unit' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/Amp_Offset_Unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Amp_Offset_Unit' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/Amp_Offset_Unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Saw_Tri_Squ' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/Saw_Tri_Squ.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Saw_Tri_Squ' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/Saw_Tri_Squ.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux6to1' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/mux6to1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux6to1' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/mux6to1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'NCO_Phase_Accum' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/NCO_Phase_Accum.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'NCO_Phase_Accum' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/src/NCO_Phase_Accum.sv:23]
INFO: [Synth 8-6157] synthesizing module 'BRAM_wrapper' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/bd/BRAM/hdl/BRAM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/bd/BRAM/synth/BRAM.v:12]
INFO: [Synth 8-638] synthesizing module 'BRAM_blk_mem_gen_0_0' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/synth/BRAM_blk_mem_gen_0_0.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 4 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: BRAM_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     9.305599 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/synth/BRAM_blk_mem_gen_0_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'BRAM_blk_mem_gen_0_0' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/synth/BRAM_blk_mem_gen_0_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'BRAM_blk_mem_gen_1_0' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_1_0/synth/BRAM_blk_mem_gen_1_0.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 4 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: BRAM_blk_mem_gen_1_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     9.305599 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_1_0/synth/BRAM_blk_mem_gen_1_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'BRAM_blk_mem_gen_1_0' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_1_0/synth/BRAM_blk_mem_gen_1_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'BRAM_blk_mem_gen_2_0' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_2_0/synth/BRAM_blk_mem_gen_2_0.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 4 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: BRAM_blk_mem_gen_2_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     9.305599 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_2_0/synth/BRAM_blk_mem_gen_2_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'BRAM_blk_mem_gen_2_0' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/bd/BRAM/ip/BRAM_blk_mem_gen_2_0/synth/BRAM_blk_mem_gen_2_0.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/bd/BRAM/synth/BRAM.v:12]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_wrapper' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/bd/BRAM/hdl/BRAM_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'wavegen_v1_0_AXI' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/hdl/wavegen_v1_0_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'wavegen_v1_0' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ipshared/52b4/hdl/wavegen_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_wavegen_0_2' (0#1) [/home/ranjithgowda/Documents/FPGA/Projects/R_Project_SOC/R_Project_SOC/Project/gpio/gpio.gen/sources_1/bd/system/ip/system_wavegen_0_2/synth/system_wavegen_0_2.v:53]
