[  980.975393] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975395] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975396] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.975401] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.975402] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.975403] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975403] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.975405] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.975405] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.975406] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975407] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.975408] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975410] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975410] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.975416] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.975416] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.975418] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975418] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.975419] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.975420] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.975420] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975422] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.975423] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975425] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975425] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.975431] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.975432] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975433] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.975434] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.975435] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.975435] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975436] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.975436] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975438] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975439] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.975444] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.975445] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.975446] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975447] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.975448] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.975449] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.975449] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.975450] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975451] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.975452] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.975453] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.975453] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975455] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.975456] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975457] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975458] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.975463] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.975465] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975465] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.975466] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.975467] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.975467] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975468] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.975469] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975470] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975471] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.975477] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.975478] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.975479] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975479] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.975481] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.975481] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.975482] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975483] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.975484] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975486] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975486] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.975492] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.975492] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.975493] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975494] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.975495] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.975496] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.975496] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975498] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.975499] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975500] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975501] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.975506] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.975507] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.975508] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975509] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.975510] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.975511] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.975511] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975513] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.975514] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975515] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975516] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.975521] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.975523] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975523] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.975524] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.975525] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.975525] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975526] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.975527] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.975528] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975529] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.975538] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; })
[  980.975539] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.975540] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.976192] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; })
[  980.976193] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.976194] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986418] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986420] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986421] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986422] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986423] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986423] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986424] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986426] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.986427] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986428] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986429] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986435] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986436] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986437] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986437] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986438] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986439] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986439] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986441] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.986442] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986443] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986444] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986450] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986451] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986451] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986453] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986453] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986454] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986454] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986455] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986456] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986457] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986463] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986464] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986465] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986466] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986467] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986467] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986468] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986469] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.986470] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986472] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986472] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986478] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986479] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986480] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986480] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986481] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986482] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986482] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986483] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986484] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986485] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986486] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986486] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986487] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986488] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986489] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986490] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986491] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986492] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986492] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986493] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986494] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986495] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986496] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986496] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986497] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986498] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986498] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986500] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986500] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986501] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986502] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986502] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986503] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986504] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986505] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986506] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986506] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986507] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986508] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986509] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986509] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986510] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986511] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986512] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986513] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986513] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986514] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986515] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986516] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986517] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986517] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986518] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986519] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986520] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986521] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986521] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986522] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986523] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986524] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986525] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986525] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986526] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986527] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986528] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986529] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986529] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986530] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986531] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986532] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986533] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986533] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986534] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986535] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986536] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986537] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986537] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986538] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986539] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986540] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986541] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986541] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986542] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986543] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986544] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986545] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986545] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986546] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986547] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986548] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986549] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986550] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986550] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986551] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986552] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986553] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986553] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986554] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986555] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986556] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986557] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986558] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986558] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986559] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986560] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986561] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986562] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986562] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986564] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986564] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986565] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986565] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986566] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986567] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986568] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986569] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986569] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986570] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986571] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986572] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986573] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986573] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986574] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986575] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.986576] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986577] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986578] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986586] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986588] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986588] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986589] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986590] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986590] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986591] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986591] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986593] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986593] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986595] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986597] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986597] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986598] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986599] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986599] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986600] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986600] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986602] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986602] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986604] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986606] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986606] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986607] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986608] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986608] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986609] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986610] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986611] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986611] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986613] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986615] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986615] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986616] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986617] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986617] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986618] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986619] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986620] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986620] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986622] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986624] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986624] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986625] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986626] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986626] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986627] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986627] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986629] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986629] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986631] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986632] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986633] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986634] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986634] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986635] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986635] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986636] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986637] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986638] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986640] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986641] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986642] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986643] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986643] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986644] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986644] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986645] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986646] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986647] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986649] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986650] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986651] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986652] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986652] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986653] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986654] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986654] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986656] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986656] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986658] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986660] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986660] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986661] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986661] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986662] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986662] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986663] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986664] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986665] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986667] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986668] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986669] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986669] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986670] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986671] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986671] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986672] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986673] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986674] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986676] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986677] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986678] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986679] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986679] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986680] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986680] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986681] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986683] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986683] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986685] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986686] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986687] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986688] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986688] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986689] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986689] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986690] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986691] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986692] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986694] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986695] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986696] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986697] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986697] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986698] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986698] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986699] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986700] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986701] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986703] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986704] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986705] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986706] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986706] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986706] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986707] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986708] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986709] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986710] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986712] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986713] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986714] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986715] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986715] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986716] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986716] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986717] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986718] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986719] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986721] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986722] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986723] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986723] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986724] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986725] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986725] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986726] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986727] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986728] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986730] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986731] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986732] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986733] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986733] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986734] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986734] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986735] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986736] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986737] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986739] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986740] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986740] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986741] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986742] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986742] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986743] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986744] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986745] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986746] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986748] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986749] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986749] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986751] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986751] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986752] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986752] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986753] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986754] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986755] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986757] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986758] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986758] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986759] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986760] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986761] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986761] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986762] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986763] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986764] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986766] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986767] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986768] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986769] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986769] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986770] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986770] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986771] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986772] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986773] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986775] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986776] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986777] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986777] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986778] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986779] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986779] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986780] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986781] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986782] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986785] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986786] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986786] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986787] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986788] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986788] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986789] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986790] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986791] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986791] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986794] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986795] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986795] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986796] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986797] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986797] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986798] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986799] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986800] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986800] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986807] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986808] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986809] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986810] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986811] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986811] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986812] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986813] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.986814] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986816] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986816] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986822] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986823] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986824] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986825] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986825] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986826] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986827] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986827] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986829] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986829] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986835] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986836] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986837] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986837] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986839] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986839] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986840] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986841] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.986842] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986843] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986844] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986849] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986851] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986851] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986852] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986853] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986853] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986854] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986855] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986856] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986857] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986867] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986867] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986868] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986869] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986870] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986870] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986871] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986872] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.986873] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986875] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986875] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986881] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986882] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986883] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986884] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986884] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986885] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986885] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986886] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986887] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986888] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986894] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986895] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986896] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986896] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986898] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986898] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986899] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986900] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.986901] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986902] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986903] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.986908] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986910] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986910] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.986911] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.986912] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986913] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986914] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986914] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986935] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986937] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986940] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986943] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986945] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986948] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986955] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.986960] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.986964] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986968] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.986977] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.986978] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.986979] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986979] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.986980] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.986981] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.986982] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987048] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987050] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987055] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987060] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987064] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987066] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987069] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987077] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987079] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987081] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987081] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987088] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987090] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987090] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.987091] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.987092] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987092] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987095] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.987100] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987103] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987108] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987118] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987120] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987128] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987129] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987133] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987136] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987139] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987140] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987141] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987143] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987143] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987150] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987150] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987151] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987154] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987159] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987164] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987167] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987171] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987177] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987180] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987183] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987191] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987194] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987195] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.987195] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.987196] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987197] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987197] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.987198] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987201] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987204] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987211] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987219] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987222] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987225] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987230] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987234] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987237] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987241] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987249] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987252] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987254] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987260] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987261] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987262] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.987263] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.987263] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987264] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987265] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987266] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987273] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987276] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987278] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987281] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987288] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987291] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987293] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987300] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987303] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.987305] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987312] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987317] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987324] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987325] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987326] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987327] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987328] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987328] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987329] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987330] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987338] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987341] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987344] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987353] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987355] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987358] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987360] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987367] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987369] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987372] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987375] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987381] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987383] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987384] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987390] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987394] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987394] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987395] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987396] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987397] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987400] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987408] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987410] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987413] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987418] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987423] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987426] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.987428] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987432] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987436] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987445] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987446] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987447] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987447] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987449] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987449] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987450] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987453] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987458] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987461] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987463] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987466] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987471] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987475] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987479] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987481] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987494] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987496] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987499] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987502] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987503] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987504] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987505] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987505] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.987506] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987507] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987508] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987510] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987514] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987517] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987522] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987526] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987528] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987531] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987534] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.987540] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987548] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987550] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987558] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987560] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987561] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987562] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987563] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987563] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987564] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987566] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987568] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987573] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987573] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987581] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987584] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987587] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987590] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987594] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987598] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987600] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987603] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987608] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987613] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987616] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987624] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987625] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987626] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987627] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987628] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987628] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987629] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987630] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987633] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987637] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987638] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987647] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987651] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987654] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987657] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987664] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987667] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987672] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987679] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987681] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987682] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987683] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987689] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987690] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987691] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987692] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987692] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987693] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987694] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987695] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987697] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987699] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987704] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987711] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987716] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987719] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.987721] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.987727] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987732] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987735] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.987737] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987740] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987744] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987750] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987751] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987752] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987758] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987762] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987764] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987772] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987775] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987778] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987783] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987789] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987797] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987799] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987799] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.987800] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.987801] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987801] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987802] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.987802] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987804] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987811] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987818] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987821] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987829] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987831] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987834] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987838] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987843] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987845] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987846] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987847] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987850] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987857] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987859] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987864] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.987868] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.987870] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987878] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987880] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.987883] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987887] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987894] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987901] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987904] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987905] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987906] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987907] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987907] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987908] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987909] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987910] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987916] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987922] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987929] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.987934] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987936] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987940] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.987948] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.987950] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987952] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987953] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.987956] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987959] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.987964] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.987966] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987968] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.987974] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.987976] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.987979] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987985] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.987987] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.987990] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.987994] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.988003] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.988011] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988013] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988013] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.988015] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.988015] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.988016] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988017] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.988018] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988021] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988023] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.988028] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.988031] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988032] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988035] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.988036] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.988038] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.988042] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988049] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.988053] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988056] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988064] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.988071] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988078] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988079] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.988080] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.988080] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.988081] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988082] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.988082] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988084] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988087] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.988094] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.988095] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988096] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988099] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.988102] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.988104] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.988108] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988111] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.988117] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988121] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988123] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.988133] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988136] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988144] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.988146] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.988147] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.988147] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988148] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.988149] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988150] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988150] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.988157] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.988158] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988159] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988160] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.988162] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.988165] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.988166] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988167] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988167] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.988168] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.988169] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.988169] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988171] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.988179] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988183] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988184] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.988195] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988198] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988202] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.988209] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.988211] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.988212] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988213] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.988213] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988215] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988217] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.988221] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988222] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988222] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time
[  980.988223] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value
[  980.988224] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.988224] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988225] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.988226] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988227] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988228] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.988236] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.988238] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988244] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988248] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.988252] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.988256] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.988260] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988264] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[  980.988269] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988273] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988273] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  980.988279] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.988279] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988280] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988281] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.988284] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.988286] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.988287] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988290] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988293] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.988297] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.988301] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value
[  980.988304] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)
[  980.988307] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988312] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time
[  980.988316] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value
[  980.988319] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0
[  980.988321] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988325] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))
[  980.988329] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0
[  980.988332] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })
[  980.988332] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode
[  981.141903] NVRM serverFreeResourceTree: hObject 0x0 not found for client 0xc1e00007
[ 2157.030117] nvidia-nvlink: Unregistered Nvlink Core, major device number 241
