Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ISERDES_NODELAY.v -l ISERDES_NODELAY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUFDS_DIFF_OUT_INTERMDISABLE.v -l IOBUFDS_DIFF_OUT_INTERMDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MMCME4_ADV.v -l MMCME4_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS_DPHY.v -l OBUFDS_DPHY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ODDRE1.v -l ODDRE1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDSE3.v -l IBUFDSE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PLLE3_BASE.v -l PLLE3_BASE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:117:9: Unknown port "DO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:118:9: Unknown port "DRDY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:122:9: Unknown port "DADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:123:9: Unknown port "DCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:124:9: Unknown port "DEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:125:9: Unknown port "DI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE3_BASE.v:126:9: Unknown port "DWE".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_INTERMDISABLE.v -l IBUFDS_INTERMDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DNA_PORTE2.v -l DNA_PORTE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BITSLICE_CONTROL.v -l BITSLICE_CONTROL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:641:6: Unknown port "BISC_MULTI_FREQ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:642:6: Unknown port "CONTROL_DLY_TEST_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:643:6: Unknown port "CTRL_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:644:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:645:6: Unknown port "DIV_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:646:6: Unknown port "DLY_RNK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:647:6: Unknown port "DLY_RNK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:648:6: Unknown port "DLY_RNK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:649:6: Unknown port "DLY_RNK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:650:6: Unknown port "EN_CLK_TO_EXT_NORTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:651:6: Unknown port "EN_CLK_TO_EXT_SOUTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:652:6: Unknown port "EN_DYN_ODLY_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:653:6: Unknown port "EN_OTHER_NCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:654:6: Unknown port "EN_OTHER_PCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:655:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:656:6: Unknown port "IDLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:657:6: Unknown port "INCDEC_CRSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:658:6: Unknown port "INV_RXCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:659:6: Unknown port "MASK_FIXDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:660:6: Unknown port "MON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:661:6: Unknown port "NQTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:662:6: Unknown port "ODLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:663:6: Unknown port "PQTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:664:6: Unknown port "QDLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:665:6: Unknown port "READ_IDLE_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:666:6: Unknown port "REFCLK_SRC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:667:6: Unknown port "RIU_RL_ARBITRATION_FIX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:668:6: Unknown port "ROUNDING_FACTOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:669:6: Unknown port "RXGATE_EXTEND".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:670:6: Unknown port "RX_CLK_PHASE_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:671:6: Unknown port "RX_CLK_PHASE_P".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:672:6: Unknown port "RX_GATING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:673:6: Unknown port "SELF_CALIBRATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:674:6: Unknown port "SERIAL_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:675:6: Unknown port "SIM_SPEEDUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:676:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:677:6: Unknown port "TX_GATING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:681:6: Unknown port "DLY_TEST_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:683:6: Unknown port "LOCAL_DIV_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:684:6: Unknown port "MASTER_PD_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:687:6: Unknown port "PLL_CLK_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:688:6: Unknown port "REFCLK_DFD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:708:6: Unknown port "CLK_STOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:709:6: Unknown port "DLY_TEST_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:733:6: Unknown port "SCAN_INT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:743:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:748:6: Unknown port "CONTROL_DLY_TEST_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:749:6: Unknown port "CTRL_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:750:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:751:6: Unknown port "DIV_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:752:6: Unknown port "DLY_RNK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:753:6: Unknown port "DLY_RNK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:754:6: Unknown port "DLY_RNK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:755:6: Unknown port "DLY_RNK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:756:6: Unknown port "EN_CLK_TO_EXT_NORTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:757:6: Unknown port "EN_CLK_TO_EXT_SOUTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:758:6: Unknown port "EN_DYN_ODLY_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:759:6: Unknown port "EN_OTHER_NCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:760:6: Unknown port "EN_OTHER_PCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:761:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:762:6: Unknown port "IDLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:763:6: Unknown port "INCDEC_CRSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:764:6: Unknown port "INV_RXCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:765:6: Unknown port "MON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:766:6: Unknown port "NQTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:767:6: Unknown port "ODLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:768:6: Unknown port "PQTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:769:6: Unknown port "QDLY_VT_TRACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:770:6: Unknown port "READ_IDLE_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:771:6: Unknown port "REFCLK_SRC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:772:6: Unknown port "ROUNDING_FACTOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:773:6: Unknown port "RXGATE_EXTEND".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:774:6: Unknown port "RX_CLK_PHASE_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:775:6: Unknown port "RX_CLK_PHASE_P".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:776:6: Unknown port "RX_GATING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:777:6: Unknown port "SELF_CALIBRATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:778:6: Unknown port "SERIAL_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:779:6: Unknown port "SIM_SPEEDUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:780:6: Unknown port "SIM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:781:6: Unknown port "TX_GATING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:785:6: Unknown port "DLY_TEST_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:787:6: Unknown port "LOCAL_DIV_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:788:6: Unknown port "MASTER_PD_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:791:6: Unknown port "PLL_CLK_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:792:6: Unknown port "REFCLK_DFD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:812:6: Unknown port "CLK_STOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:813:6: Unknown port "DLY_TEST_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:837:6: Unknown port "SCAN_INT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BITSLICE_CONTROL.v:847:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 89
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v XORCY.v -l XORCY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LDCE.v -l LDCE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v CFGLUT5.v -l CFGLUT5.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RX_BITSLICE.v -l RX_BITSLICE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:440:6: Unknown port "CASCADE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:441:6: Unknown port "DATA_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:442:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:443:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:444:6: Unknown port "DC_ADJ_EN_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:445:6: Unknown port "DDR_DIS_DQS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:446:6: Unknown port "DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:447:6: Unknown port "DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:448:6: Unknown port "DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:449:6: Unknown port "DELAY_VALUE_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:450:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:451:6: Unknown port "FDLY_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:452:6: Unknown port "FIFO_SYNC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:453:6: Unknown port "REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:454:6: Unknown port "RX_Q4_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:455:6: Unknown port "RX_Q5_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:456:6: Unknown port "TBYTE_CTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:457:6: Unknown port "TX_Q_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:458:6: Unknown port "TX_T_OUT_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:459:6: Unknown port "UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:460:6: Unknown port "UPDATE_MODE_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:461:6: Unknown port "XIPHY_BITSLICE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:480:6: Unknown port "IFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:485:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:490:6: Unknown port "RX_DATAIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:491:6: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:493:6: Unknown port "TX_D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:494:6: Unknown port "TX_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:495:6: Unknown port "SIM_IDELAY_DATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:496:6: Unknown port "SIM_IDELAY_DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:497:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:498:6: Unknown port "FIFO_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:499:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:503:6: Unknown port "CASCADE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:504:6: Unknown port "DATA_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:505:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:506:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:507:6: Unknown port "DC_ADJ_EN_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:508:6: Unknown port "DDR_DIS_DQS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:509:6: Unknown port "DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:510:6: Unknown port "DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:511:6: Unknown port "DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:512:6: Unknown port "DELAY_VALUE_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:513:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:514:6: Unknown port "FDLY_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:515:6: Unknown port "FIFO_SYNC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:516:6: Unknown port "REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:517:6: Unknown port "RX_Q4_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:518:6: Unknown port "RX_Q5_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:519:6: Unknown port "SIM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:520:6: Unknown port "TBYTE_CTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:521:6: Unknown port "TX_Q_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:522:6: Unknown port "TX_T_OUT_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:523:6: Unknown port "UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:524:6: Unknown port "UPDATE_MODE_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:525:6: Unknown port "XIPHY_BITSLICE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:544:6: Unknown port "IFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:549:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:554:6: Unknown port "RX_DATAIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:555:6: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:557:6: Unknown port "TX_D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:558:6: Unknown port "TX_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:559:6: Unknown port "SIM_IDELAY_DATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:560:6: Unknown port "SIM_IDELAY_DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RX_BITSLICE.v:561:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 65
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFE3.v -l IBUFE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS_GTE4.v -l OBUFDS_GTE4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFG_GT.v -l BUFG_GT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMD32.v -l RAMD32.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OUT_FIFO.v -l OUT_FIFO.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:272:6: Unknown port "ALMOST_EMPTY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:273:6: Unknown port "ALMOST_FULL_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:274:6: Unknown port "ARRAY_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:275:6: Unknown port "OUTPUT_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:276:6: Unknown port "SLOW_RD_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:277:6: Unknown port "SLOW_WR_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:278:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:279:6: Unknown port "SYNCHRONOUS_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:295:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:309:6: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:310:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:311:6: Unknown port "TESTMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:312:6: Unknown port "TESTREADDISB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:313:6: Unknown port "TESTWRITEDISB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OUT_FIFO.v:316:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 15
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v SRL16E.v -l SRL16E.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v CMACE4.v -l CMACE4.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1958:6: Unknown port "CTL_CSSD_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1959:6: Unknown port "CTL_CSSD_MRKR_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1960:6: Unknown port "CTL_CSSD_ROOT_CLK_DIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1961:6: Unknown port "CTL_CSSD_ROOT_CLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1962:6: Unknown port "CTL_CSSD_SNGL_CHAIN_MD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1963:6: Unknown port "CTL_CSSD_STOP_COUNT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1964:6: Unknown port "CTL_CSSD_STOP_COUNT_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1965:6: Unknown port "CTL_CSSD_STOP_COUNT_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1966:6: Unknown port "CTL_PTP_TRANSPCLK_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1967:6: Unknown port "CTL_RX_CHECK_ACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1968:6: Unknown port "CTL_RX_CHECK_PREAMBLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1969:6: Unknown port "CTL_RX_CHECK_SFD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1970:6: Unknown port "CTL_RX_DELETE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1971:6: Unknown port "CTL_RX_ETYPE_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1972:6: Unknown port "CTL_RX_ETYPE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1973:6: Unknown port "CTL_RX_ETYPE_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1974:6: Unknown port "CTL_RX_ETYPE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1975:6: Unknown port "CTL_RX_FORWARD_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1976:6: Unknown port "CTL_RX_IGNORE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1977:6: Unknown port "CTL_RX_MAX_PACKET_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1978:6: Unknown port "CTL_RX_MIN_PACKET_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1979:6: Unknown port "CTL_RX_OPCODE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1980:6: Unknown port "CTL_RX_OPCODE_MAX_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1981:6: Unknown port "CTL_RX_OPCODE_MAX_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1982:6: Unknown port "CTL_RX_OPCODE_MIN_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1983:6: Unknown port "CTL_RX_OPCODE_MIN_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1984:6: Unknown port "CTL_RX_OPCODE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1985:6: Unknown port "CTL_RX_PAUSE_DA_MCAST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1986:6: Unknown port "CTL_RX_PAUSE_DA_UCAST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1987:6: Unknown port "CTL_RX_PAUSE_SA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1988:6: Unknown port "CTL_RX_PROCESS_LFI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1989:6: Unknown port "CTL_RX_RSFEC_AM_THRESHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1990:6: Unknown port "CTL_RX_RSFEC_FILL_ADJUST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1991:6: Unknown port "CTL_RX_VL_LENGTH_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1992:6: Unknown port "CTL_RX_VL_MARKER_ID0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1993:6: Unknown port "CTL_RX_VL_MARKER_ID1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1994:6: Unknown port "CTL_RX_VL_MARKER_ID10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1995:6: Unknown port "CTL_RX_VL_MARKER_ID11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1996:6: Unknown port "CTL_RX_VL_MARKER_ID12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1997:6: Unknown port "CTL_RX_VL_MARKER_ID13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1998:6: Unknown port "CTL_RX_VL_MARKER_ID14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:1999:6: Unknown port "CTL_RX_VL_MARKER_ID15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2000:6: Unknown port "CTL_RX_VL_MARKER_ID16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2001:6: Unknown port "CTL_RX_VL_MARKER_ID17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2002:6: Unknown port "CTL_RX_VL_MARKER_ID18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2003:6: Unknown port "CTL_RX_VL_MARKER_ID19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2004:6: Unknown port "CTL_RX_VL_MARKER_ID2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2005:6: Unknown port "CTL_RX_VL_MARKER_ID3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2006:6: Unknown port "CTL_RX_VL_MARKER_ID4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2007:6: Unknown port "CTL_RX_VL_MARKER_ID5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2008:6: Unknown port "CTL_RX_VL_MARKER_ID6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2009:6: Unknown port "CTL_RX_VL_MARKER_ID7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2010:6: Unknown port "CTL_RX_VL_MARKER_ID8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2011:6: Unknown port "CTL_RX_VL_MARKER_ID9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2012:6: Unknown port "CTL_TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2013:6: Unknown port "CTL_TX_CUSTOM_PREAMBLE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2014:6: Unknown port "CTL_TX_DA_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2015:6: Unknown port "CTL_TX_DA_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2016:6: Unknown port "CTL_TX_ETHERTYPE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2017:6: Unknown port "CTL_TX_ETHERTYPE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2018:6: Unknown port "CTL_TX_FCS_INS_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2019:6: Unknown port "CTL_TX_IGNORE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2020:6: Unknown port "CTL_TX_IPG_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2021:6: Unknown port "CTL_TX_OPCODE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2022:6: Unknown port "CTL_TX_OPCODE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2023:6: Unknown port "CTL_TX_PTP_1STEP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2024:6: Unknown port "CTL_TX_PTP_LATENCY_ADJUST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2025:6: Unknown port "CTL_TX_SA_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2026:6: Unknown port "CTL_TX_SA_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2027:6: Unknown port "CTL_TX_VL_LENGTH_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2028:6: Unknown port "CTL_TX_VL_MARKER_ID0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2029:6: Unknown port "CTL_TX_VL_MARKER_ID1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2030:6: Unknown port "CTL_TX_VL_MARKER_ID10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2031:6: Unknown port "CTL_TX_VL_MARKER_ID11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2032:6: Unknown port "CTL_TX_VL_MARKER_ID12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2033:6: Unknown port "CTL_TX_VL_MARKER_ID13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2034:6: Unknown port "CTL_TX_VL_MARKER_ID14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2035:6: Unknown port "CTL_TX_VL_MARKER_ID15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2036:6: Unknown port "CTL_TX_VL_MARKER_ID16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2037:6: Unknown port "CTL_TX_VL_MARKER_ID17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2038:6: Unknown port "CTL_TX_VL_MARKER_ID18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2039:6: Unknown port "CTL_TX_VL_MARKER_ID19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2040:6: Unknown port "CTL_TX_VL_MARKER_ID2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2041:6: Unknown port "CTL_TX_VL_MARKER_ID3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2042:6: Unknown port "CTL_TX_VL_MARKER_ID4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2043:6: Unknown port "CTL_TX_VL_MARKER_ID5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2044:6: Unknown port "CTL_TX_VL_MARKER_ID6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2045:6: Unknown port "CTL_TX_VL_MARKER_ID7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2046:6: Unknown port "CTL_TX_VL_MARKER_ID8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2047:6: Unknown port "CTL_TX_VL_MARKER_ID9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2048:6: Unknown port "TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2049:6: Unknown port "CFG_RESET_CSSD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2050:6: Unknown port "CSSD_CLK_STOP_DONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2053:6: Unknown port "GRESTORE_CSSD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2054:6: Unknown port "GWE_CSSD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2121:6: Unknown port "SCAN_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2340:6: Unknown port "CSSD_CLK_STOP_EVENT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2341:6: Unknown port "CSSD_RESETN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2436:6: Unknown port "SCAN_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2437:6: Unknown port "SCAN_EN_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2438:6: Unknown port "SCAN_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2439:6: Unknown port "TEST_MODE_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2440:6: Unknown port "TEST_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMACE4.v:2474:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 104
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTHE2_CHANNEL.v -l GTHE2_CHANNEL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE2_CHANNEL.v:4319:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_GTE4.v -l IBUFDS_GTE4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTYE3_CHANNEL.v -l GTYE3_CHANNEL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4063:6: Unknown port "ACJTAG_DEBUG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4064:6: Unknown port "ACJTAG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4065:6: Unknown port "ACJTAG_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4066:6: Unknown port "ADAPT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4067:6: Unknown port "ADAPT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4068:6: Unknown port "ADAPT_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4069:6: Unknown port "AEN_CDRSTEPSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4070:6: Unknown port "AEN_CPLL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4071:6: Unknown port "AEN_ELPCAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4072:6: Unknown port "AEN_EYESCAN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4073:6: Unknown port "AEN_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4074:6: Unknown port "AEN_MASTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4075:6: Unknown port "AEN_MUXDCD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4076:6: Unknown port "AEN_PD_AND_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4077:6: Unknown port "AEN_POLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4078:6: Unknown port "AEN_PRBS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4079:6: Unknown port "AEN_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4080:6: Unknown port "AEN_RXCDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4081:6: Unknown port "AEN_RXDFE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4082:6: Unknown port "AEN_RXDFELPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4083:6: Unknown port "AEN_RXOUTCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4084:6: Unknown port "AEN_RXPHDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4085:6: Unknown port "AEN_RXPLLCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4086:6: Unknown port "AEN_RXSYSCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4087:6: Unknown port "AEN_TXOUTCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4088:6: Unknown port "AEN_TXPHDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4089:6: Unknown port "AEN_TXPI_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4090:6: Unknown port "AEN_TXPLLCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4091:6: Unknown port "AEN_TXSYSCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4092:6: Unknown port "AEN_TX_DRIVE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4093:6: Unknown port "ALIGN_COMMA_DOUBLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4094:6: Unknown port "ALIGN_COMMA_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4095:6: Unknown port "ALIGN_COMMA_WORD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4096:6: Unknown port "ALIGN_MCOMMA_DET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4097:6: Unknown port "ALIGN_MCOMMA_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4098:6: Unknown port "ALIGN_PCOMMA_DET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4099:6: Unknown port "ALIGN_PCOMMA_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4100:6: Unknown port "AMONITOR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4101:6: Unknown port "AUTO_BW_SEL_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4102:6: Unknown port "A_AFECFOKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4103:6: Unknown port "A_CPLLLOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4104:6: Unknown port "A_CPLLPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4105:6: Unknown port "A_CPLLRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4106:6: Unknown port "A_DFECFOKFCDAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4107:6: Unknown port "A_DFECFOKFCNUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4108:6: Unknown port "A_DFECFOKFPULSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4109:6: Unknown port "A_DFECFOKHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4110:6: Unknown port "A_DFECFOKOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4111:6: Unknown port "A_ELPCALDVORWREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4112:6: Unknown port "A_ELPCALPAORWREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4113:6: Unknown port "A_EYESCANMODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4114:6: Unknown port "A_EYESCANRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4115:6: Unknown port "A_GTRESETSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4116:6: Unknown port "A_GTRXRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4117:6: Unknown port "A_GTTXRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4118:6: Unknown port "A_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4119:6: Unknown port "A_LPMGCHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4120:6: Unknown port "A_LPMGCOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4121:6: Unknown port "A_LPMOSHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4122:6: Unknown port "A_LPMOSOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4123:6: Unknown port "A_MUXDCDEXHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4124:6: Unknown port "A_MUXDCDORWREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4125:6: Unknown port "A_RXBUFRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4126:6: Unknown port "A_RXCDRFREQRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4127:6: Unknown port "A_RXCDRHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4128:6: Unknown port "A_RXCDROVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4129:6: Unknown port "A_RXCDRRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4130:6: Unknown port "A_RXDFEAGCHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4131:6: Unknown port "A_RXDFEAGCOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4132:6: Unknown port "A_RXDFECFOKFEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4133:6: Unknown port "A_RXDFELFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4134:6: Unknown port "A_RXDFELFOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4135:6: Unknown port "A_RXDFELPMRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4136:6: Unknown port "A_RXDFETAP10HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4137:6: Unknown port "A_RXDFETAP10OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4138:6: Unknown port "A_RXDFETAP11HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4139:6: Unknown port "A_RXDFETAP11OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4140:6: Unknown port "A_RXDFETAP12HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4141:6: Unknown port "A_RXDFETAP12OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4142:6: Unknown port "A_RXDFETAP13HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4143:6: Unknown port "A_RXDFETAP13OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4144:6: Unknown port "A_RXDFETAP14HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4145:6: Unknown port "A_RXDFETAP14OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4146:6: Unknown port "A_RXDFETAP15HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4147:6: Unknown port "A_RXDFETAP15OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4148:6: Unknown port "A_RXDFETAP2HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4149:6: Unknown port "A_RXDFETAP2OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4150:6: Unknown port "A_RXDFETAP3HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4151:6: Unknown port "A_RXDFETAP3OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4152:6: Unknown port "A_RXDFETAP4HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4153:6: Unknown port "A_RXDFETAP4OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4154:6: Unknown port "A_RXDFETAP5HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4155:6: Unknown port "A_RXDFETAP5OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4156:6: Unknown port "A_RXDFETAP6HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4157:6: Unknown port "A_RXDFETAP6OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4158:6: Unknown port "A_RXDFETAP7HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4159:6: Unknown port "A_RXDFETAP7OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4160:6: Unknown port "A_RXDFETAP8HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4161:6: Unknown port "A_RXDFETAP8OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4162:6: Unknown port "A_RXDFETAP9HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4163:6: Unknown port "A_RXDFETAP9OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4164:6: Unknown port "A_RXDFEUTHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4165:6: Unknown port "A_RXDFEUTOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4166:6: Unknown port "A_RXDFEVPHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4167:6: Unknown port "A_RXDFEVPOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4168:6: Unknown port "A_RXDFEVSEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4169:6: Unknown port "A_RXDFEXYDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4170:6: Unknown port "A_RXDLYBYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4171:6: Unknown port "A_RXDLYEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4172:6: Unknown port "A_RXDLYOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4173:6: Unknown port "A_RXDLYSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4174:6: Unknown port "A_RXLPMEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4175:6: Unknown port "A_RXLPMHFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4176:6: Unknown port "A_RXLPMHFOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4177:6: Unknown port "A_RXLPMLFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4178:6: Unknown port "A_RXLPMLFKLOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4179:6: Unknown port "A_RXMONITORSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4180:6: Unknown port "A_RXOOBRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4181:6: Unknown port "A_RXOSCALRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4182:6: Unknown port "A_RXOSHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4183:6: Unknown port "A_RXOSOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4184:6: Unknown port "A_RXOUTCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4185:6: Unknown port "A_RXPCSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4186:6: Unknown port "A_RXPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4187:6: Unknown port "A_RXPHALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4188:6: Unknown port "A_RXPHALIGNEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4189:6: Unknown port "A_RXPHDLYPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4190:6: Unknown port "A_RXPHDLYRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4191:6: Unknown port "A_RXPHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4192:6: Unknown port "A_RXPLLCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4193:6: Unknown port "A_RXPMARESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4194:6: Unknown port "A_RXPOLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4195:6: Unknown port "A_RXPRBSCNTRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4196:6: Unknown port "A_RXPRBSSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4197:6: Unknown port "A_RXPROGDIVRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4198:6: Unknown port "A_RXSYSCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4199:6: Unknown port "A_TXBUFDIFFCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4200:6: Unknown port "A_TXDEEMPH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4201:6: Unknown port "A_TXDIFFCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4202:6: Unknown port "A_TXDLYBYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4203:6: Unknown port "A_TXDLYEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4204:6: Unknown port "A_TXDLYOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4205:6: Unknown port "A_TXDLYSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4206:6: Unknown port "A_TXELECIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4207:6: Unknown port "A_TXINHIBIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4208:6: Unknown port "A_TXMAINCURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4209:6: Unknown port "A_TXMARGIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4210:6: Unknown port "A_TXOUTCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4211:6: Unknown port "A_TXPCSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4212:6: Unknown port "A_TXPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4213:6: Unknown port "A_TXPHALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4214:6: Unknown port "A_TXPHALIGNEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4215:6: Unknown port "A_TXPHDLYPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4216:6: Unknown port "A_TXPHDLYRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4217:6: Unknown port "A_TXPHINIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4218:6: Unknown port "A_TXPHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4219:6: Unknown port "A_TXPIPPMOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4220:6: Unknown port "A_TXPIPPMPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4221:6: Unknown port "A_TXPIPPMSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4222:6: Unknown port "A_TXPLLCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4223:6: Unknown port "A_TXPMARESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4224:6: Unknown port "A_TXPOLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4225:6: Unknown port "A_TXPOSTCURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4226:6: Unknown port "A_TXPRBSFORCEERR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4227:6: Unknown port "A_TXPRBSSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4228:6: Unknown port "A_TXPRECURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4229:6: Unknown port "A_TXPROGDIVRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4230:6: Unknown port "A_TXSWING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4231:6: Unknown port "A_TXSYSCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4232:6: Unknown port "CAPBYPASS_FORCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4233:6: Unknown port "CBCC_DATA_SOURCE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4234:6: Unknown port "CDR_SWAP_MODE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4235:6: Unknown port "CHAN_BOND_KEEP_ALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4236:6: Unknown port "CHAN_BOND_MAX_SKEW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4237:6: Unknown port "CHAN_BOND_SEQ_1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4238:6: Unknown port "CHAN_BOND_SEQ_1_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4239:6: Unknown port "CHAN_BOND_SEQ_1_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4240:6: Unknown port "CHAN_BOND_SEQ_1_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4241:6: Unknown port "CHAN_BOND_SEQ_1_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4242:6: Unknown port "CHAN_BOND_SEQ_2_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4243:6: Unknown port "CHAN_BOND_SEQ_2_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4244:6: Unknown port "CHAN_BOND_SEQ_2_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4245:6: Unknown port "CHAN_BOND_SEQ_2_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4246:6: Unknown port "CHAN_BOND_SEQ_2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4247:6: Unknown port "CHAN_BOND_SEQ_2_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4248:6: Unknown port "CHAN_BOND_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4249:6: Unknown port "CH_HSPMUX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4250:6: Unknown port "CKCAL1_CFG_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4251:6: Unknown port "CKCAL1_CFG_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4252:6: Unknown port "CKCAL1_CFG_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4253:6: Unknown port "CKCAL1_CFG_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4254:6: Unknown port "CKCAL2_CFG_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4255:6: Unknown port "CKCAL2_CFG_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4256:6: Unknown port "CKCAL2_CFG_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4257:6: Unknown port "CKCAL2_CFG_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4258:6: Unknown port "CKCAL2_CFG_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4259:6: Unknown port "CKCAL_RSVD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4260:6: Unknown port "CKCAL_RSVD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4261:6: Unknown port "CLK_CORRECT_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4262:6: Unknown port "CLK_COR_KEEP_IDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4263:6: Unknown port "CLK_COR_MAX_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4264:6: Unknown port "CLK_COR_MIN_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4265:6: Unknown port "CLK_COR_PRECEDENCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4266:6: Unknown port "CLK_COR_REPEAT_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4267:6: Unknown port "CLK_COR_SEQ_1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4268:6: Unknown port "CLK_COR_SEQ_1_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4269:6: Unknown port "CLK_COR_SEQ_1_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4270:6: Unknown port "CLK_COR_SEQ_1_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4271:6: Unknown port "CLK_COR_SEQ_1_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4272:6: Unknown port "CLK_COR_SEQ_2_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4273:6: Unknown port "CLK_COR_SEQ_2_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4274:6: Unknown port "CLK_COR_SEQ_2_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4275:6: Unknown port "CLK_COR_SEQ_2_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4276:6: Unknown port "CLK_COR_SEQ_2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4277:6: Unknown port "CLK_COR_SEQ_2_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4278:6: Unknown port "CLK_COR_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4279:6: Unknown port "CPLL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4280:6: Unknown port "CPLL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4281:6: Unknown port "CPLL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4282:6: Unknown port "CPLL_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4283:6: Unknown port "CPLL_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4284:6: Unknown port "CPLL_FBDIV_45".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4285:6: Unknown port "CPLL_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4286:6: Unknown port "CPLL_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4287:6: Unknown port "CPLL_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4288:6: Unknown port "CPLL_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4289:6: Unknown port "CTLE3_OCAP_EXT_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4290:6: Unknown port "CTLE3_OCAP_EXT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4291:6: Unknown port "DDI_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4292:6: Unknown port "DDI_REALIGN_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4293:6: Unknown port "DEC_MCOMMA_DETECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4294:6: Unknown port "DEC_PCOMMA_DETECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4295:6: Unknown port "DEC_VALID_COMMA_ONLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4296:6: Unknown port "DFE_D_X_REL_POS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4297:6: Unknown port "DFE_VCM_COMP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4298:6: Unknown port "DMONITOR_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4299:6: Unknown port "DMONITOR_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4300:6: Unknown port "ES_CLK_PHASE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4301:6: Unknown port "ES_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4302:6: Unknown port "ES_ERRDET_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4303:6: Unknown port "ES_EYE_SCAN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4304:6: Unknown port "ES_HORZ_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4305:6: Unknown port "ES_PMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4306:6: Unknown port "ES_PRESCALE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4307:6: Unknown port "ES_QUALIFIER0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4308:6: Unknown port "ES_QUALIFIER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4309:6: Unknown port "ES_QUALIFIER2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4310:6: Unknown port "ES_QUALIFIER3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4311:6: Unknown port "ES_QUALIFIER4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4312:6: Unknown port "ES_QUALIFIER5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4313:6: Unknown port "ES_QUALIFIER6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4314:6: Unknown port "ES_QUALIFIER7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4315:6: Unknown port "ES_QUALIFIER8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4316:6: Unknown port "ES_QUALIFIER9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4317:6: Unknown port "ES_QUAL_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4318:6: Unknown port "ES_QUAL_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4319:6: Unknown port "ES_QUAL_MASK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4320:6: Unknown port "ES_QUAL_MASK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4321:6: Unknown port "ES_QUAL_MASK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4322:6: Unknown port "ES_QUAL_MASK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4323:6: Unknown port "ES_QUAL_MASK6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4324:6: Unknown port "ES_QUAL_MASK7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4325:6: Unknown port "ES_QUAL_MASK8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4326:6: Unknown port "ES_QUAL_MASK9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4327:6: Unknown port "ES_SDATA_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4328:6: Unknown port "ES_SDATA_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4329:6: Unknown port "ES_SDATA_MASK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4330:6: Unknown port "ES_SDATA_MASK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4331:6: Unknown port "ES_SDATA_MASK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4332:6: Unknown port "ES_SDATA_MASK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4333:6: Unknown port "ES_SDATA_MASK6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4334:6: Unknown port "ES_SDATA_MASK7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4335:6: Unknown port "ES_SDATA_MASK8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4336:6: Unknown port "ES_SDATA_MASK9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4337:6: Unknown port "EVODD_PHI_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4338:6: Unknown port "EYE_SCAN_SWAP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4339:6: Unknown port "FTS_DESKEW_SEQ_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4340:6: Unknown port "FTS_LANE_DESKEW_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4341:6: Unknown port "FTS_LANE_DESKEW_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4342:6: Unknown port "GEARBOX_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4343:6: Unknown port "GEN_RXUSRCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4344:6: Unknown port "GEN_TXUSRCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4345:6: Unknown port "GM_BIAS_SELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4346:6: Unknown port "GT_INSTANTIATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4347:6: Unknown port "ISCAN_CK_PH_SEL2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4348:6: Unknown port "LOCAL_MASTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4349:6: Unknown port "LOOP0_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4350:6: Unknown port "LOOP10_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4351:6: Unknown port "LOOP11_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4352:6: Unknown port "LOOP12_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4353:6: Unknown port "LOOP13_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4354:6: Unknown port "LOOP1_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4355:6: Unknown port "LOOP2_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4356:6: Unknown port "LOOP3_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4357:6: Unknown port "LOOP4_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4358:6: Unknown port "LOOP5_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4359:6: Unknown port "LOOP6_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4360:6: Unknown port "LOOP7_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4361:6: Unknown port "LOOP8_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4362:6: Unknown port "LOOP9_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4363:6: Unknown port "LPBK_BIAS_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4364:6: Unknown port "LPBK_EN_RCAL_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4365:6: Unknown port "LPBK_EXT_RCAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4366:6: Unknown port "LPBK_RG_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4367:6: Unknown port "OOBDIVCTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4368:6: Unknown port "OOB_PWRUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4369:6: Unknown port "PCI3_AUTO_REALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4370:6: Unknown port "PCI3_PIPE_RX_ELECIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4371:6: Unknown port "PCI3_RX_ASYNC_EBUF_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4372:6: Unknown port "PCI3_RX_ELECIDLE_EI2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4373:6: Unknown port "PCI3_RX_ELECIDLE_H2L_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4374:6: Unknown port "PCI3_RX_ELECIDLE_H2L_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4375:6: Unknown port "PCI3_RX_ELECIDLE_HI_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4376:6: Unknown port "PCI3_RX_ELECIDLE_LP4_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4377:6: Unknown port "PCI3_RX_FIFO_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4378:6: Unknown port "PCIE_BUFG_DIV_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4379:6: Unknown port "PCIE_RXPCS_CFG_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4380:6: Unknown port "PCIE_RXPMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4381:6: Unknown port "PCIE_TXPCS_CFG_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4382:6: Unknown port "PCIE_TXPMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4383:6: Unknown port "PCS_PCIE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4384:6: Unknown port "PCS_RSVD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4385:6: Unknown port "PCS_RSVD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4386:6: Unknown port "PD_TRANS_TIME_FROM_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4387:6: Unknown port "PD_TRANS_TIME_NONE_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4388:6: Unknown port "PD_TRANS_TIME_TO_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4389:6: Unknown port "PLL_SEL_MODE_GEN12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4390:6: Unknown port "PLL_SEL_MODE_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4391:6: Unknown port "PMA_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4392:6: Unknown port "PMA_RSV1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4393:6: Unknown port "PREIQ_FREQ_BST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4394:6: Unknown port "PROCESS_PAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4395:6: Unknown port "RATE_SW_USE_DRP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4396:6: Unknown port "RESET_POWERSAVE_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4397:6: Unknown port "RXBUFRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4398:6: Unknown port "RXBUF_ADDR_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4399:6: Unknown port "RXBUF_EIDLE_HI_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4400:6: Unknown port "RXBUF_EIDLE_LO_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4401:6: Unknown port "RXBUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4402:6: Unknown port "RXBUF_RESET_ON_CB_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4403:6: Unknown port "RXBUF_RESET_ON_COMMAALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4404:6: Unknown port "RXBUF_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4405:6: Unknown port "RXBUF_RESET_ON_RATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4406:6: Unknown port "RXBUF_THRESH_OVFLW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4407:6: Unknown port "RXBUF_THRESH_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4408:6: Unknown port "RXBUF_THRESH_UNDFLW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4409:6: Unknown port "RXCDRFREQRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4410:6: Unknown port "RXCDRPHRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4411:6: Unknown port "RXCDR_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4412:6: Unknown port "RXCDR_CFG0_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4413:6: Unknown port "RXCDR_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4414:6: Unknown port "RXCDR_CFG1_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4415:6: Unknown port "RXCDR_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4416:6: Unknown port "RXCDR_CFG2_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4417:6: Unknown port "RXCDR_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4418:6: Unknown port "RXCDR_CFG3_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4419:6: Unknown port "RXCDR_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4420:6: Unknown port "RXCDR_CFG4_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4421:6: Unknown port "RXCDR_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4422:6: Unknown port "RXCDR_CFG5_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4423:6: Unknown port "RXCDR_FR_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4424:6: Unknown port "RXCDR_HOLD_DURING_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4425:6: Unknown port "RXCDR_LOCK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4426:6: Unknown port "RXCDR_LOCK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4427:6: Unknown port "RXCDR_LOCK_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4428:6: Unknown port "RXCDR_LOCK_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4429:6: Unknown port "RXCDR_PH_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4430:6: Unknown port "RXCFOKDONE_SRC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4431:6: Unknown port "RXCFOK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4432:6: Unknown port "RXCFOK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4433:6: Unknown port "RXCFOK_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4434:6: Unknown port "RXDFELPMRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4435:6: Unknown port "RXDFELPM_KL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4436:6: Unknown port "RXDFELPM_KL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4437:6: Unknown port "RXDFELPM_KL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4438:6: Unknown port "RXDFE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4439:6: Unknown port "RXDFE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4440:6: Unknown port "RXDFE_GC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4441:6: Unknown port "RXDFE_GC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4442:6: Unknown port "RXDFE_GC_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4443:6: Unknown port "RXDFE_H2_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4444:6: Unknown port "RXDFE_H2_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4445:6: Unknown port "RXDFE_H3_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4446:6: Unknown port "RXDFE_H3_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4447:6: Unknown port "RXDFE_H4_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4448:6: Unknown port "RXDFE_H4_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4449:6: Unknown port "RXDFE_H5_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4450:6: Unknown port "RXDFE_H5_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4451:6: Unknown port "RXDFE_H6_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4452:6: Unknown port "RXDFE_H6_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4453:6: Unknown port "RXDFE_H7_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4454:6: Unknown port "RXDFE_H7_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4455:6: Unknown port "RXDFE_H8_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4456:6: Unknown port "RXDFE_H8_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4457:6: Unknown port "RXDFE_H9_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4458:6: Unknown port "RXDFE_H9_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4459:6: Unknown port "RXDFE_HA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4460:6: Unknown port "RXDFE_HA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4461:6: Unknown port "RXDFE_HB_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4462:6: Unknown port "RXDFE_HB_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4463:6: Unknown port "RXDFE_HC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4464:6: Unknown port "RXDFE_HC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4465:6: Unknown port "RXDFE_HD_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4466:6: Unknown port "RXDFE_HD_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4467:6: Unknown port "RXDFE_HE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4468:6: Unknown port "RXDFE_HE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4469:6: Unknown port "RXDFE_HF_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4470:6: Unknown port "RXDFE_HF_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4471:6: Unknown port "RXDFE_OS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4472:6: Unknown port "RXDFE_OS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4473:6: Unknown port "RXDFE_PWR_SAVING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4474:6: Unknown port "RXDFE_UT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4475:6: Unknown port "RXDFE_UT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4476:6: Unknown port "RXDFE_VP_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4477:6: Unknown port "RXDFE_VP_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4478:6: Unknown port "RXDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4479:6: Unknown port "RXDLY_LCFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4480:6: Unknown port "RXELECIDLE_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4481:6: Unknown port "RXGBOX_FIFO_INIT_RD_ADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4482:6: Unknown port "RXGEARBOX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4483:6: Unknown port "RXISCANRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4484:6: Unknown port "RXLPM_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4485:6: Unknown port "RXLPM_GC_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4486:6: Unknown port "RXLPM_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4487:6: Unknown port "RXLPM_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4488:6: Unknown port "RXLPM_OS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4489:6: Unknown port "RXLPM_OS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4490:6: Unknown port "RXOOB_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4491:6: Unknown port "RXOOB_CLK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4492:6: Unknown port "RXOSCALRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4493:6: Unknown port "RXOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4494:6: Unknown port "RXPCSRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4495:6: Unknown port "RXPHBEACON_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4496:6: Unknown port "RXPHDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4497:6: Unknown port "RXPHSAMP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4498:6: Unknown port "RXPHSLIP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4499:6: Unknown port "RXPH_MONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4500:6: Unknown port "RXPI_AUTO_BW_SEL_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4501:6: Unknown port "RXPI_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4502:6: Unknown port "RXPI_LPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4503:6: Unknown port "RXPI_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4504:6: Unknown port "RXPI_SEL_LC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4505:6: Unknown port "RXPI_STARTCODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4506:6: Unknown port "RXPI_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4507:6: Unknown port "RXPLL_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4508:6: Unknown port "RXPMACLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4509:6: Unknown port "RXPMARESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4510:6: Unknown port "RXPRBS_ERR_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4511:6: Unknown port "RXPRBS_LINKACQ_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4512:6: Unknown port "RXSLIDE_AUTO_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4513:6: Unknown port "RXSLIDE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4514:6: Unknown port "RXSYNC_MULTILANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4515:6: Unknown port "RXSYNC_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4516:6: Unknown port "RXSYNC_SKIP_DA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4517:6: Unknown port "RX_AFE_CM_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4518:6: Unknown port "RX_BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4519:6: Unknown port "RX_BUFFER_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4520:6: Unknown port "RX_CAPFF_SARC_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4521:6: Unknown port "RX_CLK25_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4522:6: Unknown port "RX_CLKMUX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4523:6: Unknown port "RX_CLK_SLIP_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4524:6: Unknown port "RX_CM_BUF_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4525:6: Unknown port "RX_CM_BUF_PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4526:6: Unknown port "RX_CM_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4527:6: Unknown port "RX_CM_TRIM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4528:6: Unknown port "RX_CTLE1_KHKL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4529:6: Unknown port "RX_CTLE2_KHKL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4530:6: Unknown port "RX_CTLE3_AGC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4531:6: Unknown port "RX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4532:6: Unknown port "RX_DDI_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4533:6: Unknown port "RX_DEFER_RESET_BUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4534:6: Unknown port "RX_DEGEN_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4535:6: Unknown port "RX_DFELPM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4536:6: Unknown port "RX_DFELPM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4537:6: Unknown port "RX_DFELPM_KLKH_AGC_STUP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4538:6: Unknown port "RX_DFE_AGC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4539:6: Unknown port "RX_DFE_AGC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4540:6: Unknown port "RX_DFE_KL_LPM_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4541:6: Unknown port "RX_DFE_KL_LPM_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4542:6: Unknown port "RX_DFE_KL_LPM_KL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4543:6: Unknown port "RX_DFE_KL_LPM_KL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4544:6: Unknown port "RX_DFE_LPM_HOLD_DURING_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4545:6: Unknown port "RX_DISPERR_SEQ_MATCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4546:6: Unknown port "RX_DIV2_MODE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4547:6: Unknown port "RX_DIVRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4548:6: Unknown port "RX_EN_CTLE_RCAL_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4549:6: Unknown port "RX_EN_HI_LR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4550:6: Unknown port "RX_EXT_RL_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4551:6: Unknown port "RX_EYESCAN_VS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4552:6: Unknown port "RX_EYESCAN_VS_NEG_DIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4553:6: Unknown port "RX_EYESCAN_VS_RANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4554:6: Unknown port "RX_EYESCAN_VS_UT_SIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4555:6: Unknown port "RX_FABINT_USRCLK_FLOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4556:6: Unknown port "RX_INT_DATAWIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4557:6: Unknown port "RX_PMA_POWER_SAVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4558:6: Unknown port "RX_PROGDIV_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4559:6: Unknown port "RX_PROGDIV_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4560:6: Unknown port "RX_RESLOAD_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4561:6: Unknown port "RX_RESLOAD_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4562:6: Unknown port "RX_SAMPLE_PERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4563:6: Unknown port "RX_SIG_VALID_DLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4564:6: Unknown port "RX_SUM_DFETAPREP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4565:6: Unknown port "RX_SUM_IREF_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4566:6: Unknown port "RX_SUM_VCMTUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4567:6: Unknown port "RX_SUM_VCM_OVWR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4568:6: Unknown port "RX_SUM_VREF_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4569:6: Unknown port "RX_TUNE_AFE_OS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4570:6: Unknown port "RX_VREG_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4571:6: Unknown port "RX_VREG_PDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4572:6: Unknown port "RX_WIDEMODE_CDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4573:6: Unknown port "RX_XCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4574:6: Unknown port "RX_XMODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4575:6: Unknown port "SAS_MAX_COM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4576:6: Unknown port "SAS_MIN_COM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4577:6: Unknown port "SATA_BURST_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4578:6: Unknown port "SATA_BURST_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4579:6: Unknown port "SATA_CPLL_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4580:6: Unknown port "SATA_EIDLE_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4581:6: Unknown port "SATA_MAX_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4582:6: Unknown port "SATA_MAX_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4583:6: Unknown port "SATA_MAX_WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4584:6: Unknown port "SATA_MIN_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4585:6: Unknown port "SATA_MIN_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4586:6: Unknown port "SATA_MIN_WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4587:6: Unknown port "SHOW_REALIGN_COMMA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4588:6: Unknown port "TAPDLY_SET_TX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4589:6: Unknown port "TEMPERATURE_PAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4590:6: Unknown port "TERM_RCAL_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4591:6: Unknown port "TERM_RCAL_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4592:6: Unknown port "TRANS_TIME_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4593:6: Unknown port "TST_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4594:6: Unknown port "TST_RSV1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4595:6: Unknown port "TXBUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4596:6: Unknown port "TXBUF_RESET_ON_RATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4597:6: Unknown port "TXDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4598:6: Unknown port "TXDLY_LCFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4599:6: Unknown port "TXFIFO_ADDR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4600:6: Unknown port "TXGBOX_FIFO_INIT_RD_ADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4601:6: Unknown port "TXGEARBOX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4602:6: Unknown port "TXOUTCLKPCS_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4603:6: Unknown port "TXOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4604:6: Unknown port "TXPCSRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4605:6: Unknown port "TXPHDLY_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4606:6: Unknown port "TXPHDLY_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4607:6: Unknown port "TXPH_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4608:6: Unknown port "TXPH_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4609:6: Unknown port "TXPH_MONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4610:6: Unknown port "TXPI_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4611:6: Unknown port "TXPI_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4612:6: Unknown port "TXPI_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4613:6: Unknown port "TXPI_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4614:6: Unknown port "TXPI_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4615:6: Unknown port "TXPI_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4616:6: Unknown port "TXPI_GRAY_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4617:6: Unknown port "TXPI_INVSTROBE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4618:6: Unknown port "TXPI_LPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4619:6: Unknown port "TXPI_PPMCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4620:6: Unknown port "TXPI_PPM_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4621:6: Unknown port "TXPI_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4622:6: Unknown port "TXPI_SYNFREQ_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4623:6: Unknown port "TXPI_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4624:6: Unknown port "TXPMARESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4625:6: Unknown port "TXSYNC_MULTILANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4626:6: Unknown port "TXSYNC_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4627:6: Unknown port "TXSYNC_SKIP_DA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4628:6: Unknown port "TX_CLK25_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4629:6: Unknown port "TX_CLKMUX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4630:6: Unknown port "TX_CLKREG_PDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4631:6: Unknown port "TX_CLKREG_SET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4632:6: Unknown port "TX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4633:6: Unknown port "TX_DCD_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4634:6: Unknown port "TX_DCD_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4635:6: Unknown port "TX_DEEMPH0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4636:6: Unknown port "TX_DEEMPH1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4637:6: Unknown port "TX_DIVRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4638:6: Unknown port "TX_DRIVE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4639:6: Unknown port "TX_DRVMUX_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4640:6: Unknown port "TX_EIDLE_ASSERT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4641:6: Unknown port "TX_EIDLE_DEASSERT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4642:6: Unknown port "TX_EML_PHI_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4643:6: Unknown port "TX_FABINT_USRCLK_FLOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4644:6: Unknown port "TX_FIFO_BYP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4645:6: Unknown port "TX_IDLE_DATA_ZERO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4646:6: Unknown port "TX_INT_DATAWIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4647:6: Unknown port "TX_LOOPBACK_DRIVE_HIZ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4648:6: Unknown port "TX_MAINCURSOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4649:6: Unknown port "TX_MARGIN_FULL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4650:6: Unknown port "TX_MARGIN_FULL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4651:6: Unknown port "TX_MARGIN_FULL_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4652:6: Unknown port "TX_MARGIN_FULL_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4653:6: Unknown port "TX_MARGIN_FULL_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4654:6: Unknown port "TX_MARGIN_LOW_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4655:6: Unknown port "TX_MARGIN_LOW_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4656:6: Unknown port "TX_MARGIN_LOW_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4657:6: Unknown port "TX_MARGIN_LOW_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4658:6: Unknown port "TX_MARGIN_LOW_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4659:6: Unknown port "TX_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4660:6: Unknown port "TX_PHICAL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4661:6: Unknown port "TX_PHICAL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4662:6: Unknown port "TX_PHICAL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4663:6: Unknown port "TX_PI_BIASSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4664:6: Unknown port "TX_PI_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4665:6: Unknown port "TX_PI_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4666:6: Unknown port "TX_PI_DIV2_MODE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4667:6: Unknown port "TX_PI_SEL_QPLL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4668:6: Unknown port "TX_PI_SEL_QPLL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4669:6: Unknown port "TX_PMADATA_OPT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4670:6: Unknown port "TX_PMA_POWER_SAVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4671:6: Unknown port "TX_PREDRV_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4672:6: Unknown port "TX_PROGCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4673:6: Unknown port "TX_PROGDIV_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4674:6: Unknown port "TX_PROGDIV_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4675:6: Unknown port "TX_RXDETECT_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4676:6: Unknown port "TX_RXDETECT_REF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4677:6: Unknown port "TX_SAMPLE_PERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4678:6: Unknown port "TX_SARC_LPBK_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4679:6: Unknown port "TX_USERPATTERN_DATA0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4680:6: Unknown port "TX_USERPATTERN_DATA1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4681:6: Unknown port "TX_USERPATTERN_DATA2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4682:6: Unknown port "TX_USERPATTERN_DATA3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4683:6: Unknown port "TX_USERPATTERN_DATA4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4684:6: Unknown port "TX_USERPATTERN_DATA5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4685:6: Unknown port "TX_USERPATTERN_DATA6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4686:6: Unknown port "TX_USERPATTERN_DATA7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4687:6: Unknown port "TX_XCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4688:6: Unknown port "USE_PCS_CLK_PHASE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4716:6: Unknown port "PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4770:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4839:6: Unknown port "PMASCANCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4840:6: Unknown port "PMASCANCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4841:6: Unknown port "PMASCANCLK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4842:6: Unknown port "PMASCANCLK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4843:6: Unknown port "PMASCANCLK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4844:6: Unknown port "PMASCANCLK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4845:6: Unknown port "PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4846:6: Unknown port "PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4847:6: Unknown port "PMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4848:6: Unknown port "PMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4964:6: Unknown port "SARCCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4965:6: Unknown port "SCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4966:6: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4967:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4968:6: Unknown port "SCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4970:6: Unknown port "TSTCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4971:6: Unknown port "TSTCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4973:6: Unknown port "TSTPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:4974:6: Unknown port "TSTPDOVRDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_CHANNEL.v:5041:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 648
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS_GTE4_ADV.v -l OBUFDS_GTE4_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LUT3.v -l LUT3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP_PREADD.v -l DSP_PREADD.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFHCE.v -l BUFHCE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:86:10: Unknown port "CE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:87:10: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:88:10: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:89:10: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:90:10: Unknown port "IGNORE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:91:10: Unknown port "IGNORE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:92:10: Unknown port "S0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:93:10: Unknown port "S1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:105:10: Unknown port "CE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:106:10: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:107:10: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:108:10: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:109:10: Unknown port "IGNORE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:110:10: Unknown port "IGNORE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:111:10: Unknown port "S0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFHCE.v:112:10: Unknown port "S1".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 16
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ICAPE2.v -l ICAPE2.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:122:8: Unknown port "CSOB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:123:8: Unknown port "DONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:124:8: Unknown port "CCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:125:8: Unknown port "CSB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:126:8: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:127:8: Unknown port "INITB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:128:8: Unknown port "M".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE2.v:129:8: Unknown port "PROGB".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IDDR_2CLK.v -l IDDR_2CLK.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFT.v -l OBUFT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM64X1S.v -l RAM64X1S.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_IBUFDISABLE_INT.v -l IBUFDS_IBUFDISABLE_INT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ISERDES.v -l ISERDES.v.log
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDES.v:120:37: Unknown escaped sequence '\$'.
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDES.v:120:70: Unknown escaped sequence '\)'.
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDES.v:132:37: Unknown escaped sequence '\$'.
[WRN:PP0118] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDES.v:132:71: Unknown escaped sequence '\)'.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTHE3_COMMON.v -l GTHE3_COMMON.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:771:6: Unknown port "AEN_BGBS0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:772:6: Unknown port "AEN_BGBS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:773:6: Unknown port "AEN_MASTER0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:774:6: Unknown port "AEN_MASTER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:775:6: Unknown port "AEN_PD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:776:6: Unknown port "AEN_PD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:777:6: Unknown port "AEN_QPLL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:778:6: Unknown port "AEN_QPLL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:779:6: Unknown port "AEN_REFCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:780:6: Unknown port "AEN_REFCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:781:6: Unknown port "AEN_RESET0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:782:6: Unknown port "AEN_RESET1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:783:6: Unknown port "AQDMUXSEL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:784:6: Unknown port "AVCC_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:785:6: Unknown port "AVTT_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:786:6: Unknown port "A_BGMONITOREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:787:6: Unknown port "A_BGPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:788:6: Unknown port "A_GTREFCLKPD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:789:6: Unknown port "A_GTREFCLKPD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:790:6: Unknown port "A_QPLL0LOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:791:6: Unknown port "A_QPLL0PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:792:6: Unknown port "A_QPLL0RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:793:6: Unknown port "A_QPLL1LOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:794:6: Unknown port "A_QPLL1PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:795:6: Unknown port "A_QPLL1RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:796:6: Unknown port "BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:797:6: Unknown port "BIAS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:798:6: Unknown port "BIAS_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:799:6: Unknown port "BIAS_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:800:6: Unknown port "BIAS_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:801:6: Unknown port "BIAS_CFG_RSVD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:802:6: Unknown port "COMMON_AMUX_SEL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:803:6: Unknown port "COMMON_AMUX_SEL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:804:6: Unknown port "COMMON_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:805:6: Unknown port "COMMON_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:806:6: Unknown port "COMMON_INSTANTIATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:807:6: Unknown port "POR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:808:6: Unknown port "PPF0_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:809:6: Unknown port "PPF1_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:810:6: Unknown port "QPLL0_AMONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:811:6: Unknown port "QPLL0_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:812:6: Unknown port "QPLL0_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:813:6: Unknown port "QPLL0_CFG1_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:814:6: Unknown port "QPLL0_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:815:6: Unknown port "QPLL0_CFG2_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:816:6: Unknown port "QPLL0_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:817:6: Unknown port "QPLL0_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:818:6: Unknown port "QPLL0_CP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:819:6: Unknown port "QPLL0_CP_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:820:6: Unknown port "QPLL0_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:821:6: Unknown port "QPLL0_FBDIV_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:822:6: Unknown port "QPLL0_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:823:6: Unknown port "QPLL0_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:824:6: Unknown port "QPLL0_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:825:6: Unknown port "QPLL0_LOCK_CFG_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:826:6: Unknown port "QPLL0_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:827:6: Unknown port "QPLL0_LPF_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:828:6: Unknown port "QPLL0_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:829:6: Unknown port "QPLL0_SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:830:6: Unknown port "QPLL0_SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:831:6: Unknown port "QPLL0_SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:832:6: Unknown port "QPLL1_AMONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:833:6: Unknown port "QPLL1_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:834:6: Unknown port "QPLL1_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:835:6: Unknown port "QPLL1_CFG1_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:836:6: Unknown port "QPLL1_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:837:6: Unknown port "QPLL1_CFG2_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:838:6: Unknown port "QPLL1_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:839:6: Unknown port "QPLL1_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:840:6: Unknown port "QPLL1_CP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:841:6: Unknown port "QPLL1_CP_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:842:6: Unknown port "QPLL1_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:843:6: Unknown port "QPLL1_FBDIV_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:844:6: Unknown port "QPLL1_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:845:6: Unknown port "QPLL1_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:846:6: Unknown port "QPLL1_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:847:6: Unknown port "QPLL1_LOCK_CFG_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:848:6: Unknown port "QPLL1_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:849:6: Unknown port "QPLL1_LPF_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:850:6: Unknown port "QPLL1_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:851:6: Unknown port "QPLL1_SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:852:6: Unknown port "QPLL1_SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:853:6: Unknown port "QPLL1_SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:854:6: Unknown port "RCALSAP_TESTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:855:6: Unknown port "RCAL_APROBE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:856:6: Unknown port "REFCLK0_EN_DC_COUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:857:6: Unknown port "REFCLK0_VCM_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:858:6: Unknown port "REFCLK0_VCM_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:859:6: Unknown port "REFCLK1_EN_DC_COUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:860:6: Unknown port "REFCLK1_VCM_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:861:6: Unknown port "REFCLK1_VCM_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:862:6: Unknown port "RSVD_ATTR0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:863:6: Unknown port "RSVD_ATTR1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:864:6: Unknown port "RSVD_ATTR2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:865:6: Unknown port "RSVD_ATTR3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:866:6: Unknown port "RXRECCLKOUT0_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:867:6: Unknown port "RXRECCLKOUT1_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:868:6: Unknown port "SARC_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:869:6: Unknown port "SARC_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:870:6: Unknown port "SDM0DATA1_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:871:6: Unknown port "SDM0DATA1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:872:6: Unknown port "SDM0INITSEED0_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:873:6: Unknown port "SDM0INITSEED0_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:874:6: Unknown port "SDM0_DATA_PIN_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:875:6: Unknown port "SDM0_WIDTH_PIN_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:876:6: Unknown port "SDM1DATA1_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:877:6: Unknown port "SDM1DATA1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:878:6: Unknown port "SDM1INITSEED0_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:879:6: Unknown port "SDM1INITSEED0_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:880:6: Unknown port "SDM1_DATA_PIN_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:881:6: Unknown port "SDM1_WIDTH_PIN_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:882:6: Unknown port "VCCAUX_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:887:6: Unknown port "PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:904:6: Unknown port "SARCCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:931:6: Unknown port "PMASCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:932:6: Unknown port "PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:933:6: Unknown port "PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:934:6: Unknown port "QDPMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:935:6: Unknown port "QDPMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:955:6: Unknown port "RXRECCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_COMMON.v:956:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 121
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FIFO36E1.v -l FIFO36E1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LUT4.v -l LUT4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PHASER_OUT_PHY.v -l PHASER_OUT_PHY.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:425:6: Unknown port "CLKOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:426:6: Unknown port "CLKOUT_DIV_POS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:427:6: Unknown port "CLKOUT_DIV_ST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:428:6: Unknown port "COARSE_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:429:6: Unknown port "COARSE_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:430:6: Unknown port "CTL_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:431:6: Unknown port "DATA_CTL_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:432:6: Unknown port "DATA_RD_CYCLES".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:433:6: Unknown port "EN_OSERDES_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:434:6: Unknown port "EN_TEST_RING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:435:6: Unknown port "FINE_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:436:6: Unknown port "OCLKDELAY_INV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:437:6: Unknown port "OCLK_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:438:6: Unknown port "OUTPUT_CLK_SRC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:439:6: Unknown port "PHASER_OUT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:440:6: Unknown port "STG1_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:441:6: Unknown port "SYNC_IN_DIV_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:442:6: Unknown port "TEST_OPT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:455:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:456:6: Unknown port "TESTOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:457:6: Unknown port "BURSTPENDING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:464:6: Unknown port "DIVIDERST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:465:6: Unknown port "EDGEADV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:466:6: Unknown port "ENCALIB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:474:6: Unknown port "SCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:475:6: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:476:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:477:6: Unknown port "SCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:481:6: Unknown port "TESTIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT_PHY.v:482:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 30
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RXTX_BITSLICE.v -l RXTX_BITSLICE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:631:6: Unknown port "DDR_DIS_DQS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:632:6: Unknown port "ENABLE_PRE_EMPHASIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:633:6: Unknown port "FIFO_SYNC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:634:6: Unknown port "FIFO_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:635:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:636:6: Unknown port "INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:637:6: Unknown port "LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:638:6: Unknown port "NATIVE_ODELAY_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:639:6: Unknown port "RX_DATA_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:640:6: Unknown port "RX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:641:6: Unknown port "RX_DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:642:6: Unknown port "RX_DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:643:6: Unknown port "RX_DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:644:6: Unknown port "RX_DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:645:6: Unknown port "RX_FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:646:6: Unknown port "RX_Q4_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:647:6: Unknown port "RX_Q5_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:648:6: Unknown port "RX_REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:649:6: Unknown port "RX_UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:650:6: Unknown port "TBYTE_CTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:651:6: Unknown port "TXRX_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:652:6: Unknown port "TX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:653:6: Unknown port "TX_DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:654:6: Unknown port "TX_DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:655:6: Unknown port "TX_DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:656:6: Unknown port "TX_DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:657:6: Unknown port "TX_FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:658:6: Unknown port "TX_OUTPUT_PHASE_90".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:659:6: Unknown port "TX_Q_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:660:6: Unknown port "TX_REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:661:6: Unknown port "TX_T_OUT_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:662:6: Unknown port "TX_UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:663:6: Unknown port "XIPHY_BITSLICE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:670:6: Unknown port "TX2RX_CASC_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:678:6: Unknown port "IFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:679:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:680:6: Unknown port "RX2TX_CASC_RETURN_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:684:6: Unknown port "RX_CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:685:6: Unknown port "RX_CLK_C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:686:6: Unknown port "RX_CLK_C_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:688:6: Unknown port "RX_DATAIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:696:6: Unknown port "TX2RX_CASC_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:704:6: Unknown port "TX_OCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:705:6: Unknown port "TX_OCLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:708:6: Unknown port "SIM_IDELAY_DATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:709:6: Unknown port "SIM_IDELAY_DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:710:6: Unknown port "SIM_ODELAY_DATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:711:6: Unknown port "SIM_ODELAY_DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:712:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:717:6: Unknown port "DDR_DIS_DQS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:718:6: Unknown port "ENABLE_PRE_EMPHASIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:719:6: Unknown port "FIFO_SYNC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:720:6: Unknown port "INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:721:6: Unknown port "LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:722:6: Unknown port "NATIVE_ODELAY_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:723:6: Unknown port "RX_DATA_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:724:6: Unknown port "RX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:725:6: Unknown port "RX_DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:726:6: Unknown port "RX_DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:727:6: Unknown port "RX_DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:728:6: Unknown port "RX_DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:729:6: Unknown port "RX_FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:730:6: Unknown port "RX_Q4_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:731:6: Unknown port "RX_Q5_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:732:6: Unknown port "RX_REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:733:6: Unknown port "RX_UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:734:6: Unknown port "SIM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:735:6: Unknown port "TBYTE_CTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:736:6: Unknown port "TXRX_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:737:6: Unknown port "TX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:738:6: Unknown port "TX_DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:739:6: Unknown port "TX_DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:740:6: Unknown port "TX_DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:741:6: Unknown port "TX_DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:742:6: Unknown port "TX_FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:743:6: Unknown port "TX_OUTPUT_PHASE_90".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:744:6: Unknown port "TX_Q_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:745:6: Unknown port "TX_REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:746:6: Unknown port "TX_T_OUT_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:747:6: Unknown port "TX_UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:748:6: Unknown port "XIPHY_BITSLICE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:755:6: Unknown port "TX2RX_CASC_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:763:6: Unknown port "IFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:764:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:765:6: Unknown port "RX2TX_CASC_RETURN_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:769:6: Unknown port "RX_CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:770:6: Unknown port "RX_CLK_C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:771:6: Unknown port "RX_CLK_C_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:773:6: Unknown port "RX_DATAIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:781:6: Unknown port "TX2RX_CASC_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:789:6: Unknown port "TX_OCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:790:6: Unknown port "TX_OCLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:793:6: Unknown port "SIM_IDELAY_DATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:794:6: Unknown port "SIM_IDELAY_DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:795:6: Unknown port "SIM_ODELAY_DATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:796:6: Unknown port "SIM_ODELAY_DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RXTX_BITSLICE.v:797:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 97
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFCTRL.v -l IBUFCTRL.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUF.v -l OBUF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUFDS.v -l IOBUFDS.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS_GTM_ADV.v -l OBUFDS_GTM_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM256X1D.v -l RAM256X1D.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v HSDAC.v -l HSDAC.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:324:4: Unknown port "SIM_DEVICE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:326:4: Unknown port "CLK_DAC_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:331:4: Unknown port "PLL_SCAN_OUT_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:339:4: Unknown port "TEST_SO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:340:4: Unknown port "TEST_STATUS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:369:4: Unknown port "PLL_SCAN_CLK_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:370:4: Unknown port "PLL_SCAN_EN_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:371:4: Unknown port "PLL_SCAN_IN_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:372:4: Unknown port "PLL_SCAN_MODE_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:373:4: Unknown port "PLL_SCAN_RST_EN_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:378:4: Unknown port "TEST_SCAN_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:379:4: Unknown port "TEST_SCAN_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:380:4: Unknown port "TEST_SCAN_MODE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:381:4: Unknown port "TEST_SCAN_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:382:4: Unknown port "TEST_SE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:383:4: Unknown port "TEST_SI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSDAC.v:384:4: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PCIE_2_1.v -l PCIE_2_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTXE2_COMMON.v -l GTXE2_COMMON.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTXE2_COMMON.v:542:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMB18E1.v -l RAMB18E1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v USR_ACCESSE2.v -l USR_ACCESSE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTPE2_COMMON.v -l GTPE2_COMMON.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTPE2_COMMON.v:646:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LUT5.v -l LUT5.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MASTER_JTAG.v -l MASTER_JTAG.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v SYSMONE4.v -l SYSMONE4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFG_GT_SYNC.v -l BUFG_GT_SYNC.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PULLDOWN.v -l PULLDOWN.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v HSADC.v -l HSADC.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:342:4: Unknown port "SIM_DEVICE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:344:4: Unknown port "CLK_ADC_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:353:4: Unknown port "PLL_SCAN_OUT_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:361:4: Unknown port "TEST_SO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:362:4: Unknown port "TEST_STATUS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:379:4: Unknown port "PLL_SCAN_CLK_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:380:4: Unknown port "PLL_SCAN_EN_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:381:4: Unknown port "PLL_SCAN_IN_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:382:4: Unknown port "PLL_SCAN_MODE_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:383:4: Unknown port "PLL_SCAN_RST_EN_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:388:4: Unknown port "TEST_SCAN_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:389:4: Unknown port "TEST_SCAN_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:390:4: Unknown port "TEST_SCAN_MODE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:391:4: Unknown port "TEST_SCAN_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:392:4: Unknown port "TEST_SE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:393:4: Unknown port "TEST_SI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HSADC.v:406:4: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PHASER_REF.v -l PHASER_REF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_DIFF_OUT_IBUFDISABLE.v -l IBUFDS_DIFF_OUT_IBUFDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PHY_CONTROL.v -l PHY_CONTROL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:516:6: Unknown port "AO_TOGGLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:517:6: Unknown port "AO_WRLVL_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:518:6: Unknown port "BURST_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:519:6: Unknown port "CLK_RATIO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:520:6: Unknown port "CMD_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:521:6: Unknown port "CO_DURATION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:522:6: Unknown port "DATA_CTL_A_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:523:6: Unknown port "DATA_CTL_B_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:524:6: Unknown port "DATA_CTL_C_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:525:6: Unknown port "DATA_CTL_D_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:526:6: Unknown port "DISABLE_SEQ_MATCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:527:6: Unknown port "DI_DURATION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:528:6: Unknown port "DO_DURATION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:529:6: Unknown port "EVENTS_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:530:6: Unknown port "FOUR_WINDOW_CLOCKS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:531:6: Unknown port "MULTI_REGION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:532:6: Unknown port "PHY_COUNT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:533:6: Unknown port "RD_CMD_OFFSET_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:534:6: Unknown port "RD_CMD_OFFSET_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:535:6: Unknown port "RD_CMD_OFFSET_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:536:6: Unknown port "RD_CMD_OFFSET_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:537:6: Unknown port "RD_DURATION_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:538:6: Unknown port "RD_DURATION_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:539:6: Unknown port "RD_DURATION_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:540:6: Unknown port "RD_DURATION_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:541:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:542:6: Unknown port "SYNC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:543:6: Unknown port "WR_CMD_OFFSET_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:544:6: Unknown port "WR_CMD_OFFSET_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:545:6: Unknown port "WR_CMD_OFFSET_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:546:6: Unknown port "WR_CMD_OFFSET_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:547:6: Unknown port "WR_DURATION_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:548:6: Unknown port "WR_DURATION_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:549:6: Unknown port "WR_DURATION_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:550:6: Unknown port "WR_DURATION_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:564:6: Unknown port "TESTOUTPUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:574:6: Unknown port "SCANENABLEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:576:6: Unknown port "TESTINPUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:577:6: Unknown port "TESTSELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHY_CONTROL.v:579:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 40
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v SRLC32E.v -l SRLC32E.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP_MULTIPLIER.v -l DSP_MULTIPLIER.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFGCE.v -l BUFGCE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OSERDESE3.v -l OSERDESE3.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:216:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:217:6: Unknown port "INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:218:6: Unknown port "ODDR_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:219:6: Unknown port "OSERDES_D_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:220:6: Unknown port "OSERDES_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:221:6: Unknown port "OSERDES_T_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:222:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:223:6: Unknown port "TBYTE_CTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:229:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:232:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:236:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:237:6: Unknown port "INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:238:6: Unknown port "ODDR_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:239:6: Unknown port "OSERDES_D_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:240:6: Unknown port "OSERDES_T_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:241:6: Unknown port "SIM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:242:6: Unknown port "TBYTE_CTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:248:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE3.v:251:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 19
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v XADC.v -l XADC.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ICAPE3.v -l ICAPE3.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE3.v:132:8: Unknown port "CSOB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE3.v:133:8: Unknown port "DONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE3.v:134:8: Unknown port "CCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE3.v:135:8: Unknown port "CSB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE3.v:136:8: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE3.v:137:8: Unknown port "INITB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE3.v:138:8: Unknown port "M".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ICAPE3.v:139:8: Unknown port "PROGB".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v CMAC.v -l CMAC.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2187:6: Unknown port "CTL_PTP_TRANSPCLK_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2188:6: Unknown port "CTL_RX_CHECK_ACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2189:6: Unknown port "CTL_RX_CHECK_PREAMBLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2190:6: Unknown port "CTL_RX_CHECK_SFD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2191:6: Unknown port "CTL_RX_DELETE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2192:6: Unknown port "CTL_RX_ETYPE_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2193:6: Unknown port "CTL_RX_ETYPE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2194:6: Unknown port "CTL_RX_ETYPE_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2195:6: Unknown port "CTL_RX_ETYPE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2196:6: Unknown port "CTL_RX_FORWARD_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2197:6: Unknown port "CTL_RX_IGNORE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2198:6: Unknown port "CTL_RX_MAX_PACKET_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2199:6: Unknown port "CTL_RX_MIN_PACKET_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2200:6: Unknown port "CTL_RX_OPCODE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2201:6: Unknown port "CTL_RX_OPCODE_MAX_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2202:6: Unknown port "CTL_RX_OPCODE_MAX_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2203:6: Unknown port "CTL_RX_OPCODE_MIN_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2204:6: Unknown port "CTL_RX_OPCODE_MIN_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2205:6: Unknown port "CTL_RX_OPCODE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2206:6: Unknown port "CTL_RX_PAUSE_DA_MCAST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2207:6: Unknown port "CTL_RX_PAUSE_DA_UCAST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2208:6: Unknown port "CTL_RX_PAUSE_SA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2209:6: Unknown port "CTL_RX_PROCESS_LFI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2210:6: Unknown port "CTL_RX_VL_LENGTH_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2211:6: Unknown port "CTL_RX_VL_MARKER_ID0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2212:6: Unknown port "CTL_RX_VL_MARKER_ID1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2213:6: Unknown port "CTL_RX_VL_MARKER_ID10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2214:6: Unknown port "CTL_RX_VL_MARKER_ID11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2215:6: Unknown port "CTL_RX_VL_MARKER_ID12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2216:6: Unknown port "CTL_RX_VL_MARKER_ID13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2217:6: Unknown port "CTL_RX_VL_MARKER_ID14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2218:6: Unknown port "CTL_RX_VL_MARKER_ID15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2219:6: Unknown port "CTL_RX_VL_MARKER_ID16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2220:6: Unknown port "CTL_RX_VL_MARKER_ID17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2221:6: Unknown port "CTL_RX_VL_MARKER_ID18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2222:6: Unknown port "CTL_RX_VL_MARKER_ID19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2223:6: Unknown port "CTL_RX_VL_MARKER_ID2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2224:6: Unknown port "CTL_RX_VL_MARKER_ID3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2225:6: Unknown port "CTL_RX_VL_MARKER_ID4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2226:6: Unknown port "CTL_RX_VL_MARKER_ID5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2227:6: Unknown port "CTL_RX_VL_MARKER_ID6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2228:6: Unknown port "CTL_RX_VL_MARKER_ID7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2229:6: Unknown port "CTL_RX_VL_MARKER_ID8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2230:6: Unknown port "CTL_RX_VL_MARKER_ID9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2231:6: Unknown port "CTL_TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2232:6: Unknown port "CTL_TX_DA_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2233:6: Unknown port "CTL_TX_DA_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2234:6: Unknown port "CTL_TX_ETHERTYPE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2235:6: Unknown port "CTL_TX_ETHERTYPE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2236:6: Unknown port "CTL_TX_FCS_INS_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2237:6: Unknown port "CTL_TX_IGNORE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2238:6: Unknown port "CTL_TX_OPCODE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2239:6: Unknown port "CTL_TX_OPCODE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2240:6: Unknown port "CTL_TX_PTP_1STEP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2241:6: Unknown port "CTL_TX_PTP_LATENCY_ADJUST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2242:6: Unknown port "CTL_TX_SA_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2243:6: Unknown port "CTL_TX_SA_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2244:6: Unknown port "CTL_TX_VL_LENGTH_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2245:6: Unknown port "CTL_TX_VL_MARKER_ID0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2246:6: Unknown port "CTL_TX_VL_MARKER_ID1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2247:6: Unknown port "CTL_TX_VL_MARKER_ID10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2248:6: Unknown port "CTL_TX_VL_MARKER_ID11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2249:6: Unknown port "CTL_TX_VL_MARKER_ID12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2250:6: Unknown port "CTL_TX_VL_MARKER_ID13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2251:6: Unknown port "CTL_TX_VL_MARKER_ID14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2252:6: Unknown port "CTL_TX_VL_MARKER_ID15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2253:6: Unknown port "CTL_TX_VL_MARKER_ID16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2254:6: Unknown port "CTL_TX_VL_MARKER_ID17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2255:6: Unknown port "CTL_TX_VL_MARKER_ID18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2256:6: Unknown port "CTL_TX_VL_MARKER_ID19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2257:6: Unknown port "CTL_TX_VL_MARKER_ID2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2258:6: Unknown port "CTL_TX_VL_MARKER_ID3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2259:6: Unknown port "CTL_TX_VL_MARKER_ID4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2260:6: Unknown port "CTL_TX_VL_MARKER_ID5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2261:6: Unknown port "CTL_TX_VL_MARKER_ID6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2262:6: Unknown port "CTL_TX_VL_MARKER_ID7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2263:6: Unknown port "CTL_TX_VL_MARKER_ID8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2264:6: Unknown port "CTL_TX_VL_MARKER_ID9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2265:6: Unknown port "TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2314:6: Unknown port "SCAN_OUT_CMAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2315:6: Unknown port "SCAN_OUT_DRPCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2598:6: Unknown port "SCAN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2599:6: Unknown port "SCAN_IN_CMAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2600:6: Unknown port "SCAN_IN_DRPCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2601:6: Unknown port "TEST_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2602:6: Unknown port "TEST_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2635:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2639:6: Unknown port "CTL_PTP_TRANSPCLK_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2640:6: Unknown port "CTL_RX_CHECK_ACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2641:6: Unknown port "CTL_RX_CHECK_PREAMBLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2642:6: Unknown port "CTL_RX_CHECK_SFD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2643:6: Unknown port "CTL_RX_DELETE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2644:6: Unknown port "CTL_RX_ETYPE_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2645:6: Unknown port "CTL_RX_ETYPE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2646:6: Unknown port "CTL_RX_ETYPE_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2647:6: Unknown port "CTL_RX_ETYPE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2648:6: Unknown port "CTL_RX_FORWARD_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2649:6: Unknown port "CTL_RX_IGNORE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2650:6: Unknown port "CTL_RX_MAX_PACKET_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2651:6: Unknown port "CTL_RX_MIN_PACKET_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2652:6: Unknown port "CTL_RX_OPCODE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2653:6: Unknown port "CTL_RX_OPCODE_MAX_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2654:6: Unknown port "CTL_RX_OPCODE_MAX_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2655:6: Unknown port "CTL_RX_OPCODE_MIN_GCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2656:6: Unknown port "CTL_RX_OPCODE_MIN_PCP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2657:6: Unknown port "CTL_RX_OPCODE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2658:6: Unknown port "CTL_RX_PAUSE_DA_MCAST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2659:6: Unknown port "CTL_RX_PAUSE_DA_UCAST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2660:6: Unknown port "CTL_RX_PAUSE_SA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2661:6: Unknown port "CTL_RX_PROCESS_LFI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2662:6: Unknown port "CTL_RX_VL_LENGTH_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2663:6: Unknown port "CTL_RX_VL_MARKER_ID0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2664:6: Unknown port "CTL_RX_VL_MARKER_ID1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2665:6: Unknown port "CTL_RX_VL_MARKER_ID10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2666:6: Unknown port "CTL_RX_VL_MARKER_ID11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2667:6: Unknown port "CTL_RX_VL_MARKER_ID12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2668:6: Unknown port "CTL_RX_VL_MARKER_ID13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2669:6: Unknown port "CTL_RX_VL_MARKER_ID14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2670:6: Unknown port "CTL_RX_VL_MARKER_ID15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2671:6: Unknown port "CTL_RX_VL_MARKER_ID16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2672:6: Unknown port "CTL_RX_VL_MARKER_ID17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2673:6: Unknown port "CTL_RX_VL_MARKER_ID18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2674:6: Unknown port "CTL_RX_VL_MARKER_ID19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2675:6: Unknown port "CTL_RX_VL_MARKER_ID2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2676:6: Unknown port "CTL_RX_VL_MARKER_ID3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2677:6: Unknown port "CTL_RX_VL_MARKER_ID4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2678:6: Unknown port "CTL_RX_VL_MARKER_ID5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2679:6: Unknown port "CTL_RX_VL_MARKER_ID6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2680:6: Unknown port "CTL_RX_VL_MARKER_ID7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2681:6: Unknown port "CTL_RX_VL_MARKER_ID8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2682:6: Unknown port "CTL_RX_VL_MARKER_ID9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2683:6: Unknown port "CTL_TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2684:6: Unknown port "CTL_TX_DA_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2685:6: Unknown port "CTL_TX_DA_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2686:6: Unknown port "CTL_TX_ETHERTYPE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2687:6: Unknown port "CTL_TX_ETHERTYPE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2688:6: Unknown port "CTL_TX_FCS_INS_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2689:6: Unknown port "CTL_TX_IGNORE_FCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2690:6: Unknown port "CTL_TX_OPCODE_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2691:6: Unknown port "CTL_TX_OPCODE_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2692:6: Unknown port "CTL_TX_PTP_1STEP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2693:6: Unknown port "CTL_TX_PTP_LATENCY_ADJUST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2694:6: Unknown port "CTL_TX_SA_GPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2695:6: Unknown port "CTL_TX_SA_PPP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2696:6: Unknown port "CTL_TX_VL_LENGTH_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2697:6: Unknown port "CTL_TX_VL_MARKER_ID0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2698:6: Unknown port "CTL_TX_VL_MARKER_ID1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2699:6: Unknown port "CTL_TX_VL_MARKER_ID10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2700:6: Unknown port "CTL_TX_VL_MARKER_ID11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2701:6: Unknown port "CTL_TX_VL_MARKER_ID12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2702:6: Unknown port "CTL_TX_VL_MARKER_ID13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2703:6: Unknown port "CTL_TX_VL_MARKER_ID14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2704:6: Unknown port "CTL_TX_VL_MARKER_ID15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2705:6: Unknown port "CTL_TX_VL_MARKER_ID16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2706:6: Unknown port "CTL_TX_VL_MARKER_ID17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2707:6: Unknown port "CTL_TX_VL_MARKER_ID18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2708:6: Unknown port "CTL_TX_VL_MARKER_ID19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2709:6: Unknown port "CTL_TX_VL_MARKER_ID2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2710:6: Unknown port "CTL_TX_VL_MARKER_ID3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2711:6: Unknown port "CTL_TX_VL_MARKER_ID4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2712:6: Unknown port "CTL_TX_VL_MARKER_ID5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2713:6: Unknown port "CTL_TX_VL_MARKER_ID6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2714:6: Unknown port "CTL_TX_VL_MARKER_ID7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2715:6: Unknown port "CTL_TX_VL_MARKER_ID8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2716:6: Unknown port "CTL_TX_VL_MARKER_ID9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2717:6: Unknown port "TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2766:6: Unknown port "SCAN_OUT_CMAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:2767:6: Unknown port "SCAN_OUT_DRPCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:3050:6: Unknown port "SCAN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:3051:6: Unknown port "SCAN_IN_CMAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:3052:6: Unknown port "SCAN_IN_DRPCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:3053:6: Unknown port "TEST_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:3054:6: Unknown port "TEST_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/CMAC.v:3087:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 174
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFIO.v -l BUFIO.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v URAM288_BASE.v -l URAM288_BASE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MUXF9.v -l MUXF9.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTHE4_CHANNEL.v -l GTHE4_CHANNEL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3882:2: Unknown port "ACJTAG_DEBUG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3883:2: Unknown port "ACJTAG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3884:2: Unknown port "ACJTAG_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3885:2: Unknown port "ADAPT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3886:2: Unknown port "ADAPT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3887:2: Unknown port "ADAPT_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3888:2: Unknown port "AEN_CDRSTEPSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3889:2: Unknown port "AEN_CPLL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3890:2: Unknown port "AEN_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3891:2: Unknown port "AEN_MASTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3892:2: Unknown port "AEN_PD_AND_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3893:2: Unknown port "AEN_POLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3894:2: Unknown port "AEN_PRBS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3895:2: Unknown port "AEN_QPI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3896:2: Unknown port "AEN_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3897:2: Unknown port "AEN_RXCDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3898:2: Unknown port "AEN_RXDFE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3899:2: Unknown port "AEN_RXDFELPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3900:2: Unknown port "AEN_RXOUTCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3901:2: Unknown port "AEN_RXPHDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3902:2: Unknown port "AEN_RXPLLCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3903:2: Unknown port "AEN_RXSYSCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3904:2: Unknown port "AEN_TXMUXDCD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3905:2: Unknown port "AEN_TXOUTCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3906:2: Unknown port "AEN_TXPHDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3907:2: Unknown port "AEN_TXPI_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3908:2: Unknown port "AEN_TXPLLCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3909:2: Unknown port "AEN_TXSYSCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3910:2: Unknown port "AEN_TX_DRIVE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3911:2: Unknown port "ALIGN_COMMA_DOUBLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3912:2: Unknown port "ALIGN_COMMA_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3913:2: Unknown port "ALIGN_COMMA_WORD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3914:2: Unknown port "ALIGN_MCOMMA_DET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3915:2: Unknown port "ALIGN_MCOMMA_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3916:2: Unknown port "ALIGN_PCOMMA_DET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3917:2: Unknown port "ALIGN_PCOMMA_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3918:2: Unknown port "AMONITOR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3919:2: Unknown port "A_CPLLLOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3920:2: Unknown port "A_CPLLPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3921:2: Unknown port "A_CPLLRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3922:2: Unknown port "A_EYESCANRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3923:2: Unknown port "A_GTRESETSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3924:2: Unknown port "A_GTRXRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3925:2: Unknown port "A_GTTXRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3926:2: Unknown port "A_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3927:2: Unknown port "A_RXAFECFOKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3928:2: Unknown port "A_RXBUFRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3929:2: Unknown port "A_RXCDRFREQRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3930:2: Unknown port "A_RXCDRHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3931:2: Unknown port "A_RXCDROVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3932:2: Unknown port "A_RXCDRRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3933:2: Unknown port "A_RXCKCALRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3934:2: Unknown port "A_RXDFEAGCCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3935:2: Unknown port "A_RXDFEAGCHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3936:2: Unknown port "A_RXDFEAGCOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3937:2: Unknown port "A_RXDFECFOKFCNUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3938:2: Unknown port "A_RXDFECFOKFEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3939:2: Unknown port "A_RXDFECFOKFPULSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3940:2: Unknown port "A_RXDFECFOKHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3941:2: Unknown port "A_RXDFECFOKOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3942:2: Unknown port "A_RXDFEKHHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3943:2: Unknown port "A_RXDFEKHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3944:2: Unknown port "A_RXDFELFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3945:2: Unknown port "A_RXDFELFOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3946:2: Unknown port "A_RXDFELPMRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3947:2: Unknown port "A_RXDFETAP10HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3948:2: Unknown port "A_RXDFETAP10OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3949:2: Unknown port "A_RXDFETAP11HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3950:2: Unknown port "A_RXDFETAP11OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3951:2: Unknown port "A_RXDFETAP12HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3952:2: Unknown port "A_RXDFETAP12OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3953:2: Unknown port "A_RXDFETAP13HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3954:2: Unknown port "A_RXDFETAP13OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3955:2: Unknown port "A_RXDFETAP14HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3956:2: Unknown port "A_RXDFETAP14OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3957:2: Unknown port "A_RXDFETAP15HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3958:2: Unknown port "A_RXDFETAP15OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3959:2: Unknown port "A_RXDFETAP2HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3960:2: Unknown port "A_RXDFETAP2OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3961:2: Unknown port "A_RXDFETAP3HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3962:2: Unknown port "A_RXDFETAP3OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3963:2: Unknown port "A_RXDFETAP4HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3964:2: Unknown port "A_RXDFETAP4OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3965:2: Unknown port "A_RXDFETAP5HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3966:2: Unknown port "A_RXDFETAP5OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3967:2: Unknown port "A_RXDFETAP6HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3968:2: Unknown port "A_RXDFETAP6OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3969:2: Unknown port "A_RXDFETAP7HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3970:2: Unknown port "A_RXDFETAP7OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3971:2: Unknown port "A_RXDFETAP8HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3972:2: Unknown port "A_RXDFETAP8OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3973:2: Unknown port "A_RXDFETAP9HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3974:2: Unknown port "A_RXDFETAP9OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3975:2: Unknown port "A_RXDFEUTHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3976:2: Unknown port "A_RXDFEUTOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3977:2: Unknown port "A_RXDFEVPHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3978:2: Unknown port "A_RXDFEVPOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3979:2: Unknown port "A_RXDFEXYDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3980:2: Unknown port "A_RXDLYBYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3981:2: Unknown port "A_RXDLYEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3982:2: Unknown port "A_RXDLYOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3983:2: Unknown port "A_RXDLYSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3984:2: Unknown port "A_RXLPMEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3985:2: Unknown port "A_RXLPMGCHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3986:2: Unknown port "A_RXLPMGCOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3987:2: Unknown port "A_RXLPMHFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3988:2: Unknown port "A_RXLPMHFOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3989:2: Unknown port "A_RXLPMLFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3990:2: Unknown port "A_RXLPMLFKLOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3991:2: Unknown port "A_RXLPMOSHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3992:2: Unknown port "A_RXLPMOSOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3993:2: Unknown port "A_RXMONITORSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3994:2: Unknown port "A_RXOOBRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3995:2: Unknown port "A_RXOSCALRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3996:2: Unknown port "A_RXOSHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3997:2: Unknown port "A_RXOSOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3998:2: Unknown port "A_RXOUTCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:3999:2: Unknown port "A_RXPCSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4000:2: Unknown port "A_RXPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4001:2: Unknown port "A_RXPHALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4002:2: Unknown port "A_RXPHALIGNEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4003:2: Unknown port "A_RXPHDLYPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4004:2: Unknown port "A_RXPHDLYRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4005:2: Unknown port "A_RXPHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4006:2: Unknown port "A_RXPLLCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4007:2: Unknown port "A_RXPMARESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4008:2: Unknown port "A_RXPOLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4009:2: Unknown port "A_RXPRBSCNTRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4010:2: Unknown port "A_RXPRBSSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4011:2: Unknown port "A_RXPROGDIVRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4012:2: Unknown port "A_RXSYSCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4013:2: Unknown port "A_RXTERMINATION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4014:2: Unknown port "A_TXBUFDIFFCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4015:2: Unknown port "A_TXDCCRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4016:2: Unknown port "A_TXDEEMPH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4017:2: Unknown port "A_TXDIFFCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4018:2: Unknown port "A_TXDLYBYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4019:2: Unknown port "A_TXDLYEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4020:2: Unknown port "A_TXDLYOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4021:2: Unknown port "A_TXDLYSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4022:2: Unknown port "A_TXELECIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4023:2: Unknown port "A_TXINHIBIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4024:2: Unknown port "A_TXMAINCURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4025:2: Unknown port "A_TXMARGIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4026:2: Unknown port "A_TXMUXDCDEXHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4027:2: Unknown port "A_TXMUXDCDORWREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4028:2: Unknown port "A_TXOUTCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4029:2: Unknown port "A_TXPCSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4030:2: Unknown port "A_TXPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4031:2: Unknown port "A_TXPHALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4032:2: Unknown port "A_TXPHALIGNEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4033:2: Unknown port "A_TXPHDLYPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4034:2: Unknown port "A_TXPHDLYRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4035:2: Unknown port "A_TXPHINIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4036:2: Unknown port "A_TXPHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4037:2: Unknown port "A_TXPIPPMOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4038:2: Unknown port "A_TXPIPPMPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4039:2: Unknown port "A_TXPIPPMSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4040:2: Unknown port "A_TXPLLCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4041:2: Unknown port "A_TXPMARESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4042:2: Unknown port "A_TXPOLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4043:2: Unknown port "A_TXPOSTCURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4044:2: Unknown port "A_TXPRBSFORCEERR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4045:2: Unknown port "A_TXPRBSSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4046:2: Unknown port "A_TXPRECURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4047:2: Unknown port "A_TXPROGDIVRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4048:2: Unknown port "A_TXQPIBIASEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4049:2: Unknown port "A_TXRESETSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4050:2: Unknown port "A_TXSWING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4051:2: Unknown port "A_TXSYSCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4052:2: Unknown port "BSR_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4053:2: Unknown port "CAPBYPASS_FORCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4054:2: Unknown port "CBCC_DATA_SOURCE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4055:2: Unknown port "CDR_SWAP_MODE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4056:2: Unknown port "CFOK_PWRSVE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4057:2: Unknown port "CHAN_BOND_KEEP_ALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4058:2: Unknown port "CHAN_BOND_MAX_SKEW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4059:2: Unknown port "CHAN_BOND_SEQ_1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4060:2: Unknown port "CHAN_BOND_SEQ_1_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4061:2: Unknown port "CHAN_BOND_SEQ_1_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4062:2: Unknown port "CHAN_BOND_SEQ_1_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4063:2: Unknown port "CHAN_BOND_SEQ_1_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4064:2: Unknown port "CHAN_BOND_SEQ_2_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4065:2: Unknown port "CHAN_BOND_SEQ_2_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4066:2: Unknown port "CHAN_BOND_SEQ_2_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4067:2: Unknown port "CHAN_BOND_SEQ_2_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4068:2: Unknown port "CHAN_BOND_SEQ_2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4069:2: Unknown port "CHAN_BOND_SEQ_2_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4070:2: Unknown port "CHAN_BOND_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4071:2: Unknown port "CH_HSPMUX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4072:2: Unknown port "CKCAL1_CFG_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4073:2: Unknown port "CKCAL1_CFG_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4074:2: Unknown port "CKCAL1_CFG_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4075:2: Unknown port "CKCAL1_CFG_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4076:2: Unknown port "CKCAL2_CFG_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4077:2: Unknown port "CKCAL2_CFG_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4078:2: Unknown port "CKCAL2_CFG_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4079:2: Unknown port "CKCAL2_CFG_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4080:2: Unknown port "CKCAL2_CFG_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4081:2: Unknown port "CKCAL_RSVD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4082:2: Unknown port "CKCAL_RSVD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4083:2: Unknown port "CLK_CORRECT_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4084:2: Unknown port "CLK_COR_KEEP_IDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4085:2: Unknown port "CLK_COR_MAX_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4086:2: Unknown port "CLK_COR_MIN_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4087:2: Unknown port "CLK_COR_PRECEDENCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4088:2: Unknown port "CLK_COR_REPEAT_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4089:2: Unknown port "CLK_COR_SEQ_1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4090:2: Unknown port "CLK_COR_SEQ_1_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4091:2: Unknown port "CLK_COR_SEQ_1_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4092:2: Unknown port "CLK_COR_SEQ_1_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4093:2: Unknown port "CLK_COR_SEQ_1_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4094:2: Unknown port "CLK_COR_SEQ_2_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4095:2: Unknown port "CLK_COR_SEQ_2_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4096:2: Unknown port "CLK_COR_SEQ_2_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4097:2: Unknown port "CLK_COR_SEQ_2_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4098:2: Unknown port "CLK_COR_SEQ_2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4099:2: Unknown port "CLK_COR_SEQ_2_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4100:2: Unknown port "CLK_COR_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4101:2: Unknown port "COEREG_CLKCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4102:2: Unknown port "CPLL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4103:2: Unknown port "CPLL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4104:2: Unknown port "CPLL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4105:2: Unknown port "CPLL_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4106:2: Unknown port "CPLL_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4107:2: Unknown port "CPLL_FBDIV_45".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4108:2: Unknown port "CPLL_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4109:2: Unknown port "CPLL_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4110:2: Unknown port "CPLL_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4111:2: Unknown port "CSSD_CLK_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4112:2: Unknown port "CSSD_CLK_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4113:2: Unknown port "CSSD_REG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4114:2: Unknown port "CSSD_REG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4115:2: Unknown port "CSSD_REG10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4116:2: Unknown port "CSSD_REG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4117:2: Unknown port "CSSD_REG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4118:2: Unknown port "CSSD_REG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4119:2: Unknown port "CSSD_REG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4120:2: Unknown port "CSSD_REG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4121:2: Unknown port "CSSD_REG7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4122:2: Unknown port "CSSD_REG8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4123:2: Unknown port "CSSD_REG9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4124:2: Unknown port "CTLE3_OCAP_EXT_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4125:2: Unknown port "CTLE3_OCAP_EXT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4126:2: Unknown port "DDI_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4127:2: Unknown port "DDI_REALIGN_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4128:2: Unknown port "DEC_MCOMMA_DETECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4129:2: Unknown port "DEC_PCOMMA_DETECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4130:2: Unknown port "DEC_VALID_COMMA_ONLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4131:2: Unknown port "DELAY_ELEC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4132:2: Unknown port "DMONITOR_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4133:2: Unknown port "DMONITOR_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4134:2: Unknown port "ES_CLK_PHASE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4135:2: Unknown port "ES_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4136:2: Unknown port "ES_ERRDET_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4137:2: Unknown port "ES_EYE_SCAN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4138:2: Unknown port "ES_HORZ_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4139:2: Unknown port "ES_PRESCALE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4140:2: Unknown port "ES_QUALIFIER0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4141:2: Unknown port "ES_QUALIFIER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4142:2: Unknown port "ES_QUALIFIER2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4143:2: Unknown port "ES_QUALIFIER3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4144:2: Unknown port "ES_QUALIFIER4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4145:2: Unknown port "ES_QUALIFIER5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4146:2: Unknown port "ES_QUALIFIER6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4147:2: Unknown port "ES_QUALIFIER7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4148:2: Unknown port "ES_QUALIFIER8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4149:2: Unknown port "ES_QUALIFIER9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4150:2: Unknown port "ES_QUAL_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4151:2: Unknown port "ES_QUAL_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4152:2: Unknown port "ES_QUAL_MASK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4153:2: Unknown port "ES_QUAL_MASK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4154:2: Unknown port "ES_QUAL_MASK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4155:2: Unknown port "ES_QUAL_MASK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4156:2: Unknown port "ES_QUAL_MASK6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4157:2: Unknown port "ES_QUAL_MASK7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4158:2: Unknown port "ES_QUAL_MASK8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4159:2: Unknown port "ES_QUAL_MASK9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4160:2: Unknown port "ES_SDATA_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4161:2: Unknown port "ES_SDATA_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4162:2: Unknown port "ES_SDATA_MASK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4163:2: Unknown port "ES_SDATA_MASK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4164:2: Unknown port "ES_SDATA_MASK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4165:2: Unknown port "ES_SDATA_MASK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4166:2: Unknown port "ES_SDATA_MASK6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4167:2: Unknown port "ES_SDATA_MASK7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4168:2: Unknown port "ES_SDATA_MASK8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4169:2: Unknown port "ES_SDATA_MASK9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4170:2: Unknown port "EYE_SCAN_SWAP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4171:2: Unknown port "FTS_DESKEW_SEQ_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4172:2: Unknown port "FTS_LANE_DESKEW_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4173:2: Unknown port "FTS_LANE_DESKEW_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4174:2: Unknown port "GEARBOX_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4175:2: Unknown port "GEN_RXUSRCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4176:2: Unknown port "GEN_TXUSRCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4177:2: Unknown port "GT_INSTANTIATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4178:2: Unknown port "INT_MASK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4179:2: Unknown port "INT_MASK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4180:2: Unknown port "ISCAN_CK_PH_SEL2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4181:2: Unknown port "LOCAL_MASTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4182:2: Unknown port "LPBK_BIAS_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4183:2: Unknown port "LPBK_EN_RCAL_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4184:2: Unknown port "LPBK_EXT_RCAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4185:2: Unknown port "LPBK_IND_CTRL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4186:2: Unknown port "LPBK_IND_CTRL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4187:2: Unknown port "LPBK_IND_CTRL2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4188:2: Unknown port "LPBK_RG_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4189:2: Unknown port "OOBDIVCTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4190:2: Unknown port "OOB_PWRUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4191:2: Unknown port "PCI3_AUTO_REALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4192:2: Unknown port "PCI3_PIPE_RX_ELECIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4193:2: Unknown port "PCI3_RX_ASYNC_EBUF_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4194:2: Unknown port "PCI3_RX_ELECIDLE_EI2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4195:2: Unknown port "PCI3_RX_ELECIDLE_H2L_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4196:2: Unknown port "PCI3_RX_ELECIDLE_H2L_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4197:2: Unknown port "PCI3_RX_ELECIDLE_HI_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4198:2: Unknown port "PCI3_RX_ELECIDLE_LP4_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4199:2: Unknown port "PCI3_RX_FIFO_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4200:2: Unknown port "PCIE3_CLK_COR_EMPTY_THRSH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4201:2: Unknown port "PCIE3_CLK_COR_FULL_THRSH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4202:2: Unknown port "PCIE3_CLK_COR_MAX_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4203:2: Unknown port "PCIE3_CLK_COR_MIN_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4204:2: Unknown port "PCIE3_CLK_COR_THRSH_TIMER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4205:2: Unknown port "PCIE_BUFG_DIV_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4206:2: Unknown port "PCIE_PLL_SEL_MODE_GEN12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4207:2: Unknown port "PCIE_PLL_SEL_MODE_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4208:2: Unknown port "PCIE_PLL_SEL_MODE_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4209:2: Unknown port "PCIE_RXPCS_CFG_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4210:2: Unknown port "PCIE_RXPMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4211:2: Unknown port "PCIE_TXPCS_CFG_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4212:2: Unknown port "PCIE_TXPMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4213:2: Unknown port "PCS_PCIE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4214:2: Unknown port "PCS_RSVD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4215:2: Unknown port "PD_TRANS_TIME_FROM_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4216:2: Unknown port "PD_TRANS_TIME_NONE_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4217:2: Unknown port "PD_TRANS_TIME_TO_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4218:2: Unknown port "PREIQ_FREQ_BST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4219:2: Unknown port "PROCESS_PAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4220:2: Unknown port "RATE_SW_USE_DRP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4221:2: Unknown port "RCLK_SIPO_DLY_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4222:2: Unknown port "RCLK_SIPO_INV_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4223:2: Unknown port "RESET_POWERSAVE_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4224:2: Unknown port "RTX_BUF_CML_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4225:2: Unknown port "RTX_BUF_TERM_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4226:2: Unknown port "RXBUFRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4227:2: Unknown port "RXBUF_ADDR_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4228:2: Unknown port "RXBUF_EIDLE_HI_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4229:2: Unknown port "RXBUF_EIDLE_LO_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4230:2: Unknown port "RXBUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4231:2: Unknown port "RXBUF_RESET_ON_CB_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4232:2: Unknown port "RXBUF_RESET_ON_COMMAALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4233:2: Unknown port "RXBUF_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4234:2: Unknown port "RXBUF_RESET_ON_RATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4235:2: Unknown port "RXBUF_THRESH_OVFLW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4236:2: Unknown port "RXBUF_THRESH_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4237:2: Unknown port "RXBUF_THRESH_UNDFLW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4238:2: Unknown port "RXCDRFREQRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4239:2: Unknown port "RXCDRPHRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4240:2: Unknown port "RXCDR_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4241:2: Unknown port "RXCDR_CFG0_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4242:2: Unknown port "RXCDR_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4243:2: Unknown port "RXCDR_CFG1_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4244:2: Unknown port "RXCDR_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4245:2: Unknown port "RXCDR_CFG2_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4246:2: Unknown port "RXCDR_CFG2_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4247:2: Unknown port "RXCDR_CFG2_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4248:2: Unknown port "RXCDR_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4249:2: Unknown port "RXCDR_CFG3_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4250:2: Unknown port "RXCDR_CFG3_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4251:2: Unknown port "RXCDR_CFG3_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4252:2: Unknown port "RXCDR_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4253:2: Unknown port "RXCDR_CFG4_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4254:2: Unknown port "RXCDR_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4255:2: Unknown port "RXCDR_CFG5_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4256:2: Unknown port "RXCDR_FR_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4257:2: Unknown port "RXCDR_HOLD_DURING_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4258:2: Unknown port "RXCDR_LOCK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4259:2: Unknown port "RXCDR_LOCK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4260:2: Unknown port "RXCDR_LOCK_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4261:2: Unknown port "RXCDR_LOCK_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4262:2: Unknown port "RXCDR_LOCK_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4263:2: Unknown port "RXCDR_PH_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4264:2: Unknown port "RXCFOK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4265:2: Unknown port "RXCFOK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4266:2: Unknown port "RXCFOK_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4267:2: Unknown port "RXCKCAL1_IQ_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4268:2: Unknown port "RXCKCAL1_I_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4269:2: Unknown port "RXCKCAL1_Q_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4270:2: Unknown port "RXCKCAL2_DX_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4271:2: Unknown port "RXCKCAL2_D_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4272:2: Unknown port "RXCKCAL2_S_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4273:2: Unknown port "RXCKCAL2_X_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4274:2: Unknown port "RXDFELPMRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4275:2: Unknown port "RXDFELPM_KL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4276:2: Unknown port "RXDFELPM_KL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4277:2: Unknown port "RXDFELPM_KL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4278:2: Unknown port "RXDFE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4279:2: Unknown port "RXDFE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4280:2: Unknown port "RXDFE_GC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4281:2: Unknown port "RXDFE_GC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4282:2: Unknown port "RXDFE_GC_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4283:2: Unknown port "RXDFE_H2_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4284:2: Unknown port "RXDFE_H2_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4285:2: Unknown port "RXDFE_H3_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4286:2: Unknown port "RXDFE_H3_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4287:2: Unknown port "RXDFE_H4_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4288:2: Unknown port "RXDFE_H4_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4289:2: Unknown port "RXDFE_H5_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4290:2: Unknown port "RXDFE_H5_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4291:2: Unknown port "RXDFE_H6_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4292:2: Unknown port "RXDFE_H6_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4293:2: Unknown port "RXDFE_H7_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4294:2: Unknown port "RXDFE_H7_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4295:2: Unknown port "RXDFE_H8_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4296:2: Unknown port "RXDFE_H8_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4297:2: Unknown port "RXDFE_H9_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4298:2: Unknown port "RXDFE_H9_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4299:2: Unknown port "RXDFE_HA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4300:2: Unknown port "RXDFE_HA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4301:2: Unknown port "RXDFE_HB_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4302:2: Unknown port "RXDFE_HB_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4303:2: Unknown port "RXDFE_HC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4304:2: Unknown port "RXDFE_HC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4305:2: Unknown port "RXDFE_HD_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4306:2: Unknown port "RXDFE_HD_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4307:2: Unknown port "RXDFE_HE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4308:2: Unknown port "RXDFE_HE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4309:2: Unknown port "RXDFE_HF_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4310:2: Unknown port "RXDFE_HF_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4311:2: Unknown port "RXDFE_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4312:2: Unknown port "RXDFE_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4313:2: Unknown port "RXDFE_KH_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4314:2: Unknown port "RXDFE_KH_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4315:2: Unknown port "RXDFE_OS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4316:2: Unknown port "RXDFE_OS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4317:2: Unknown port "RXDFE_PWR_SAVING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4318:2: Unknown port "RXDFE_UT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4319:2: Unknown port "RXDFE_UT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4320:2: Unknown port "RXDFE_UT_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4321:2: Unknown port "RXDFE_VP_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4322:2: Unknown port "RXDFE_VP_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4323:2: Unknown port "RXDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4324:2: Unknown port "RXDLY_LCFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4325:2: Unknown port "RXELECIDLE_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4326:2: Unknown port "RXGBOX_FIFO_INIT_RD_ADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4327:2: Unknown port "RXGEARBOX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4328:2: Unknown port "RXISCANRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4329:2: Unknown port "RXLPM_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4330:2: Unknown port "RXLPM_GC_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4331:2: Unknown port "RXLPM_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4332:2: Unknown port "RXLPM_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4333:2: Unknown port "RXLPM_OS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4334:2: Unknown port "RXLPM_OS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4335:2: Unknown port "RXOOB_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4336:2: Unknown port "RXOOB_CLK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4337:2: Unknown port "RXOSCALRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4338:2: Unknown port "RXOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4339:2: Unknown port "RXPCSRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4340:2: Unknown port "RXPHBEACON_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4341:2: Unknown port "RXPHDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4342:2: Unknown port "RXPHSAMP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4343:2: Unknown port "RXPHSLIP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4344:2: Unknown port "RXPH_MONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4345:2: Unknown port "RXPI_AUTO_BW_SEL_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4346:2: Unknown port "RXPI_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4347:2: Unknown port "RXPI_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4348:2: Unknown port "RXPI_LPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4349:2: Unknown port "RXPI_SEL_LC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4350:2: Unknown port "RXPI_STARTCODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4351:2: Unknown port "RXPI_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4352:2: Unknown port "RXPMACLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4353:2: Unknown port "RXPMARESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4354:2: Unknown port "RXPRBS_ERR_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4355:2: Unknown port "RXPRBS_LINKACQ_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4356:2: Unknown port "RXREFCLKDIV2_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4357:2: Unknown port "RXSLIDE_AUTO_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4358:2: Unknown port "RXSLIDE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4359:2: Unknown port "RXSYNC_MULTILANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4360:2: Unknown port "RXSYNC_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4361:2: Unknown port "RXSYNC_SKIP_DA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4362:2: Unknown port "RX_AFE_CM_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4363:2: Unknown port "RX_BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4364:2: Unknown port "RX_BUFFER_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4365:2: Unknown port "RX_CAPFF_SARC_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4366:2: Unknown port "RX_CLK25_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4367:2: Unknown port "RX_CLKMUX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4368:2: Unknown port "RX_CLK_SLIP_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4369:2: Unknown port "RX_CM_BUF_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4370:2: Unknown port "RX_CM_BUF_PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4371:2: Unknown port "RX_CM_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4372:2: Unknown port "RX_CM_TRIM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4373:2: Unknown port "RX_CTLE3_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4374:2: Unknown port "RX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4375:2: Unknown port "RX_DDI_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4376:2: Unknown port "RX_DEFER_RESET_BUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4377:2: Unknown port "RX_DEGEN_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4378:2: Unknown port "RX_DFECFOKFCDAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4379:2: Unknown port "RX_DFELPM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4380:2: Unknown port "RX_DFELPM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4381:2: Unknown port "RX_DFELPM_KLKH_AGC_STUP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4382:2: Unknown port "RX_DFE_AGC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4383:2: Unknown port "RX_DFE_AGC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4384:2: Unknown port "RX_DFE_KL_LPM_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4385:2: Unknown port "RX_DFE_KL_LPM_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4386:2: Unknown port "RX_DFE_KL_LPM_KL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4387:2: Unknown port "RX_DFE_KL_LPM_KL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4388:2: Unknown port "RX_DFE_LPM_HOLD_DURING_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4389:2: Unknown port "RX_DISPERR_SEQ_MATCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4390:2: Unknown port "RX_DIV2_MODE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4391:2: Unknown port "RX_DIVRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4392:2: Unknown port "RX_EN_CTLE_RCAL_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4393:2: Unknown port "RX_EN_HI_LR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4394:2: Unknown port "RX_EXT_RL_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4395:2: Unknown port "RX_EYESCAN_VS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4396:2: Unknown port "RX_EYESCAN_VS_NEG_DIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4397:2: Unknown port "RX_EYESCAN_VS_RANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4398:2: Unknown port "RX_EYESCAN_VS_UT_SIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4399:2: Unknown port "RX_FABINT_USRCLK_FLOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4400:2: Unknown port "RX_INT_DATAWIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4401:2: Unknown port "RX_PMA_POWER_SAVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4402:2: Unknown port "RX_PMA_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4403:2: Unknown port "RX_PROGDIV_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4404:2: Unknown port "RX_PROGDIV_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4405:2: Unknown port "RX_RESLOAD_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4406:2: Unknown port "RX_RESLOAD_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4407:2: Unknown port "RX_SAMPLE_PERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4408:2: Unknown port "RX_SIG_VALID_DLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4409:2: Unknown port "RX_SUM_DFETAPREP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4410:2: Unknown port "RX_SUM_IREF_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4411:2: Unknown port "RX_SUM_RESLOAD_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4412:2: Unknown port "RX_SUM_VCMTUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4413:2: Unknown port "RX_SUM_VCM_OVWR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4414:2: Unknown port "RX_SUM_VREF_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4415:2: Unknown port "RX_TUNE_AFE_OS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4416:2: Unknown port "RX_VREG_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4417:2: Unknown port "RX_VREG_PDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4418:2: Unknown port "RX_WIDEMODE_CDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4419:2: Unknown port "RX_WIDEMODE_CDR_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4420:2: Unknown port "RX_WIDEMODE_CDR_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4421:2: Unknown port "RX_XCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4422:2: Unknown port "RX_XMODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4423:2: Unknown port "SAMPLE_CLK_PHASE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4424:2: Unknown port "SAS_12G_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4425:2: Unknown port "SATA_BURST_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4426:2: Unknown port "SATA_BURST_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4427:2: Unknown port "SATA_CPLL_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4428:2: Unknown port "SATA_EIDLE_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4429:2: Unknown port "SHOW_REALIGN_COMMA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4430:2: Unknown port "SIM_DEVICE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4431:2: Unknown port "SIM_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4432:2: Unknown port "SIM_RECEIVER_DETECT_PASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4433:2: Unknown port "SIM_RESET_SPEEDUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4434:2: Unknown port "SIM_TX_EIDLE_DRIVE_LEVEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4435:2: Unknown port "SRSTMODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4436:2: Unknown port "TAPDLY_SET_TX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4437:2: Unknown port "TEMPERATURE_PAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4438:2: Unknown port "TERM_RCAL_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4439:2: Unknown port "TERM_RCAL_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4440:2: Unknown port "TRANS_TIME_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4441:2: Unknown port "TST_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4442:2: Unknown port "TST_RSV1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4443:2: Unknown port "TXBUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4444:2: Unknown port "TXBUF_RESET_ON_RATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4445:2: Unknown port "TXDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4446:2: Unknown port "TXDLY_LCFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4447:2: Unknown port "TXDRVBIAS_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4448:2: Unknown port "TXFIFO_ADDR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4449:2: Unknown port "TXGBOX_FIFO_INIT_RD_ADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4450:2: Unknown port "TXGEARBOX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4451:2: Unknown port "TXOUTCLKPCS_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4452:2: Unknown port "TXOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4453:2: Unknown port "TXPCSRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4454:2: Unknown port "TXPHDLY_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4455:2: Unknown port "TXPHDLY_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4456:2: Unknown port "TXPH_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4457:2: Unknown port "TXPH_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4458:2: Unknown port "TXPH_MONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4459:2: Unknown port "TXPI_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4460:2: Unknown port "TXPI_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4461:2: Unknown port "TXPI_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4462:2: Unknown port "TXPI_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4463:2: Unknown port "TXPI_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4464:2: Unknown port "TXPI_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4465:2: Unknown port "TXPI_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4466:2: Unknown port "TXPI_GRAY_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4467:2: Unknown port "TXPI_INVSTROBE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4468:2: Unknown port "TXPI_LPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4469:2: Unknown port "TXPI_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4470:2: Unknown port "TXPI_PPMCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4471:2: Unknown port "TXPI_PPM_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4472:2: Unknown port "TXPI_SYNFREQ_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4473:2: Unknown port "TXPI_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4474:2: Unknown port "TXPMARESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4475:2: Unknown port "TXREFCLKDIV2_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4476:2: Unknown port "TXSYNC_MULTILANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4477:2: Unknown port "TXSYNC_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4478:2: Unknown port "TXSYNC_SKIP_DA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4479:2: Unknown port "TX_CLK25_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4480:2: Unknown port "TX_CLKMUX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4481:2: Unknown port "TX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4482:2: Unknown port "TX_DCC_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4483:2: Unknown port "TX_DEEMPH0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4484:2: Unknown port "TX_DEEMPH1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4485:2: Unknown port "TX_DEEMPH2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4486:2: Unknown port "TX_DEEMPH3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4487:2: Unknown port "TX_DIVRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4488:2: Unknown port "TX_DRIVE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4489:2: Unknown port "TX_DRVMUX_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4490:2: Unknown port "TX_EIDLE_ASSERT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4491:2: Unknown port "TX_EIDLE_DEASSERT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4492:2: Unknown port "TX_FABINT_USRCLK_FLOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4493:2: Unknown port "TX_FIFO_BYP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4494:2: Unknown port "TX_IDLE_DATA_ZERO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4495:2: Unknown port "TX_INT_DATAWIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4496:2: Unknown port "TX_LOOPBACK_DRIVE_HIZ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4497:2: Unknown port "TX_MAINCURSOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4498:2: Unknown port "TX_MARGIN_FULL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4499:2: Unknown port "TX_MARGIN_FULL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4500:2: Unknown port "TX_MARGIN_FULL_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4501:2: Unknown port "TX_MARGIN_FULL_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4502:2: Unknown port "TX_MARGIN_FULL_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4503:2: Unknown port "TX_MARGIN_LOW_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4504:2: Unknown port "TX_MARGIN_LOW_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4505:2: Unknown port "TX_MARGIN_LOW_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4506:2: Unknown port "TX_MARGIN_LOW_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4507:2: Unknown port "TX_MARGIN_LOW_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4508:2: Unknown port "TX_PHICAL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4509:2: Unknown port "TX_PHICAL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4510:2: Unknown port "TX_PHICAL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4511:2: Unknown port "TX_PI_BIASSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4512:2: Unknown port "TX_PI_IBIAS_MID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4513:2: Unknown port "TX_PMADATA_OPT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4514:2: Unknown port "TX_PMA_POWER_SAVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4515:2: Unknown port "TX_PMA_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4516:2: Unknown port "TX_PREDRV_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4517:2: Unknown port "TX_PROGCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4518:2: Unknown port "TX_PROGDIV_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4519:2: Unknown port "TX_PROGDIV_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4520:2: Unknown port "TX_QPI_STATUS_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4521:2: Unknown port "TX_RXDETECT_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4522:2: Unknown port "TX_RXDETECT_REF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4523:2: Unknown port "TX_SAMPLE_PERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4524:2: Unknown port "TX_SARC_LPBK_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4525:2: Unknown port "TX_SW_MEAS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4526:2: Unknown port "TX_USERPATTERN_DATA0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4527:2: Unknown port "TX_USERPATTERN_DATA1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4528:2: Unknown port "TX_USERPATTERN_DATA2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4529:2: Unknown port "TX_USERPATTERN_DATA3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4530:2: Unknown port "TX_USERPATTERN_DATA4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4531:2: Unknown port "TX_USERPATTERN_DATA5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4532:2: Unknown port "TX_USERPATTERN_DATA6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4533:2: Unknown port "TX_USERPATTERN_DATA7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4534:2: Unknown port "TX_VREG_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4535:2: Unknown port "TX_VREG_PDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4536:2: Unknown port "TX_VREG_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4537:2: Unknown port "TX_XCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4538:2: Unknown port "USB_BOTH_BURST_IDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4539:2: Unknown port "USB_BURSTMAX_U3WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4540:2: Unknown port "USB_BURSTMIN_U3WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4541:2: Unknown port "USB_CLK_COR_EQ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4542:2: Unknown port "USB_EXT_CNTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4543:2: Unknown port "USB_IDLEMAX_POLLING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4544:2: Unknown port "USB_IDLEMIN_POLLING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4545:2: Unknown port "USB_LFPSPING_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4546:2: Unknown port "USB_LFPSPOLLING_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4547:2: Unknown port "USB_LFPSPOLLING_IDLE_MS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4548:2: Unknown port "USB_LFPSU1EXIT_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4549:2: Unknown port "USB_LFPSU2LPEXIT_BURST_MS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4550:2: Unknown port "USB_LFPSU3WAKE_BURST_MS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4551:2: Unknown port "USB_LFPS_TPERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4552:2: Unknown port "USB_LFPS_TPERIOD_ACCURATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4553:2: Unknown port "USB_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4554:2: Unknown port "USB_PCIE_ERR_REP_DIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4555:2: Unknown port "USB_PING_SATA_MAX_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4556:2: Unknown port "USB_PING_SATA_MIN_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4557:2: Unknown port "USB_POLL_SATA_MAX_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4558:2: Unknown port "USB_POLL_SATA_MIN_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4559:2: Unknown port "USB_RAW_ELEC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4560:2: Unknown port "USB_RXIDLE_P0_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4561:2: Unknown port "USB_TXIDLE_TUNE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4562:2: Unknown port "USB_U1_SATA_MAX_WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4563:2: Unknown port "USB_U1_SATA_MIN_WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4564:2: Unknown port "USB_U2_SAS_MAX_COM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4565:2: Unknown port "USB_U2_SAS_MIN_COM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4566:2: Unknown port "USE_PCS_CLK_PHASE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4567:2: Unknown port "Y_ALL_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4576:2: Unknown port "CSSDSTOPCLKDONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4597:2: Unknown port "PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4657:2: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4675:2: Unknown port "BSR_SERIAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4688:2: Unknown port "CSSDRSTB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4689:2: Unknown port "CSSDSTOPCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4722:2: Unknown port "PMASCANCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4723:2: Unknown port "PMASCANCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4724:2: Unknown port "PMASCANCLK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4725:2: Unknown port "PMASCANCLK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4726:2: Unknown port "PMASCANCLK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4727:2: Unknown port "PMASCANCLK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4728:2: Unknown port "PMASCANCLK6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4729:2: Unknown port "PMASCANCLK7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4730:2: Unknown port "PMASCANCLK8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4731:2: Unknown port "PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4732:2: Unknown port "PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4733:2: Unknown port "PMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4734:2: Unknown port "PMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4855:2: Unknown port "SARCCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4856:2: Unknown port "SCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4857:2: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4858:2: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4859:2: Unknown port "SCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4860:2: Unknown port "SCANRSTB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4861:2: Unknown port "SCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4863:2: Unknown port "TSTCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4864:2: Unknown port "TSTCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4866:2: Unknown port "TSTPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4867:2: Unknown port "TSTPDOVRDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_CHANNEL.v:4939:2: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 717
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMS64E.v -l RAMS64E.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PLLE2_ADV.v -l PLLE2_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_DPHY.v -l IBUFDS_DPHY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM512X1S.v -l RAM512X1S.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v TX_BITSLICE_TRI.v -l TX_BITSLICE_TRI.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:293:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:294:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:295:6: Unknown port "DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:296:6: Unknown port "DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:297:6: Unknown port "DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:298:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:299:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:300:6: Unknown port "INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:301:6: Unknown port "NATIVE_ODELAY_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:302:6: Unknown port "OUTPUT_PHASE_90".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:303:6: Unknown port "REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:304:6: Unknown port "UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:306:6: Unknown port "CDATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:310:6: Unknown port "CDATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:311:6: Unknown port "CDATAIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:318:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:321:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:326:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:327:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:328:6: Unknown port "DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:329:6: Unknown port "DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:330:6: Unknown port "DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:331:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:332:6: Unknown port "INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:333:6: Unknown port "NATIVE_ODELAY_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:334:6: Unknown port "OUTPUT_PHASE_90".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:335:6: Unknown port "REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:336:6: Unknown port "SIM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:337:6: Unknown port "UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:339:6: Unknown port "CDATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:343:6: Unknown port "CDATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:344:6: Unknown port "CDATAIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:351:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE_TRI.v:354:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 34
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v HARD_SYNC.v -l HARD_SYNC.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM128X1D.v -l RAM128X1D.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v HBM_SNGLBLI_INTF_APB.v -l HBM_SNGLBLI_INTF_APB.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FDSE.v -l FDSE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ZHOLD_DELAY.v -l ZHOLD_DELAY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PHASER_IN.v -l PHASER_IN.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:406:6: Unknown port "BURST_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:407:6: Unknown port "CALIB_EDGE_IN_INV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:408:6: Unknown port "CLKOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:409:6: Unknown port "CLKOUT_DIV_ST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:410:6: Unknown port "CTL_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:411:6: Unknown port "DQS_AUTO_RECAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:412:6: Unknown port "DQS_BIAS_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:413:6: Unknown port "DQS_FIND_PATTERN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:414:6: Unknown port "EN_ISERDES_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:415:6: Unknown port "EN_TEST_RING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:416:6: Unknown port "FINE_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:417:6: Unknown port "FREQ_REF_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:418:6: Unknown port "GATE_SET_CLK_MUX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:419:6: Unknown port "HALF_CYCLE_ADJ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:420:6: Unknown port "ICLK_TO_RCLK_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:421:6: Unknown port "OUTPUT_CLK_SRC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:422:6: Unknown port "PD_REVERSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:423:6: Unknown port "PHASER_IN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:424:6: Unknown port "RD_ADDR_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:425:6: Unknown port "REG_OPT_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:426:6: Unknown port "REG_OPT_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:427:6: Unknown port "REG_OPT_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:428:6: Unknown port "RST_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:429:6: Unknown port "SEL_CLK_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:430:6: Unknown port "SEL_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:431:6: Unknown port "STG1_PD_UPDATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:432:6: Unknown port "SYNC_IN_DIV_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:433:6: Unknown port "TEST_BP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:434:6: Unknown port "UPDATE_NONACTIVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:435:6: Unknown port "WR_CYCLES".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:436:6: Unknown port "CLKOUT_DIV_POS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:439:6: Unknown port "DQSFOUND".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:440:6: Unknown port "DQSOUTOFRANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:445:6: Unknown port "PHASELOCKED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:447:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:448:6: Unknown port "STG1OVERFLOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:449:6: Unknown port "STG1REGR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:450:6: Unknown port "TESTOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:451:6: Unknown port "WRENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:452:6: Unknown port "BURSTPENDING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:453:6: Unknown port "BURSTPENDINGPHY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:459:6: Unknown port "ENCALIB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:460:6: Unknown port "ENCALIBPHY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:461:6: Unknown port "ENSTG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:462:6: Unknown port "ENSTG1ADJUSTB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:469:6: Unknown port "RANKSELPHY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:471:6: Unknown port "RSTDQSFIND".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:472:6: Unknown port "SCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:473:6: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:474:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:475:6: Unknown port "SCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:476:6: Unknown port "SELCALORSTG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:477:6: Unknown port "STG1INCDEC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:478:6: Unknown port "STG1LOAD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:479:6: Unknown port "STG1READ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:480:6: Unknown port "STG1REGL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:483:6: Unknown port "TESTIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN.v:484:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 58
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MMCME3_ADV.v -l MMCME3_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFG.v -l BUFG.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FIFO18E1.v -l FIFO18E1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUF.v -l IBUF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OSERDESE2.v -l OSERDESE2.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/OSERDESE2.v:421:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_DIFF_OUT_INTERMDISABLE.v -l IBUFDS_DIFF_OUT_INTERMDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_DIFF_OUT.v -l IBUFDS_DIFF_OUT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUF_ANALOG.v -l IOBUF_ANALOG.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MMCME2_ADV.v -l MMCME2_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM64M8.v -l RAM64M8.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM32M.v -l RAM32M.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LUT2.v -l LUT2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v VCU.v -l VCU.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP_ALU.v -l DSP_ALU.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ODELAYE3.v -l ODELAYE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTXE2_CHANNEL.v -l GTXE2_CHANNEL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTXE2_CHANNEL.v:3460:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PLLE4_ADV.v -l PLLE4_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v SIM_CONFIGE2.v -l SIM_CONFIGE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RFADC.v -l RFADC.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:420:6: Unknown port "OPT_ANALOG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:421:6: Unknown port "OPT_CLK_DIST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:422:6: Unknown port "SIM_DEVICE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:423:6: Unknown port "XPA_ACTIVE_DUTYCYCLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:424:6: Unknown port "XPA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:425:6: Unknown port "XPA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:426:6: Unknown port "XPA_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:427:6: Unknown port "XPA_NUM_ADCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:428:6: Unknown port "XPA_NUM_DDCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:429:6: Unknown port "XPA_PLL_USED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:430:6: Unknown port "XPA_SAMPLE_RATE_MSPS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:432:6: Unknown port "CLK_ADC_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:443:6: Unknown port "PLL_SCAN_OUT_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:452:6: Unknown port "TEST_SO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:453:6: Unknown port "TEST_STATUS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:472:6: Unknown port "PLL_SCAN_CLK_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:473:6: Unknown port "PLL_SCAN_EN_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:474:6: Unknown port "PLL_SCAN_IN_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:475:6: Unknown port "PLL_SCAN_MODE_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:476:6: Unknown port "PLL_SCAN_RST_EN_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:482:6: Unknown port "TEST_SCAN_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:483:6: Unknown port "TEST_SCAN_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:484:6: Unknown port "TEST_SCAN_MODE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:485:6: Unknown port "TEST_SCAN_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:486:6: Unknown port "TEST_SE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:487:6: Unknown port "TEST_SI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFADC.v:500:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 27
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PS8.v -l PS8.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM256X1S.v -l RAM256X1S.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFCE_LEAF.v -l BUFCE_LEAF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS_GTE3_ADV.v -l OBUFDS_GTE3_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUF_DCIEN.v -l IOBUF_DCIEN.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DPHY_DIFFINBUF.v -l DPHY_DIFFINBUF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PS7.v -l PS7.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PCIE4CE4.v -l PCIE4CE4.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13231:4: Unknown port "ARI_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13232:4: Unknown port "AUTO_FLR_RESPONSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13233:4: Unknown port "AXISTEN_IF_CCIX_RX_CREDIT_LIMIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13234:4: Unknown port "AXISTEN_IF_CCIX_TX_CREDIT_LIMIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13235:4: Unknown port "AXISTEN_IF_CCIX_TX_REGISTERED_TREADY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13236:4: Unknown port "AXISTEN_IF_CC_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13237:4: Unknown port "AXISTEN_IF_COMPL_TIMEOUT_REG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13238:4: Unknown port "AXISTEN_IF_COMPL_TIMEOUT_REG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13239:4: Unknown port "AXISTEN_IF_CQ_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13240:4: Unknown port "AXISTEN_IF_CQ_EN_POISONED_MEM_WR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13241:4: Unknown port "AXISTEN_IF_ENABLE_256_TAGS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13242:4: Unknown port "AXISTEN_IF_ENABLE_CLIENT_TAG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13243:4: Unknown port "AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13244:4: Unknown port "AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13245:4: Unknown port "AXISTEN_IF_ENABLE_MSG_ROUTE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13246:4: Unknown port "AXISTEN_IF_ENABLE_RX_MSG_INTFC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13247:4: Unknown port "AXISTEN_IF_EXT_512".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13248:4: Unknown port "AXISTEN_IF_EXT_512_CC_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13249:4: Unknown port "AXISTEN_IF_EXT_512_CQ_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13250:4: Unknown port "AXISTEN_IF_EXT_512_RC_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13251:4: Unknown port "AXISTEN_IF_EXT_512_RQ_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13252:4: Unknown port "AXISTEN_IF_LEGACY_MODE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13253:4: Unknown port "AXISTEN_IF_MSIX_FROM_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13254:4: Unknown port "AXISTEN_IF_MSIX_RX_PARITY_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13255:4: Unknown port "AXISTEN_IF_MSIX_TO_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13256:4: Unknown port "AXISTEN_IF_RC_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13257:4: Unknown port "AXISTEN_IF_RC_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13258:4: Unknown port "AXISTEN_IF_RQ_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13259:4: Unknown port "AXISTEN_IF_RX_PARITY_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13260:4: Unknown port "AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13261:4: Unknown port "AXISTEN_IF_TX_PARITY_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13262:4: Unknown port "AXISTEN_IF_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13263:4: Unknown port "CCIX_DIRECT_ATTACH_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13264:4: Unknown port "CCIX_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13265:4: Unknown port "CCIX_VENDOR_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13266:4: Unknown port "CFG_BYPASS_MODE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13267:4: Unknown port "CRM_CORE_CLK_FREQ_500".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13268:4: Unknown port "CRM_USER_CLK_FREQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13269:4: Unknown port "DEBUG_AXI4ST_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13270:4: Unknown port "DEBUG_AXIST_DISABLE_FEATURE_BIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13271:4: Unknown port "DEBUG_CAR_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13272:4: Unknown port "DEBUG_CFG_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13273:4: Unknown port "DEBUG_LL_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13274:4: Unknown port "DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13275:4: Unknown port "DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13276:4: Unknown port "DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13277:4: Unknown port "DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13278:4: Unknown port "DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13279:4: Unknown port "DEBUG_PL_DISABLE_SCRAMBLING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13280:4: Unknown port "DEBUG_PL_SIM_RESET_LFSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13281:4: Unknown port "DEBUG_PL_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13282:4: Unknown port "DEBUG_TL_DISABLE_FC_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13283:4: Unknown port "DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13284:4: Unknown port "DEBUG_TL_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13285:4: Unknown port "DNSTREAM_LINK_NUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13286:4: Unknown port "DSN_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13287:4: Unknown port "EXTENDED_CFG_EXTEND_INTERFACE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13288:4: Unknown port "HEADER_TYPE_OVERRIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13289:4: Unknown port "IS_SWITCH_PORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13290:4: Unknown port "LEGACY_CFG_EXTEND_INTERFACE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13291:4: Unknown port "LL_ACK_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13292:4: Unknown port "LL_ACK_TIMEOUT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13293:4: Unknown port "LL_ACK_TIMEOUT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13294:4: Unknown port "LL_DISABLE_SCHED_TX_NAK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13295:4: Unknown port "LL_REPLAY_FROM_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13296:4: Unknown port "LL_REPLAY_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13297:4: Unknown port "LL_REPLAY_TIMEOUT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13298:4: Unknown port "LL_REPLAY_TIMEOUT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13299:4: Unknown port "LL_REPLAY_TO_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13300:4: Unknown port "LL_RX_TLP_PARITY_GEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13301:4: Unknown port "LL_TX_TLP_PARITY_CHK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13302:4: Unknown port "LL_USER_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13303:4: Unknown port "LTR_TX_MESSAGE_MINIMUM_INTERVAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13304:4: Unknown port "LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13305:4: Unknown port "LTR_TX_MESSAGE_ON_LTR_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13306:4: Unknown port "MCAP_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13307:4: Unknown port "MCAP_CONFIGURE_OVERRIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13308:4: Unknown port "MCAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13309:4: Unknown port "MCAP_EOS_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13310:4: Unknown port "MCAP_FPGA_BITSTREAM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13311:4: Unknown port "MCAP_GATE_IO_ENABLE_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13312:4: Unknown port "MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13313:4: Unknown port "MCAP_INPUT_GATE_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13314:4: Unknown port "MCAP_INTERRUPT_ON_MCAP_EOS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13315:4: Unknown port "MCAP_INTERRUPT_ON_MCAP_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13316:4: Unknown port "MCAP_VSEC_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13317:4: Unknown port "MCAP_VSEC_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13318:4: Unknown port "MCAP_VSEC_REV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13319:4: Unknown port "PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13320:4: Unknown port "PF0_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13321:4: Unknown port "PF0_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13322:4: Unknown port "PF0_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13323:4: Unknown port "PF0_ARI_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13324:4: Unknown port "PF0_ATS_CAP_INV_QUEUE_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13325:4: Unknown port "PF0_ATS_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13326:4: Unknown port "PF0_ATS_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13327:4: Unknown port "PF0_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13328:4: Unknown port "PF0_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13329:4: Unknown port "PF0_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13330:4: Unknown port "PF0_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13331:4: Unknown port "PF0_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13332:4: Unknown port "PF0_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13333:4: Unknown port "PF0_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13334:4: Unknown port "PF0_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13335:4: Unknown port "PF0_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13336:4: Unknown port "PF0_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13337:4: Unknown port "PF0_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13338:4: Unknown port "PF0_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13339:4: Unknown port "PF0_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13340:4: Unknown port "PF0_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13341:4: Unknown port "PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13342:4: Unknown port "PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13343:4: Unknown port "PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13344:4: Unknown port "PF0_DEV_CAP2_ARI_FORWARD_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13345:4: Unknown port "PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13346:4: Unknown port "PF0_DEV_CAP2_LTR_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13347:4: Unknown port "PF0_DEV_CAP2_OBFF_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13348:4: Unknown port "PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13349:4: Unknown port "PF0_DEV_CAP_ENDPOINT_L0S_LATENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13350:4: Unknown port "PF0_DEV_CAP_ENDPOINT_L1_LATENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13351:4: Unknown port "PF0_DEV_CAP_EXT_TAG_SUPPORTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13352:4: Unknown port "PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13353:4: Unknown port "PF0_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13354:4: Unknown port "PF0_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13355:4: Unknown port "PF0_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13356:4: Unknown port "PF0_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13357:4: Unknown port "PF0_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13358:4: Unknown port "PF0_LINK_CAP_ASPM_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13359:4: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13360:4: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13361:4: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13362:4: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13363:4: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13364:4: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13365:4: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13366:4: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13367:4: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13368:4: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13369:4: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13370:4: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13371:4: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13372:4: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13373:4: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13374:4: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13375:4: Unknown port "PF0_LINK_CONTROL_RCB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13376:4: Unknown port "PF0_LINK_STATUS_SLOT_CLOCK_CONFIG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13377:4: Unknown port "PF0_LTR_CAP_MAX_NOSNOOP_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13378:4: Unknown port "PF0_LTR_CAP_MAX_SNOOP_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13379:4: Unknown port "PF0_LTR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13380:4: Unknown port "PF0_LTR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13381:4: Unknown port "PF0_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13382:4: Unknown port "PF0_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13383:4: Unknown port "PF0_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13384:4: Unknown port "PF0_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13385:4: Unknown port "PF0_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13386:4: Unknown port "PF0_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13387:4: Unknown port "PF0_MSIX_VECTOR_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13388:4: Unknown port "PF0_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13389:4: Unknown port "PF0_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13390:4: Unknown port "PF0_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13391:4: Unknown port "PF0_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13392:4: Unknown port "PF0_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13393:4: Unknown port "PF0_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13394:4: Unknown port "PF0_PM_CAP_PMESUPPORT_D0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13395:4: Unknown port "PF0_PM_CAP_PMESUPPORT_D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13396:4: Unknown port "PF0_PM_CAP_PMESUPPORT_D3HOT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13397:4: Unknown port "PF0_PM_CAP_SUPP_D1_STATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13398:4: Unknown port "PF0_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13399:4: Unknown port "PF0_PM_CSR_NOSOFTRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13400:4: Unknown port "PF0_PRI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13401:4: Unknown port "PF0_PRI_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13402:4: Unknown port "PF0_PRI_OST_PR_CAPACITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13403:4: Unknown port "PF0_SECONDARY_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13404:4: Unknown port "PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13405:4: Unknown port "PF0_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13406:4: Unknown port "PF0_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13407:4: Unknown port "PF0_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13408:4: Unknown port "PF0_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13409:4: Unknown port "PF0_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13410:4: Unknown port "PF0_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13411:4: Unknown port "PF0_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13412:4: Unknown port "PF0_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13413:4: Unknown port "PF0_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13414:4: Unknown port "PF0_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13415:4: Unknown port "PF0_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13416:4: Unknown port "PF0_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13417:4: Unknown port "PF0_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13418:4: Unknown port "PF0_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13419:4: Unknown port "PF0_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13420:4: Unknown port "PF0_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13421:4: Unknown port "PF0_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13422:4: Unknown port "PF0_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13423:4: Unknown port "PF0_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13424:4: Unknown port "PF0_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13425:4: Unknown port "PF0_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13426:4: Unknown port "PF0_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13427:4: Unknown port "PF0_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13428:4: Unknown port "PF0_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13429:4: Unknown port "PF0_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13430:4: Unknown port "PF0_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13431:4: Unknown port "PF0_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13432:4: Unknown port "PF0_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13433:4: Unknown port "PF0_VC_ARB_CAPABILITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13434:4: Unknown port "PF0_VC_ARB_TBL_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13435:4: Unknown port "PF0_VC_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13436:4: Unknown port "PF0_VC_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13437:4: Unknown port "PF0_VC_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13438:4: Unknown port "PF0_VC_EXTENDED_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13439:4: Unknown port "PF0_VC_LOW_PRIORITY_EXTENDED_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13440:4: Unknown port "PF1_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13441:4: Unknown port "PF1_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13442:4: Unknown port "PF1_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13443:4: Unknown port "PF1_ATS_CAP_INV_QUEUE_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13444:4: Unknown port "PF1_ATS_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13445:4: Unknown port "PF1_ATS_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13446:4: Unknown port "PF1_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13447:4: Unknown port "PF1_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13448:4: Unknown port "PF1_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13449:4: Unknown port "PF1_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13450:4: Unknown port "PF1_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13451:4: Unknown port "PF1_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13452:4: Unknown port "PF1_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13453:4: Unknown port "PF1_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13454:4: Unknown port "PF1_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13455:4: Unknown port "PF1_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13456:4: Unknown port "PF1_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13457:4: Unknown port "PF1_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13458:4: Unknown port "PF1_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13459:4: Unknown port "PF1_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13460:4: Unknown port "PF1_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13461:4: Unknown port "PF1_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13462:4: Unknown port "PF1_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13463:4: Unknown port "PF1_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13464:4: Unknown port "PF1_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13465:4: Unknown port "PF1_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13466:4: Unknown port "PF1_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13467:4: Unknown port "PF1_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13468:4: Unknown port "PF1_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13469:4: Unknown port "PF1_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13470:4: Unknown port "PF1_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13471:4: Unknown port "PF1_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13472:4: Unknown port "PF1_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13473:4: Unknown port "PF1_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13474:4: Unknown port "PF1_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13475:4: Unknown port "PF1_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13476:4: Unknown port "PF1_PRI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13477:4: Unknown port "PF1_PRI_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13478:4: Unknown port "PF1_PRI_OST_PR_CAPACITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13479:4: Unknown port "PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13480:4: Unknown port "PF1_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13481:4: Unknown port "PF1_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13482:4: Unknown port "PF1_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13483:4: Unknown port "PF1_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13484:4: Unknown port "PF1_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13485:4: Unknown port "PF1_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13486:4: Unknown port "PF1_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13487:4: Unknown port "PF1_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13488:4: Unknown port "PF1_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13489:4: Unknown port "PF1_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13490:4: Unknown port "PF1_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13491:4: Unknown port "PF1_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13492:4: Unknown port "PF1_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13493:4: Unknown port "PF1_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13494:4: Unknown port "PF1_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13495:4: Unknown port "PF1_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13496:4: Unknown port "PF1_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13497:4: Unknown port "PF1_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13498:4: Unknown port "PF1_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13499:4: Unknown port "PF1_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13500:4: Unknown port "PF1_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13501:4: Unknown port "PF1_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13502:4: Unknown port "PF2_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13503:4: Unknown port "PF2_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13504:4: Unknown port "PF2_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13505:4: Unknown port "PF2_ATS_CAP_INV_QUEUE_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13506:4: Unknown port "PF2_ATS_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13507:4: Unknown port "PF2_ATS_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13508:4: Unknown port "PF2_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13509:4: Unknown port "PF2_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13510:4: Unknown port "PF2_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13511:4: Unknown port "PF2_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13512:4: Unknown port "PF2_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13513:4: Unknown port "PF2_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13514:4: Unknown port "PF2_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13515:4: Unknown port "PF2_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13516:4: Unknown port "PF2_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13517:4: Unknown port "PF2_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13518:4: Unknown port "PF2_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13519:4: Unknown port "PF2_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13520:4: Unknown port "PF2_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13521:4: Unknown port "PF2_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13522:4: Unknown port "PF2_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13523:4: Unknown port "PF2_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13524:4: Unknown port "PF2_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13525:4: Unknown port "PF2_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13526:4: Unknown port "PF2_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13527:4: Unknown port "PF2_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13528:4: Unknown port "PF2_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13529:4: Unknown port "PF2_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13530:4: Unknown port "PF2_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13531:4: Unknown port "PF2_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13532:4: Unknown port "PF2_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13533:4: Unknown port "PF2_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13534:4: Unknown port "PF2_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13535:4: Unknown port "PF2_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13536:4: Unknown port "PF2_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13537:4: Unknown port "PF2_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13538:4: Unknown port "PF2_PRI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13539:4: Unknown port "PF2_PRI_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13540:4: Unknown port "PF2_PRI_OST_PR_CAPACITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13541:4: Unknown port "PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13542:4: Unknown port "PF2_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13543:4: Unknown port "PF2_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13544:4: Unknown port "PF2_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13545:4: Unknown port "PF2_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13546:4: Unknown port "PF2_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13547:4: Unknown port "PF2_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13548:4: Unknown port "PF2_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13549:4: Unknown port "PF2_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13550:4: Unknown port "PF2_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13551:4: Unknown port "PF2_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13552:4: Unknown port "PF2_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13553:4: Unknown port "PF2_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13554:4: Unknown port "PF2_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13555:4: Unknown port "PF2_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13556:4: Unknown port "PF2_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13557:4: Unknown port "PF2_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13558:4: Unknown port "PF2_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13559:4: Unknown port "PF2_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13560:4: Unknown port "PF2_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13561:4: Unknown port "PF2_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13562:4: Unknown port "PF2_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13563:4: Unknown port "PF2_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13564:4: Unknown port "PF3_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13565:4: Unknown port "PF3_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13566:4: Unknown port "PF3_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13567:4: Unknown port "PF3_ATS_CAP_INV_QUEUE_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13568:4: Unknown port "PF3_ATS_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13569:4: Unknown port "PF3_ATS_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13570:4: Unknown port "PF3_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13571:4: Unknown port "PF3_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13572:4: Unknown port "PF3_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13573:4: Unknown port "PF3_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13574:4: Unknown port "PF3_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13575:4: Unknown port "PF3_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13576:4: Unknown port "PF3_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13577:4: Unknown port "PF3_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13578:4: Unknown port "PF3_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13579:4: Unknown port "PF3_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13580:4: Unknown port "PF3_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13581:4: Unknown port "PF3_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13582:4: Unknown port "PF3_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13583:4: Unknown port "PF3_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13584:4: Unknown port "PF3_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13585:4: Unknown port "PF3_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13586:4: Unknown port "PF3_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13587:4: Unknown port "PF3_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13588:4: Unknown port "PF3_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13589:4: Unknown port "PF3_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13590:4: Unknown port "PF3_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13591:4: Unknown port "PF3_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13592:4: Unknown port "PF3_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13593:4: Unknown port "PF3_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13594:4: Unknown port "PF3_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13595:4: Unknown port "PF3_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13596:4: Unknown port "PF3_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13597:4: Unknown port "PF3_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13598:4: Unknown port "PF3_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13599:4: Unknown port "PF3_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13600:4: Unknown port "PF3_PRI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13601:4: Unknown port "PF3_PRI_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13602:4: Unknown port "PF3_PRI_OST_PR_CAPACITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13603:4: Unknown port "PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13604:4: Unknown port "PF3_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13605:4: Unknown port "PF3_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13606:4: Unknown port "PF3_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13607:4: Unknown port "PF3_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13608:4: Unknown port "PF3_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13609:4: Unknown port "PF3_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13610:4: Unknown port "PF3_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13611:4: Unknown port "PF3_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13612:4: Unknown port "PF3_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13613:4: Unknown port "PF3_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13614:4: Unknown port "PF3_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13615:4: Unknown port "PF3_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13616:4: Unknown port "PF3_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13617:4: Unknown port "PF3_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13618:4: Unknown port "PF3_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13619:4: Unknown port "PF3_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13620:4: Unknown port "PF3_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13621:4: Unknown port "PF3_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13622:4: Unknown port "PF3_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13623:4: Unknown port "PF3_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13624:4: Unknown port "PF3_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13625:4: Unknown port "PF3_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13626:4: Unknown port "PL_CFG_STATE_ROBUSTNESS_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13627:4: Unknown port "PL_CTRL_SKP_GEN_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13628:4: Unknown port "PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13629:4: Unknown port "PL_DEEMPH_SOURCE_SELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13630:4: Unknown port "PL_DESKEW_ON_SKIP_IN_GEN12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13631:4: Unknown port "PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13632:4: Unknown port "PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13633:4: Unknown port "PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13634:4: Unknown port "PL_DISABLE_DC_BALANCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13635:4: Unknown port "PL_DISABLE_EI_INFER_IN_L0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13636:4: Unknown port "PL_DISABLE_LANE_REVERSAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13637:4: Unknown port "PL_DISABLE_LFSR_UPDATE_ON_SKP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13638:4: Unknown port "PL_DISABLE_RETRAIN_ON_EB_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13639:4: Unknown port "PL_DISABLE_RETRAIN_ON_FRAMING_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13640:4: Unknown port "PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13641:4: Unknown port "PL_DISABLE_UPCONFIG_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13642:4: Unknown port "PL_EQ_ADAPT_DISABLE_COEFF_CHECK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13643:4: Unknown port "PL_EQ_ADAPT_DISABLE_PRESET_CHECK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13644:4: Unknown port "PL_EQ_ADAPT_ITER_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13645:4: Unknown port "PL_EQ_ADAPT_REJECT_RETRY_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13646:4: Unknown port "PL_EQ_BYPASS_PHASE23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13647:4: Unknown port "PL_EQ_DEFAULT_RX_PRESET_HINT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13648:4: Unknown port "PL_EQ_DEFAULT_TX_PRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13649:4: Unknown port "PL_EQ_DISABLE_MISMATCH_CHECK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13650:4: Unknown port "PL_EQ_RX_ADAPT_EQ_PHASE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13651:4: Unknown port "PL_EQ_RX_ADAPT_EQ_PHASE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13652:4: Unknown port "PL_EQ_SHORT_ADAPT_PHASE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13653:4: Unknown port "PL_EQ_TX_8G_EQ_TS2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13654:4: Unknown port "PL_EXIT_LOOPBACK_ON_EI_ENTRY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13655:4: Unknown port "PL_INFER_EI_DISABLE_LPBK_ACTIVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13656:4: Unknown port "PL_INFER_EI_DISABLE_REC_RC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13657:4: Unknown port "PL_INFER_EI_DISABLE_REC_SPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13658:4: Unknown port "PL_LANE0_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13659:4: Unknown port "PL_LANE10_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13660:4: Unknown port "PL_LANE11_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13661:4: Unknown port "PL_LANE12_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13662:4: Unknown port "PL_LANE13_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13663:4: Unknown port "PL_LANE14_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13664:4: Unknown port "PL_LANE15_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13665:4: Unknown port "PL_LANE1_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13666:4: Unknown port "PL_LANE2_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13667:4: Unknown port "PL_LANE3_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13668:4: Unknown port "PL_LANE4_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13669:4: Unknown port "PL_LANE5_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13670:4: Unknown port "PL_LANE6_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13671:4: Unknown port "PL_LANE7_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13672:4: Unknown port "PL_LANE8_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13673:4: Unknown port "PL_LANE9_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13674:4: Unknown port "PL_LINK_CAP_MAX_LINK_SPEED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13675:4: Unknown port "PL_LINK_CAP_MAX_LINK_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13676:4: Unknown port "PL_N_FTS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13677:4: Unknown port "PL_QUIESCE_GUARANTEE_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13678:4: Unknown port "PL_REDO_EQ_SOURCE_SELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13679:4: Unknown port "PL_REPORT_ALL_PHY_ERRORS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13680:4: Unknown port "PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13681:4: Unknown port "PL_RX_ADAPT_TIMER_CLWS_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13682:4: Unknown port "PL_RX_ADAPT_TIMER_CLWS_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13683:4: Unknown port "PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13684:4: Unknown port "PL_RX_ADAPT_TIMER_RRL_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13685:4: Unknown port "PL_RX_ADAPT_TIMER_RRL_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13686:4: Unknown port "PL_RX_L0S_EXIT_TO_RECOVERY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13687:4: Unknown port "PL_SIM_FAST_LINK_TRAINING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13688:4: Unknown port "PL_SRIS_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13689:4: Unknown port "PL_SRIS_SKPOS_GEN_SPD_VEC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13690:4: Unknown port "PL_SRIS_SKPOS_REC_SPD_VEC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13691:4: Unknown port "PL_UPSTREAM_FACING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13692:4: Unknown port "PL_USER_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13693:4: Unknown port "PL_USER_SPARE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13694:4: Unknown port "PM_ASPML0S_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13695:4: Unknown port "PM_ASPML1_ENTRY_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13696:4: Unknown port "PM_ENABLE_L23_ENTRY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13697:4: Unknown port "PM_ENABLE_SLOT_POWER_CAPTURE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13698:4: Unknown port "PM_L1_REENTRY_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13699:4: Unknown port "PM_PME_SERVICE_TIMEOUT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13700:4: Unknown port "PM_PME_TURNOFF_ACK_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13704:4: Unknown port "SPARE_BIT0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13705:4: Unknown port "SPARE_BIT1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13706:4: Unknown port "SPARE_BIT2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13707:4: Unknown port "SPARE_BIT3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13708:4: Unknown port "SPARE_BIT4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13709:4: Unknown port "SPARE_BIT5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13710:4: Unknown port "SPARE_BIT6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13711:4: Unknown port "SPARE_BIT7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13712:4: Unknown port "SPARE_BIT8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13713:4: Unknown port "SPARE_BYTE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13714:4: Unknown port "SPARE_BYTE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13715:4: Unknown port "SPARE_BYTE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13716:4: Unknown port "SPARE_BYTE3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13717:4: Unknown port "SPARE_WORD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13718:4: Unknown port "SPARE_WORD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13719:4: Unknown port "SPARE_WORD2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13720:4: Unknown port "SPARE_WORD3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13721:4: Unknown port "SRIOV_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13722:4: Unknown port "TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13723:4: Unknown port "TL2CFG_IF_PARITY_CHK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13724:4: Unknown port "TL_COMPLETION_RAM_NUM_TLPS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13725:4: Unknown port "TL_COMPLETION_RAM_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13726:4: Unknown port "TL_CREDITS_CD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13727:4: Unknown port "TL_CREDITS_CD_VC1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13728:4: Unknown port "TL_CREDITS_CH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13729:4: Unknown port "TL_CREDITS_CH_VC1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13730:4: Unknown port "TL_CREDITS_NPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13731:4: Unknown port "TL_CREDITS_NPD_VC1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13732:4: Unknown port "TL_CREDITS_NPH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13733:4: Unknown port "TL_CREDITS_NPH_VC1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13734:4: Unknown port "TL_CREDITS_PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13735:4: Unknown port "TL_CREDITS_PD_VC1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13736:4: Unknown port "TL_CREDITS_PH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13737:4: Unknown port "TL_CREDITS_PH_VC1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13738:4: Unknown port "TL_FC_UPDATE_MIN_INTERVAL_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13739:4: Unknown port "TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13740:4: Unknown port "TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13741:4: Unknown port "TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13742:4: Unknown port "TL_FEATURE_ENABLE_FC_SCALING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13743:4: Unknown port "TL_PF_ENABLE_REG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13744:4: Unknown port "TL_POSTED_RAM_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13745:4: Unknown port "TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13746:4: Unknown port "TL_RX_COMPLETION_TO_RAM_READ_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13747:4: Unknown port "TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13748:4: Unknown port "TL_RX_POSTED_FROM_RAM_READ_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13749:4: Unknown port "TL_RX_POSTED_TO_RAM_READ_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13750:4: Unknown port "TL_RX_POSTED_TO_RAM_WRITE_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13751:4: Unknown port "TL_TX_MUX_STRICT_PRIORITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13752:4: Unknown port "TL_TX_TLP_STRADDLE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13753:4: Unknown port "TL_TX_TLP_TERMINATE_PARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13754:4: Unknown port "TL_USER_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13755:4: Unknown port "TPH_FROM_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13756:4: Unknown port "TPH_TO_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13757:4: Unknown port "VF0_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13758:4: Unknown port "VFG0_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13759:4: Unknown port "VFG0_ATS_CAP_INV_QUEUE_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13760:4: Unknown port "VFG0_ATS_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13761:4: Unknown port "VFG0_ATS_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13762:4: Unknown port "VFG0_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13763:4: Unknown port "VFG0_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13764:4: Unknown port "VFG0_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13765:4: Unknown port "VFG0_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13766:4: Unknown port "VFG0_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13767:4: Unknown port "VFG0_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13768:4: Unknown port "VFG0_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13769:4: Unknown port "VFG0_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13770:4: Unknown port "VFG0_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13771:4: Unknown port "VFG1_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13772:4: Unknown port "VFG1_ATS_CAP_INV_QUEUE_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13773:4: Unknown port "VFG1_ATS_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13774:4: Unknown port "VFG1_ATS_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13775:4: Unknown port "VFG1_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13776:4: Unknown port "VFG1_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13777:4: Unknown port "VFG1_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13778:4: Unknown port "VFG1_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13779:4: Unknown port "VFG1_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13780:4: Unknown port "VFG1_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13781:4: Unknown port "VFG1_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13782:4: Unknown port "VFG1_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13783:4: Unknown port "VFG1_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13784:4: Unknown port "VFG2_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13785:4: Unknown port "VFG2_ATS_CAP_INV_QUEUE_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13786:4: Unknown port "VFG2_ATS_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13787:4: Unknown port "VFG2_ATS_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13788:4: Unknown port "VFG2_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13789:4: Unknown port "VFG2_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13790:4: Unknown port "VFG2_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13791:4: Unknown port "VFG2_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13792:4: Unknown port "VFG2_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13793:4: Unknown port "VFG2_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13794:4: Unknown port "VFG2_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13795:4: Unknown port "VFG2_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13796:4: Unknown port "VFG2_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13797:4: Unknown port "VFG3_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13798:4: Unknown port "VFG3_ATS_CAP_INV_QUEUE_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13799:4: Unknown port "VFG3_ATS_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13800:4: Unknown port "VFG3_ATS_CAP_ON".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13801:4: Unknown port "VFG3_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13802:4: Unknown port "VFG3_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13803:4: Unknown port "VFG3_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13804:4: Unknown port "VFG3_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13805:4: Unknown port "VFG3_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13806:4: Unknown port "VFG3_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13807:4: Unknown port "VFG3_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13808:4: Unknown port "VFG3_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:13809:4: Unknown port "VFG3_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:14147:4: Unknown port "PMVOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:14518:4: Unknown port "PMVDIVIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:14519:4: Unknown port "PMVENABLEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:14520:4: Unknown port "PMVSELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:14535:4: Unknown port "SCANENABLEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:14536:4: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:14537:4: Unknown port "SCANMODEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE4CE4.v:14542:4: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 584
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FIFO18E2.v -l FIFO18E2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FRAME_ECCE4.v -l FRAME_ECCE4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTYE4_COMMON.v -l GTYE4_COMMON.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:954:4: Unknown port "AEN_BGBS0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:955:4: Unknown port "AEN_BGBS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:956:4: Unknown port "AEN_MASTER0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:957:4: Unknown port "AEN_MASTER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:958:4: Unknown port "AEN_PD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:959:4: Unknown port "AEN_PD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:960:4: Unknown port "AEN_QPLL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:961:4: Unknown port "AEN_QPLL0_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:962:4: Unknown port "AEN_QPLL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:963:4: Unknown port "AEN_QPLL1_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:964:4: Unknown port "AEN_REFCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:965:4: Unknown port "AEN_REFCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:966:4: Unknown port "AEN_RESET0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:967:4: Unknown port "AEN_RESET1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:968:4: Unknown port "AEN_SDM0DATA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:969:4: Unknown port "AEN_SDM0RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:970:4: Unknown port "AEN_SDM0TOGGLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:971:4: Unknown port "AEN_SDM0WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:972:4: Unknown port "AEN_SDM1DATA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:973:4: Unknown port "AEN_SDM1RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:974:4: Unknown port "AEN_SDM1TOGGLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:975:4: Unknown port "AEN_SDM1WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:976:4: Unknown port "AQDMUXSEL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:977:4: Unknown port "AVCC_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:978:4: Unknown port "AVTT_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:979:4: Unknown port "A_BGMONITOREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:980:4: Unknown port "A_BGPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:981:4: Unknown port "A_GTREFCLKPD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:982:4: Unknown port "A_GTREFCLKPD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:983:4: Unknown port "A_QPLL0LOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:984:4: Unknown port "A_QPLL0PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:985:4: Unknown port "A_QPLL0RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:986:4: Unknown port "A_QPLL1LOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:987:4: Unknown port "A_QPLL1PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:988:4: Unknown port "A_QPLL1RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:989:4: Unknown port "A_SDM0DATA_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:990:4: Unknown port "A_SDM0DATA_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:991:4: Unknown port "A_SDM0RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:992:4: Unknown port "A_SDM0TOGGLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:993:4: Unknown port "A_SDM1DATA_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:994:4: Unknown port "A_SDM1DATA_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:995:4: Unknown port "A_SDM1RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:996:4: Unknown port "A_SDM1TOGGLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:997:4: Unknown port "BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:998:4: Unknown port "BIAS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:999:4: Unknown port "BIAS_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1000:4: Unknown port "BIAS_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1001:4: Unknown port "BIAS_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1002:4: Unknown port "BIAS_CFG_RSVD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1003:4: Unknown port "COMMON_AMUX_SEL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1004:4: Unknown port "COMMON_AMUX_SEL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1005:4: Unknown port "COMMON_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1006:4: Unknown port "COMMON_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1007:4: Unknown port "COMMON_INSTANTIATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1008:4: Unknown port "POR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1009:4: Unknown port "PPF0_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1010:4: Unknown port "PPF1_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1011:4: Unknown port "QPLL0CLKOUT_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1012:4: Unknown port "QPLL0_AMONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1013:4: Unknown port "QPLL0_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1014:4: Unknown port "QPLL0_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1015:4: Unknown port "QPLL0_CFG1_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1016:4: Unknown port "QPLL0_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1017:4: Unknown port "QPLL0_CFG2_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1018:4: Unknown port "QPLL0_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1019:4: Unknown port "QPLL0_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1020:4: Unknown port "QPLL0_CP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1021:4: Unknown port "QPLL0_CP_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1022:4: Unknown port "QPLL0_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1023:4: Unknown port "QPLL0_FBDIV_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1024:4: Unknown port "QPLL0_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1025:4: Unknown port "QPLL0_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1026:4: Unknown port "QPLL0_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1027:4: Unknown port "QPLL0_LOCK_CFG_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1028:4: Unknown port "QPLL0_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1029:4: Unknown port "QPLL0_LPF_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1030:4: Unknown port "QPLL0_PCI_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1031:4: Unknown port "QPLL0_RATE_SW_USE_DRP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1032:4: Unknown port "QPLL0_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1033:4: Unknown port "QPLL0_SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1034:4: Unknown port "QPLL0_SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1035:4: Unknown port "QPLL0_SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1036:4: Unknown port "QPLL1CLKOUT_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1037:4: Unknown port "QPLL1_AMONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1038:4: Unknown port "QPLL1_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1039:4: Unknown port "QPLL1_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1040:4: Unknown port "QPLL1_CFG1_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1041:4: Unknown port "QPLL1_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1042:4: Unknown port "QPLL1_CFG2_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1043:4: Unknown port "QPLL1_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1044:4: Unknown port "QPLL1_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1045:4: Unknown port "QPLL1_CP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1046:4: Unknown port "QPLL1_CP_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1047:4: Unknown port "QPLL1_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1048:4: Unknown port "QPLL1_FBDIV_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1049:4: Unknown port "QPLL1_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1050:4: Unknown port "QPLL1_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1051:4: Unknown port "QPLL1_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1052:4: Unknown port "QPLL1_LOCK_CFG_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1053:4: Unknown port "QPLL1_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1054:4: Unknown port "QPLL1_LPF_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1055:4: Unknown port "QPLL1_PCI_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1056:4: Unknown port "QPLL1_RATE_SW_USE_DRP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1057:4: Unknown port "QPLL1_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1058:4: Unknown port "QPLL1_SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1059:4: Unknown port "QPLL1_SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1060:4: Unknown port "QPLL1_SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1061:4: Unknown port "RCALSAP_TESTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1062:4: Unknown port "RCAL_APROBE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1063:4: Unknown port "REFCLK0_EN_DC_COUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1064:4: Unknown port "REFCLK0_VCM_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1065:4: Unknown port "REFCLK0_VCM_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1066:4: Unknown port "REFCLK1_EN_DC_COUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1067:4: Unknown port "REFCLK1_VCM_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1068:4: Unknown port "REFCLK1_VCM_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1069:4: Unknown port "RSVD_ATTR0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1070:4: Unknown port "RSVD_ATTR1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1071:4: Unknown port "RSVD_ATTR2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1072:4: Unknown port "RSVD_ATTR3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1073:4: Unknown port "RXRECCLKOUT0_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1074:4: Unknown port "RXRECCLKOUT1_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1075:4: Unknown port "SARC_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1076:4: Unknown port "SARC_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1077:4: Unknown port "SDM0INITSEED0_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1078:4: Unknown port "SDM0INITSEED0_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1079:4: Unknown port "SDM1INITSEED0_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1080:4: Unknown port "SDM1INITSEED0_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1081:4: Unknown port "SIM_DEVICE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1082:4: Unknown port "SIM_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1083:4: Unknown port "SIM_RESET_SPEEDUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1084:4: Unknown port "UB_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1085:4: Unknown port "UB_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1086:4: Unknown port "UB_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1087:4: Unknown port "UB_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1088:4: Unknown port "UB_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1089:4: Unknown port "UB_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1090:4: Unknown port "UB_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1091:4: Unknown port "VCCAUX_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1092:4: Unknown port "CSSDSTOPCLKDONE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1093:4: Unknown port "CSSDSTOPCLKDONE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1098:4: Unknown port "PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1115:4: Unknown port "SARCCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1132:4: Unknown port "CSSDSTOPCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1133:4: Unknown port "CSSDSTOPCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1157:4: Unknown port "PMASCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1158:4: Unknown port "PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1159:4: Unknown port "PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1160:4: Unknown port "QDPMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1161:4: Unknown port "QDPMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1183:4: Unknown port "RXRECCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_COMMON.v:1208:4: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 151
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v HPIO_VREF.v -l HPIO_VREF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v KEEPER.v -l KEEPER.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM64M.v -l RAM64M.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MUXCY.v -l MUXCY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFCE_ROW.v -l BUFCE_ROW.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PCIE40E4.v -l PCIE40E4.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12281:6: Unknown port "ARI_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12282:6: Unknown port "AUTO_FLR_RESPONSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12283:6: Unknown port "AXISTEN_IF_CC_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12284:6: Unknown port "AXISTEN_IF_COMPL_TIMEOUT_REG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12285:6: Unknown port "AXISTEN_IF_COMPL_TIMEOUT_REG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12286:6: Unknown port "AXISTEN_IF_CQ_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12287:6: Unknown port "AXISTEN_IF_CQ_EN_POISONED_MEM_WR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12288:6: Unknown port "AXISTEN_IF_ENABLE_256_TAGS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12289:6: Unknown port "AXISTEN_IF_ENABLE_CLIENT_TAG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12290:6: Unknown port "AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12291:6: Unknown port "AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12292:6: Unknown port "AXISTEN_IF_ENABLE_MSG_ROUTE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12293:6: Unknown port "AXISTEN_IF_ENABLE_RX_MSG_INTFC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12294:6: Unknown port "AXISTEN_IF_EXT_512".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12295:6: Unknown port "AXISTEN_IF_EXT_512_CC_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12296:6: Unknown port "AXISTEN_IF_EXT_512_CQ_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12297:6: Unknown port "AXISTEN_IF_EXT_512_RC_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12298:6: Unknown port "AXISTEN_IF_EXT_512_RQ_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12299:6: Unknown port "AXISTEN_IF_LEGACY_MODE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12300:6: Unknown port "AXISTEN_IF_MSIX_FROM_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12301:6: Unknown port "AXISTEN_IF_MSIX_RX_PARITY_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12302:6: Unknown port "AXISTEN_IF_MSIX_TO_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12303:6: Unknown port "AXISTEN_IF_RC_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12304:6: Unknown port "AXISTEN_IF_RC_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12305:6: Unknown port "AXISTEN_IF_RQ_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12306:6: Unknown port "AXISTEN_IF_RX_PARITY_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12307:6: Unknown port "AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12308:6: Unknown port "AXISTEN_IF_TX_PARITY_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12309:6: Unknown port "AXISTEN_IF_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12310:6: Unknown port "CFG_BYPASS_MODE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12311:6: Unknown port "CRM_CORE_CLK_FREQ_500".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12312:6: Unknown port "CRM_USER_CLK_FREQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12313:6: Unknown port "DEBUG_AXI4ST_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12314:6: Unknown port "DEBUG_AXIST_DISABLE_FEATURE_BIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12315:6: Unknown port "DEBUG_CAR_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12316:6: Unknown port "DEBUG_CFG_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12317:6: Unknown port "DEBUG_LL_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12318:6: Unknown port "DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12319:6: Unknown port "DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12320:6: Unknown port "DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12321:6: Unknown port "DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12322:6: Unknown port "DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12323:6: Unknown port "DEBUG_PL_DISABLE_SCRAMBLING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12324:6: Unknown port "DEBUG_PL_SIM_RESET_LFSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12325:6: Unknown port "DEBUG_PL_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12326:6: Unknown port "DEBUG_TL_DISABLE_FC_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12327:6: Unknown port "DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12328:6: Unknown port "DEBUG_TL_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12329:6: Unknown port "DNSTREAM_LINK_NUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12330:6: Unknown port "DSN_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12331:6: Unknown port "EXTENDED_CFG_EXTEND_INTERFACE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12332:6: Unknown port "HEADER_TYPE_OVERRIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12333:6: Unknown port "IS_SWITCH_PORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12334:6: Unknown port "LEGACY_CFG_EXTEND_INTERFACE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12335:6: Unknown port "LL_ACK_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12336:6: Unknown port "LL_ACK_TIMEOUT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12337:6: Unknown port "LL_ACK_TIMEOUT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12338:6: Unknown port "LL_DISABLE_SCHED_TX_NAK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12339:6: Unknown port "LL_REPLAY_FROM_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12340:6: Unknown port "LL_REPLAY_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12341:6: Unknown port "LL_REPLAY_TIMEOUT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12342:6: Unknown port "LL_REPLAY_TIMEOUT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12343:6: Unknown port "LL_REPLAY_TO_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12344:6: Unknown port "LL_RX_TLP_PARITY_GEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12345:6: Unknown port "LL_TX_TLP_PARITY_CHK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12346:6: Unknown port "LL_USER_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12347:6: Unknown port "LTR_TX_MESSAGE_MINIMUM_INTERVAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12348:6: Unknown port "LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12349:6: Unknown port "LTR_TX_MESSAGE_ON_LTR_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12350:6: Unknown port "MCAP_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12351:6: Unknown port "MCAP_CONFIGURE_OVERRIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12352:6: Unknown port "MCAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12353:6: Unknown port "MCAP_EOS_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12354:6: Unknown port "MCAP_FPGA_BITSTREAM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12355:6: Unknown port "MCAP_GATE_IO_ENABLE_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12356:6: Unknown port "MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12357:6: Unknown port "MCAP_INPUT_GATE_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12358:6: Unknown port "MCAP_INTERRUPT_ON_MCAP_EOS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12359:6: Unknown port "MCAP_INTERRUPT_ON_MCAP_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12360:6: Unknown port "MCAP_VSEC_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12361:6: Unknown port "MCAP_VSEC_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12362:6: Unknown port "MCAP_VSEC_REV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12363:6: Unknown port "PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12364:6: Unknown port "PF0_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12365:6: Unknown port "PF0_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12366:6: Unknown port "PF0_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12367:6: Unknown port "PF0_ARI_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12368:6: Unknown port "PF0_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12369:6: Unknown port "PF0_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12370:6: Unknown port "PF0_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12371:6: Unknown port "PF0_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12372:6: Unknown port "PF0_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12373:6: Unknown port "PF0_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12374:6: Unknown port "PF0_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12375:6: Unknown port "PF0_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12376:6: Unknown port "PF0_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12377:6: Unknown port "PF0_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12378:6: Unknown port "PF0_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12379:6: Unknown port "PF0_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12380:6: Unknown port "PF0_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12381:6: Unknown port "PF0_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12382:6: Unknown port "PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12383:6: Unknown port "PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12384:6: Unknown port "PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12385:6: Unknown port "PF0_DEV_CAP2_ARI_FORWARD_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12386:6: Unknown port "PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12387:6: Unknown port "PF0_DEV_CAP2_LTR_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12388:6: Unknown port "PF0_DEV_CAP2_OBFF_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12389:6: Unknown port "PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12390:6: Unknown port "PF0_DEV_CAP_ENDPOINT_L0S_LATENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12391:6: Unknown port "PF0_DEV_CAP_ENDPOINT_L1_LATENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12392:6: Unknown port "PF0_DEV_CAP_EXT_TAG_SUPPORTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12393:6: Unknown port "PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12394:6: Unknown port "PF0_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12395:6: Unknown port "PF0_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12396:6: Unknown port "PF0_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12397:6: Unknown port "PF0_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12398:6: Unknown port "PF0_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12399:6: Unknown port "PF0_LINK_CAP_ASPM_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12400:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12401:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12402:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12403:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12404:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12405:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12406:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12407:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12408:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12409:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12410:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12411:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12412:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12413:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12414:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12415:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12416:6: Unknown port "PF0_LINK_CONTROL_RCB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12417:6: Unknown port "PF0_LINK_STATUS_SLOT_CLOCK_CONFIG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12418:6: Unknown port "PF0_LTR_CAP_MAX_NOSNOOP_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12419:6: Unknown port "PF0_LTR_CAP_MAX_SNOOP_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12420:6: Unknown port "PF0_LTR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12421:6: Unknown port "PF0_LTR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12422:6: Unknown port "PF0_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12423:6: Unknown port "PF0_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12424:6: Unknown port "PF0_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12425:6: Unknown port "PF0_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12426:6: Unknown port "PF0_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12427:6: Unknown port "PF0_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12428:6: Unknown port "PF0_MSIX_VECTOR_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12429:6: Unknown port "PF0_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12430:6: Unknown port "PF0_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12431:6: Unknown port "PF0_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12432:6: Unknown port "PF0_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12433:6: Unknown port "PF0_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12434:6: Unknown port "PF0_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12435:6: Unknown port "PF0_PM_CAP_PMESUPPORT_D0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12436:6: Unknown port "PF0_PM_CAP_PMESUPPORT_D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12437:6: Unknown port "PF0_PM_CAP_PMESUPPORT_D3HOT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12438:6: Unknown port "PF0_PM_CAP_SUPP_D1_STATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12439:6: Unknown port "PF0_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12440:6: Unknown port "PF0_PM_CSR_NOSOFTRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12441:6: Unknown port "PF0_SECONDARY_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12442:6: Unknown port "PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12443:6: Unknown port "PF0_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12444:6: Unknown port "PF0_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12445:6: Unknown port "PF0_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12446:6: Unknown port "PF0_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12447:6: Unknown port "PF0_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12448:6: Unknown port "PF0_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12449:6: Unknown port "PF0_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12450:6: Unknown port "PF0_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12451:6: Unknown port "PF0_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12452:6: Unknown port "PF0_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12453:6: Unknown port "PF0_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12454:6: Unknown port "PF0_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12455:6: Unknown port "PF0_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12456:6: Unknown port "PF0_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12457:6: Unknown port "PF0_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12458:6: Unknown port "PF0_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12459:6: Unknown port "PF0_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12460:6: Unknown port "PF0_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12461:6: Unknown port "PF0_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12462:6: Unknown port "PF0_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12463:6: Unknown port "PF0_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12464:6: Unknown port "PF0_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12465:6: Unknown port "PF0_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12466:6: Unknown port "PF0_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12467:6: Unknown port "PF0_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12468:6: Unknown port "PF0_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12469:6: Unknown port "PF0_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12470:6: Unknown port "PF0_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12471:6: Unknown port "PF0_VC_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12472:6: Unknown port "PF0_VC_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12473:6: Unknown port "PF0_VC_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12474:6: Unknown port "PF1_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12475:6: Unknown port "PF1_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12476:6: Unknown port "PF1_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12477:6: Unknown port "PF1_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12478:6: Unknown port "PF1_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12479:6: Unknown port "PF1_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12480:6: Unknown port "PF1_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12481:6: Unknown port "PF1_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12482:6: Unknown port "PF1_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12483:6: Unknown port "PF1_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12484:6: Unknown port "PF1_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12485:6: Unknown port "PF1_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12486:6: Unknown port "PF1_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12487:6: Unknown port "PF1_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12488:6: Unknown port "PF1_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12489:6: Unknown port "PF1_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12490:6: Unknown port "PF1_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12491:6: Unknown port "PF1_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12492:6: Unknown port "PF1_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12493:6: Unknown port "PF1_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12494:6: Unknown port "PF1_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12495:6: Unknown port "PF1_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12496:6: Unknown port "PF1_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12497:6: Unknown port "PF1_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12498:6: Unknown port "PF1_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12499:6: Unknown port "PF1_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12500:6: Unknown port "PF1_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12501:6: Unknown port "PF1_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12502:6: Unknown port "PF1_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12503:6: Unknown port "PF1_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12504:6: Unknown port "PF1_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12505:6: Unknown port "PF1_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12506:6: Unknown port "PF1_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12507:6: Unknown port "PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12508:6: Unknown port "PF1_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12509:6: Unknown port "PF1_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12510:6: Unknown port "PF1_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12511:6: Unknown port "PF1_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12512:6: Unknown port "PF1_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12513:6: Unknown port "PF1_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12514:6: Unknown port "PF1_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12515:6: Unknown port "PF1_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12516:6: Unknown port "PF1_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12517:6: Unknown port "PF1_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12518:6: Unknown port "PF1_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12519:6: Unknown port "PF1_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12520:6: Unknown port "PF1_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12521:6: Unknown port "PF1_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12522:6: Unknown port "PF1_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12523:6: Unknown port "PF1_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12524:6: Unknown port "PF1_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12525:6: Unknown port "PF1_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12526:6: Unknown port "PF1_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12527:6: Unknown port "PF1_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12528:6: Unknown port "PF1_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12529:6: Unknown port "PF1_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12530:6: Unknown port "PF2_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12531:6: Unknown port "PF2_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12532:6: Unknown port "PF2_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12533:6: Unknown port "PF2_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12534:6: Unknown port "PF2_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12535:6: Unknown port "PF2_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12536:6: Unknown port "PF2_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12537:6: Unknown port "PF2_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12538:6: Unknown port "PF2_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12539:6: Unknown port "PF2_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12540:6: Unknown port "PF2_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12541:6: Unknown port "PF2_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12542:6: Unknown port "PF2_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12543:6: Unknown port "PF2_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12544:6: Unknown port "PF2_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12545:6: Unknown port "PF2_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12546:6: Unknown port "PF2_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12547:6: Unknown port "PF2_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12548:6: Unknown port "PF2_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12549:6: Unknown port "PF2_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12550:6: Unknown port "PF2_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12551:6: Unknown port "PF2_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12552:6: Unknown port "PF2_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12553:6: Unknown port "PF2_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12554:6: Unknown port "PF2_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12555:6: Unknown port "PF2_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12556:6: Unknown port "PF2_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12557:6: Unknown port "PF2_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12558:6: Unknown port "PF2_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12559:6: Unknown port "PF2_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12560:6: Unknown port "PF2_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12561:6: Unknown port "PF2_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12562:6: Unknown port "PF2_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12563:6: Unknown port "PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12564:6: Unknown port "PF2_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12565:6: Unknown port "PF2_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12566:6: Unknown port "PF2_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12567:6: Unknown port "PF2_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12568:6: Unknown port "PF2_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12569:6: Unknown port "PF2_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12570:6: Unknown port "PF2_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12571:6: Unknown port "PF2_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12572:6: Unknown port "PF2_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12573:6: Unknown port "PF2_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12574:6: Unknown port "PF2_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12575:6: Unknown port "PF2_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12576:6: Unknown port "PF2_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12577:6: Unknown port "PF2_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12578:6: Unknown port "PF2_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12579:6: Unknown port "PF2_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12580:6: Unknown port "PF2_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12581:6: Unknown port "PF2_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12582:6: Unknown port "PF2_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12583:6: Unknown port "PF2_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12584:6: Unknown port "PF2_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12585:6: Unknown port "PF2_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12586:6: Unknown port "PF3_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12587:6: Unknown port "PF3_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12588:6: Unknown port "PF3_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12589:6: Unknown port "PF3_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12590:6: Unknown port "PF3_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12591:6: Unknown port "PF3_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12592:6: Unknown port "PF3_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12593:6: Unknown port "PF3_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12594:6: Unknown port "PF3_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12595:6: Unknown port "PF3_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12596:6: Unknown port "PF3_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12597:6: Unknown port "PF3_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12598:6: Unknown port "PF3_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12599:6: Unknown port "PF3_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12600:6: Unknown port "PF3_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12601:6: Unknown port "PF3_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12602:6: Unknown port "PF3_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12603:6: Unknown port "PF3_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12604:6: Unknown port "PF3_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12605:6: Unknown port "PF3_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12606:6: Unknown port "PF3_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12607:6: Unknown port "PF3_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12608:6: Unknown port "PF3_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12609:6: Unknown port "PF3_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12610:6: Unknown port "PF3_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12611:6: Unknown port "PF3_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12612:6: Unknown port "PF3_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12613:6: Unknown port "PF3_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12614:6: Unknown port "PF3_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12615:6: Unknown port "PF3_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12616:6: Unknown port "PF3_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12617:6: Unknown port "PF3_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12618:6: Unknown port "PF3_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12619:6: Unknown port "PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12620:6: Unknown port "PF3_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12621:6: Unknown port "PF3_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12622:6: Unknown port "PF3_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12623:6: Unknown port "PF3_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12624:6: Unknown port "PF3_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12625:6: Unknown port "PF3_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12626:6: Unknown port "PF3_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12627:6: Unknown port "PF3_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12628:6: Unknown port "PF3_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12629:6: Unknown port "PF3_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12630:6: Unknown port "PF3_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12631:6: Unknown port "PF3_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12632:6: Unknown port "PF3_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12633:6: Unknown port "PF3_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12634:6: Unknown port "PF3_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12635:6: Unknown port "PF3_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12636:6: Unknown port "PF3_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12637:6: Unknown port "PF3_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12638:6: Unknown port "PF3_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12639:6: Unknown port "PF3_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12640:6: Unknown port "PF3_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12641:6: Unknown port "PF3_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12642:6: Unknown port "PL_CFG_STATE_ROBUSTNESS_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12643:6: Unknown port "PL_DEEMPH_SOURCE_SELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12644:6: Unknown port "PL_DESKEW_ON_SKIP_IN_GEN12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12645:6: Unknown port "PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12646:6: Unknown port "PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12647:6: Unknown port "PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12648:6: Unknown port "PL_DISABLE_DC_BALANCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12649:6: Unknown port "PL_DISABLE_EI_INFER_IN_L0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12650:6: Unknown port "PL_DISABLE_LANE_REVERSAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12651:6: Unknown port "PL_DISABLE_LFSR_UPDATE_ON_SKP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12652:6: Unknown port "PL_DISABLE_RETRAIN_ON_EB_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12653:6: Unknown port "PL_DISABLE_RETRAIN_ON_FRAMING_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12654:6: Unknown port "PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12655:6: Unknown port "PL_DISABLE_UPCONFIG_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12656:6: Unknown port "PL_EQ_ADAPT_DISABLE_COEFF_CHECK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12657:6: Unknown port "PL_EQ_ADAPT_DISABLE_PRESET_CHECK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12658:6: Unknown port "PL_EQ_ADAPT_ITER_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12659:6: Unknown port "PL_EQ_ADAPT_REJECT_RETRY_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12660:6: Unknown port "PL_EQ_BYPASS_PHASE23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12661:6: Unknown port "PL_EQ_DEFAULT_RX_PRESET_HINT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12662:6: Unknown port "PL_EQ_DEFAULT_TX_PRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12663:6: Unknown port "PL_EQ_DISABLE_MISMATCH_CHECK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12664:6: Unknown port "PL_EQ_RX_ADAPT_EQ_PHASE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12665:6: Unknown port "PL_EQ_RX_ADAPT_EQ_PHASE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12666:6: Unknown port "PL_EQ_SHORT_ADAPT_PHASE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12667:6: Unknown port "PL_EQ_TX_8G_EQ_TS2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12668:6: Unknown port "PL_EXIT_LOOPBACK_ON_EI_ENTRY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12669:6: Unknown port "PL_INFER_EI_DISABLE_LPBK_ACTIVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12670:6: Unknown port "PL_INFER_EI_DISABLE_REC_RC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12671:6: Unknown port "PL_INFER_EI_DISABLE_REC_SPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12672:6: Unknown port "PL_LANE0_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12673:6: Unknown port "PL_LANE10_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12674:6: Unknown port "PL_LANE11_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12675:6: Unknown port "PL_LANE12_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12676:6: Unknown port "PL_LANE13_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12677:6: Unknown port "PL_LANE14_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12678:6: Unknown port "PL_LANE15_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12679:6: Unknown port "PL_LANE1_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12680:6: Unknown port "PL_LANE2_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12681:6: Unknown port "PL_LANE3_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12682:6: Unknown port "PL_LANE4_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12683:6: Unknown port "PL_LANE5_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12684:6: Unknown port "PL_LANE6_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12685:6: Unknown port "PL_LANE7_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12686:6: Unknown port "PL_LANE8_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12687:6: Unknown port "PL_LANE9_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12688:6: Unknown port "PL_LINK_CAP_MAX_LINK_SPEED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12689:6: Unknown port "PL_LINK_CAP_MAX_LINK_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12690:6: Unknown port "PL_N_FTS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12691:6: Unknown port "PL_QUIESCE_GUARANTEE_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12692:6: Unknown port "PL_REDO_EQ_SOURCE_SELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12693:6: Unknown port "PL_REPORT_ALL_PHY_ERRORS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12694:6: Unknown port "PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12695:6: Unknown port "PL_RX_ADAPT_TIMER_CLWS_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12696:6: Unknown port "PL_RX_ADAPT_TIMER_CLWS_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12697:6: Unknown port "PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12698:6: Unknown port "PL_RX_ADAPT_TIMER_RRL_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12699:6: Unknown port "PL_RX_ADAPT_TIMER_RRL_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12700:6: Unknown port "PL_RX_L0S_EXIT_TO_RECOVERY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12701:6: Unknown port "PL_SIM_FAST_LINK_TRAINING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12702:6: Unknown port "PL_SRIS_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12703:6: Unknown port "PL_SRIS_SKPOS_GEN_SPD_VEC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12704:6: Unknown port "PL_SRIS_SKPOS_REC_SPD_VEC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12705:6: Unknown port "PL_UPSTREAM_FACING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12706:6: Unknown port "PL_USER_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12707:6: Unknown port "PM_ASPML0S_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12708:6: Unknown port "PM_ASPML1_ENTRY_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12709:6: Unknown port "PM_ENABLE_L23_ENTRY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12710:6: Unknown port "PM_ENABLE_SLOT_POWER_CAPTURE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12711:6: Unknown port "PM_L1_REENTRY_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12712:6: Unknown port "PM_PME_SERVICE_TIMEOUT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12713:6: Unknown port "PM_PME_TURNOFF_ACK_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12714:6: Unknown port "SPARE_BIT0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12715:6: Unknown port "SPARE_BIT1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12716:6: Unknown port "SPARE_BIT2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12717:6: Unknown port "SPARE_BIT3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12718:6: Unknown port "SPARE_BIT4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12719:6: Unknown port "SPARE_BIT5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12720:6: Unknown port "SPARE_BIT6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12721:6: Unknown port "SPARE_BIT7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12722:6: Unknown port "SPARE_BIT8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12723:6: Unknown port "SPARE_BYTE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12724:6: Unknown port "SPARE_BYTE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12725:6: Unknown port "SPARE_BYTE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12726:6: Unknown port "SPARE_BYTE3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12727:6: Unknown port "SPARE_WORD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12728:6: Unknown port "SPARE_WORD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12729:6: Unknown port "SPARE_WORD2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12730:6: Unknown port "SPARE_WORD3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12731:6: Unknown port "SRIOV_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12732:6: Unknown port "TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12733:6: Unknown port "TL2CFG_IF_PARITY_CHK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12734:6: Unknown port "TL_COMPLETION_RAM_NUM_TLPS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12735:6: Unknown port "TL_COMPLETION_RAM_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12736:6: Unknown port "TL_CREDITS_CD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12737:6: Unknown port "TL_CREDITS_CH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12738:6: Unknown port "TL_CREDITS_NPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12739:6: Unknown port "TL_CREDITS_NPH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12740:6: Unknown port "TL_CREDITS_PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12741:6: Unknown port "TL_CREDITS_PH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12742:6: Unknown port "TL_FC_UPDATE_MIN_INTERVAL_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12743:6: Unknown port "TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12744:6: Unknown port "TL_PF_ENABLE_REG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12745:6: Unknown port "TL_POSTED_RAM_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12746:6: Unknown port "TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12747:6: Unknown port "TL_RX_COMPLETION_TO_RAM_READ_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12748:6: Unknown port "TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12749:6: Unknown port "TL_RX_POSTED_FROM_RAM_READ_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12750:6: Unknown port "TL_RX_POSTED_TO_RAM_READ_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12751:6: Unknown port "TL_RX_POSTED_TO_RAM_WRITE_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12752:6: Unknown port "TL_TX_MUX_STRICT_PRIORITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12753:6: Unknown port "TL_TX_TLP_STRADDLE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12754:6: Unknown port "TL_TX_TLP_TERMINATE_PARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12755:6: Unknown port "TL_USER_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12756:6: Unknown port "TPH_FROM_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12757:6: Unknown port "TPH_TO_RAM_PIPELINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12758:6: Unknown port "VF0_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12759:6: Unknown port "VFG0_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12760:6: Unknown port "VFG0_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12761:6: Unknown port "VFG0_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12762:6: Unknown port "VFG0_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12763:6: Unknown port "VFG0_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12764:6: Unknown port "VFG0_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12765:6: Unknown port "VFG0_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12766:6: Unknown port "VFG0_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12767:6: Unknown port "VFG0_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12768:6: Unknown port "VFG0_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12769:6: Unknown port "VFG1_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12770:6: Unknown port "VFG1_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12771:6: Unknown port "VFG1_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12772:6: Unknown port "VFG1_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12773:6: Unknown port "VFG1_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12774:6: Unknown port "VFG1_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12775:6: Unknown port "VFG1_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12776:6: Unknown port "VFG1_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12777:6: Unknown port "VFG1_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12778:6: Unknown port "VFG1_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12779:6: Unknown port "VFG2_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12780:6: Unknown port "VFG2_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12781:6: Unknown port "VFG2_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12782:6: Unknown port "VFG2_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12783:6: Unknown port "VFG2_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12784:6: Unknown port "VFG2_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12785:6: Unknown port "VFG2_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12786:6: Unknown port "VFG2_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12787:6: Unknown port "VFG2_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12788:6: Unknown port "VFG2_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12789:6: Unknown port "VFG3_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12790:6: Unknown port "VFG3_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12791:6: Unknown port "VFG3_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12792:6: Unknown port "VFG3_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12793:6: Unknown port "VFG3_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12794:6: Unknown port "VFG3_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12795:6: Unknown port "VFG3_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12796:6: Unknown port "VFG3_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12797:6: Unknown port "VFG3_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:12798:6: Unknown port "VFG3_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:13130:6: Unknown port "PMVOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:13133:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:13492:6: Unknown port "PMVDIVIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:13493:6: Unknown port "PMVENABLEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:13494:6: Unknown port "PMVSELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:13506:6: Unknown port "SCANENABLEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:13507:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:13508:6: Unknown port "SCANMODEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE40E4.v:13513:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 527
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFG_PS.v -l BUFG_PS.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP_OUTPUT.v -l DSP_OUTPUT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFH.v -l BUFH.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUFE3.v -l IOBUFE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OR2L.v -l OR2L.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PCIE_3_1.v -l PCIE_3_1.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8102:6: Unknown port "ARI_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8103:6: Unknown port "AXISTEN_IF_CC_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8104:6: Unknown port "AXISTEN_IF_CC_PARITY_CHK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8105:6: Unknown port "AXISTEN_IF_CQ_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8106:6: Unknown port "AXISTEN_IF_ENABLE_CLIENT_TAG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8107:6: Unknown port "AXISTEN_IF_ENABLE_MSG_ROUTE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8108:6: Unknown port "AXISTEN_IF_ENABLE_RX_MSG_INTFC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8109:6: Unknown port "AXISTEN_IF_RC_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8110:6: Unknown port "AXISTEN_IF_RC_STRADDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8111:6: Unknown port "AXISTEN_IF_RQ_ALIGNMENT_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8112:6: Unknown port "AXISTEN_IF_RQ_PARITY_CHK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8113:6: Unknown port "AXISTEN_IF_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8114:6: Unknown port "CRM_CORE_CLK_FREQ_500".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8115:6: Unknown port "CRM_USER_CLK_FREQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8116:6: Unknown port "DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8117:6: Unknown port "DEBUG_PL_DISABLE_EI_INFER_IN_L0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8118:6: Unknown port "DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8119:6: Unknown port "DNSTREAM_LINK_NUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8120:6: Unknown port "LL_ACK_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8121:6: Unknown port "LL_ACK_TIMEOUT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8122:6: Unknown port "LL_ACK_TIMEOUT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8123:6: Unknown port "LL_CPL_FC_UPDATE_TIMER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8124:6: Unknown port "LL_CPL_FC_UPDATE_TIMER_OVERRIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8125:6: Unknown port "LL_FC_UPDATE_TIMER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8126:6: Unknown port "LL_FC_UPDATE_TIMER_OVERRIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8127:6: Unknown port "LL_NP_FC_UPDATE_TIMER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8128:6: Unknown port "LL_NP_FC_UPDATE_TIMER_OVERRIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8129:6: Unknown port "LL_P_FC_UPDATE_TIMER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8130:6: Unknown port "LL_P_FC_UPDATE_TIMER_OVERRIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8131:6: Unknown port "LL_REPLAY_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8132:6: Unknown port "LL_REPLAY_TIMEOUT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8133:6: Unknown port "LL_REPLAY_TIMEOUT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8134:6: Unknown port "LTR_TX_MESSAGE_MINIMUM_INTERVAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8135:6: Unknown port "LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8136:6: Unknown port "LTR_TX_MESSAGE_ON_LTR_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8137:6: Unknown port "MCAP_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8138:6: Unknown port "MCAP_CONFIGURE_OVERRIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8139:6: Unknown port "MCAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8140:6: Unknown port "MCAP_EOS_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8141:6: Unknown port "MCAP_FPGA_BITSTREAM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8142:6: Unknown port "MCAP_GATE_IO_ENABLE_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8143:6: Unknown port "MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8144:6: Unknown port "MCAP_INPUT_GATE_DESIGN_SWITCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8145:6: Unknown port "MCAP_INTERRUPT_ON_MCAP_EOS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8146:6: Unknown port "MCAP_INTERRUPT_ON_MCAP_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8147:6: Unknown port "MCAP_VSEC_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8148:6: Unknown port "MCAP_VSEC_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8149:6: Unknown port "MCAP_VSEC_REV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8150:6: Unknown port "PF0_AER_CAP_ECRC_CHECK_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8151:6: Unknown port "PF0_AER_CAP_ECRC_GEN_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8152:6: Unknown port "PF0_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8153:6: Unknown port "PF0_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8154:6: Unknown port "PF0_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8155:6: Unknown port "PF0_ARI_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8156:6: Unknown port "PF0_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8157:6: Unknown port "PF0_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8158:6: Unknown port "PF0_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8159:6: Unknown port "PF0_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8160:6: Unknown port "PF0_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8161:6: Unknown port "PF0_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8162:6: Unknown port "PF0_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8163:6: Unknown port "PF0_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8164:6: Unknown port "PF0_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8165:6: Unknown port "PF0_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8166:6: Unknown port "PF0_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8167:6: Unknown port "PF0_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8168:6: Unknown port "PF0_BIST_REGISTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8169:6: Unknown port "PF0_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8170:6: Unknown port "PF0_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8171:6: Unknown port "PF0_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8172:6: Unknown port "PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8173:6: Unknown port "PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8174:6: Unknown port "PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8175:6: Unknown port "PF0_DEV_CAP2_ARI_FORWARD_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8176:6: Unknown port "PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8177:6: Unknown port "PF0_DEV_CAP2_LTR_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8178:6: Unknown port "PF0_DEV_CAP2_OBFF_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8179:6: Unknown port "PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8180:6: Unknown port "PF0_DEV_CAP_ENDPOINT_L0S_LATENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8181:6: Unknown port "PF0_DEV_CAP_ENDPOINT_L1_LATENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8182:6: Unknown port "PF0_DEV_CAP_EXT_TAG_SUPPORTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8183:6: Unknown port "PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8184:6: Unknown port "PF0_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8185:6: Unknown port "PF0_DPA_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8186:6: Unknown port "PF0_DPA_CAP_SUB_STATE_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8187:6: Unknown port "PF0_DPA_CAP_SUB_STATE_CONTROL_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8188:6: Unknown port "PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8189:6: Unknown port "PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8190:6: Unknown port "PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8191:6: Unknown port "PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8192:6: Unknown port "PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8193:6: Unknown port "PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8194:6: Unknown port "PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8195:6: Unknown port "PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8196:6: Unknown port "PF0_DPA_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8197:6: Unknown port "PF0_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8198:6: Unknown port "PF0_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8199:6: Unknown port "PF0_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8200:6: Unknown port "PF0_INTERRUPT_LINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8201:6: Unknown port "PF0_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8202:6: Unknown port "PF0_LINK_CAP_ASPM_SUPPORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8203:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8204:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8205:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8206:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8207:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8208:6: Unknown port "PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8209:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8210:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8211:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8212:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8213:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8214:6: Unknown port "PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8215:6: Unknown port "PF0_LINK_STATUS_SLOT_CLOCK_CONFIG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8216:6: Unknown port "PF0_LTR_CAP_MAX_NOSNOOP_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8217:6: Unknown port "PF0_LTR_CAP_MAX_SNOOP_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8218:6: Unknown port "PF0_LTR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8219:6: Unknown port "PF0_LTR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8220:6: Unknown port "PF0_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8221:6: Unknown port "PF0_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8222:6: Unknown port "PF0_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8223:6: Unknown port "PF0_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8224:6: Unknown port "PF0_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8225:6: Unknown port "PF0_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8226:6: Unknown port "PF0_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8227:6: Unknown port "PF0_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8228:6: Unknown port "PF0_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8229:6: Unknown port "PF0_PB_CAP_DATA_REG_D0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8230:6: Unknown port "PF0_PB_CAP_DATA_REG_D0_SUSTAINED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8231:6: Unknown port "PF0_PB_CAP_DATA_REG_D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8232:6: Unknown port "PF0_PB_CAP_DATA_REG_D3HOT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8233:6: Unknown port "PF0_PB_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8234:6: Unknown port "PF0_PB_CAP_SYSTEM_ALLOCATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8235:6: Unknown port "PF0_PB_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8236:6: Unknown port "PF0_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8237:6: Unknown port "PF0_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8238:6: Unknown port "PF0_PM_CAP_PMESUPPORT_D0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8239:6: Unknown port "PF0_PM_CAP_PMESUPPORT_D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8240:6: Unknown port "PF0_PM_CAP_PMESUPPORT_D3HOT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8241:6: Unknown port "PF0_PM_CAP_SUPP_D1_STATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8242:6: Unknown port "PF0_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8243:6: Unknown port "PF0_PM_CSR_NOSOFTRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8244:6: Unknown port "PF0_RBAR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8245:6: Unknown port "PF0_RBAR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8246:6: Unknown port "PF0_RBAR_CAP_SIZE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8247:6: Unknown port "PF0_RBAR_CAP_SIZE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8248:6: Unknown port "PF0_RBAR_CAP_SIZE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8249:6: Unknown port "PF0_RBAR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8250:6: Unknown port "PF0_RBAR_CONTROL_INDEX0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8251:6: Unknown port "PF0_RBAR_CONTROL_INDEX1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8252:6: Unknown port "PF0_RBAR_CONTROL_INDEX2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8253:6: Unknown port "PF0_RBAR_CONTROL_SIZE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8254:6: Unknown port "PF0_RBAR_CONTROL_SIZE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8255:6: Unknown port "PF0_RBAR_CONTROL_SIZE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8256:6: Unknown port "PF0_RBAR_NUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8257:6: Unknown port "PF0_REVISION_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8258:6: Unknown port "PF0_SECONDARY_PCIE_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8259:6: Unknown port "PF0_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8260:6: Unknown port "PF0_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8261:6: Unknown port "PF0_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8262:6: Unknown port "PF0_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8263:6: Unknown port "PF0_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8264:6: Unknown port "PF0_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8265:6: Unknown port "PF0_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8266:6: Unknown port "PF0_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8267:6: Unknown port "PF0_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8268:6: Unknown port "PF0_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8269:6: Unknown port "PF0_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8270:6: Unknown port "PF0_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8271:6: Unknown port "PF0_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8272:6: Unknown port "PF0_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8273:6: Unknown port "PF0_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8274:6: Unknown port "PF0_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8275:6: Unknown port "PF0_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8276:6: Unknown port "PF0_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8277:6: Unknown port "PF0_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8278:6: Unknown port "PF0_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8279:6: Unknown port "PF0_SUBSYSTEM_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8280:6: Unknown port "PF0_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8281:6: Unknown port "PF0_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8282:6: Unknown port "PF0_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8283:6: Unknown port "PF0_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8284:6: Unknown port "PF0_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8285:6: Unknown port "PF0_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8286:6: Unknown port "PF0_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8287:6: Unknown port "PF0_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8288:6: Unknown port "PF0_VC_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8289:6: Unknown port "PF0_VC_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8290:6: Unknown port "PF0_VC_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8291:6: Unknown port "PF1_AER_CAP_ECRC_CHECK_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8292:6: Unknown port "PF1_AER_CAP_ECRC_GEN_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8293:6: Unknown port "PF1_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8294:6: Unknown port "PF1_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8295:6: Unknown port "PF1_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8296:6: Unknown port "PF1_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8297:6: Unknown port "PF1_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8298:6: Unknown port "PF1_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8299:6: Unknown port "PF1_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8300:6: Unknown port "PF1_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8301:6: Unknown port "PF1_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8302:6: Unknown port "PF1_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8303:6: Unknown port "PF1_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8304:6: Unknown port "PF1_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8305:6: Unknown port "PF1_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8306:6: Unknown port "PF1_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8307:6: Unknown port "PF1_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8308:6: Unknown port "PF1_BIST_REGISTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8309:6: Unknown port "PF1_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8310:6: Unknown port "PF1_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8311:6: Unknown port "PF1_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8312:6: Unknown port "PF1_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8313:6: Unknown port "PF1_DPA_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8314:6: Unknown port "PF1_DPA_CAP_SUB_STATE_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8315:6: Unknown port "PF1_DPA_CAP_SUB_STATE_CONTROL_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8316:6: Unknown port "PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8317:6: Unknown port "PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8318:6: Unknown port "PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8319:6: Unknown port "PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8320:6: Unknown port "PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8321:6: Unknown port "PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8322:6: Unknown port "PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8323:6: Unknown port "PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8324:6: Unknown port "PF1_DPA_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8325:6: Unknown port "PF1_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8326:6: Unknown port "PF1_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8327:6: Unknown port "PF1_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8328:6: Unknown port "PF1_INTERRUPT_LINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8329:6: Unknown port "PF1_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8330:6: Unknown port "PF1_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8331:6: Unknown port "PF1_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8332:6: Unknown port "PF1_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8333:6: Unknown port "PF1_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8334:6: Unknown port "PF1_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8335:6: Unknown port "PF1_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8336:6: Unknown port "PF1_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8337:6: Unknown port "PF1_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8338:6: Unknown port "PF1_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8339:6: Unknown port "PF1_PB_CAP_DATA_REG_D0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8340:6: Unknown port "PF1_PB_CAP_DATA_REG_D0_SUSTAINED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8341:6: Unknown port "PF1_PB_CAP_DATA_REG_D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8342:6: Unknown port "PF1_PB_CAP_DATA_REG_D3HOT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8343:6: Unknown port "PF1_PB_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8344:6: Unknown port "PF1_PB_CAP_SYSTEM_ALLOCATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8345:6: Unknown port "PF1_PB_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8346:6: Unknown port "PF1_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8347:6: Unknown port "PF1_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8348:6: Unknown port "PF1_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8349:6: Unknown port "PF1_RBAR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8350:6: Unknown port "PF1_RBAR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8351:6: Unknown port "PF1_RBAR_CAP_SIZE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8352:6: Unknown port "PF1_RBAR_CAP_SIZE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8353:6: Unknown port "PF1_RBAR_CAP_SIZE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8354:6: Unknown port "PF1_RBAR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8355:6: Unknown port "PF1_RBAR_CONTROL_INDEX0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8356:6: Unknown port "PF1_RBAR_CONTROL_INDEX1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8357:6: Unknown port "PF1_RBAR_CONTROL_INDEX2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8358:6: Unknown port "PF1_RBAR_CONTROL_SIZE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8359:6: Unknown port "PF1_RBAR_CONTROL_SIZE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8360:6: Unknown port "PF1_RBAR_CONTROL_SIZE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8361:6: Unknown port "PF1_RBAR_NUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8362:6: Unknown port "PF1_REVISION_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8363:6: Unknown port "PF1_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8364:6: Unknown port "PF1_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8365:6: Unknown port "PF1_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8366:6: Unknown port "PF1_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8367:6: Unknown port "PF1_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8368:6: Unknown port "PF1_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8369:6: Unknown port "PF1_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8370:6: Unknown port "PF1_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8371:6: Unknown port "PF1_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8372:6: Unknown port "PF1_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8373:6: Unknown port "PF1_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8374:6: Unknown port "PF1_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8375:6: Unknown port "PF1_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8376:6: Unknown port "PF1_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8377:6: Unknown port "PF1_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8378:6: Unknown port "PF1_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8379:6: Unknown port "PF1_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8380:6: Unknown port "PF1_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8381:6: Unknown port "PF1_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8382:6: Unknown port "PF1_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8383:6: Unknown port "PF1_SUBSYSTEM_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8384:6: Unknown port "PF1_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8385:6: Unknown port "PF1_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8386:6: Unknown port "PF1_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8387:6: Unknown port "PF1_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8388:6: Unknown port "PF1_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8389:6: Unknown port "PF1_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8390:6: Unknown port "PF1_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8391:6: Unknown port "PF1_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8392:6: Unknown port "PF2_AER_CAP_ECRC_CHECK_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8393:6: Unknown port "PF2_AER_CAP_ECRC_GEN_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8394:6: Unknown port "PF2_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8395:6: Unknown port "PF2_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8396:6: Unknown port "PF2_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8397:6: Unknown port "PF2_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8398:6: Unknown port "PF2_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8399:6: Unknown port "PF2_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8400:6: Unknown port "PF2_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8401:6: Unknown port "PF2_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8402:6: Unknown port "PF2_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8403:6: Unknown port "PF2_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8404:6: Unknown port "PF2_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8405:6: Unknown port "PF2_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8406:6: Unknown port "PF2_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8407:6: Unknown port "PF2_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8408:6: Unknown port "PF2_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8409:6: Unknown port "PF2_BIST_REGISTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8410:6: Unknown port "PF2_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8411:6: Unknown port "PF2_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8412:6: Unknown port "PF2_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8413:6: Unknown port "PF2_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8414:6: Unknown port "PF2_DPA_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8415:6: Unknown port "PF2_DPA_CAP_SUB_STATE_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8416:6: Unknown port "PF2_DPA_CAP_SUB_STATE_CONTROL_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8417:6: Unknown port "PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8418:6: Unknown port "PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8419:6: Unknown port "PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8420:6: Unknown port "PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8421:6: Unknown port "PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8422:6: Unknown port "PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8423:6: Unknown port "PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8424:6: Unknown port "PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8425:6: Unknown port "PF2_DPA_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8426:6: Unknown port "PF2_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8427:6: Unknown port "PF2_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8428:6: Unknown port "PF2_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8429:6: Unknown port "PF2_INTERRUPT_LINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8430:6: Unknown port "PF2_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8431:6: Unknown port "PF2_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8432:6: Unknown port "PF2_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8433:6: Unknown port "PF2_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8434:6: Unknown port "PF2_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8435:6: Unknown port "PF2_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8436:6: Unknown port "PF2_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8437:6: Unknown port "PF2_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8438:6: Unknown port "PF2_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8439:6: Unknown port "PF2_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8440:6: Unknown port "PF2_PB_CAP_DATA_REG_D0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8441:6: Unknown port "PF2_PB_CAP_DATA_REG_D0_SUSTAINED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8442:6: Unknown port "PF2_PB_CAP_DATA_REG_D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8443:6: Unknown port "PF2_PB_CAP_DATA_REG_D3HOT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8444:6: Unknown port "PF2_PB_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8445:6: Unknown port "PF2_PB_CAP_SYSTEM_ALLOCATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8446:6: Unknown port "PF2_PB_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8447:6: Unknown port "PF2_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8448:6: Unknown port "PF2_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8449:6: Unknown port "PF2_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8450:6: Unknown port "PF2_RBAR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8451:6: Unknown port "PF2_RBAR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8452:6: Unknown port "PF2_RBAR_CAP_SIZE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8453:6: Unknown port "PF2_RBAR_CAP_SIZE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8454:6: Unknown port "PF2_RBAR_CAP_SIZE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8455:6: Unknown port "PF2_RBAR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8456:6: Unknown port "PF2_RBAR_CONTROL_INDEX0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8457:6: Unknown port "PF2_RBAR_CONTROL_INDEX1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8458:6: Unknown port "PF2_RBAR_CONTROL_INDEX2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8459:6: Unknown port "PF2_RBAR_CONTROL_SIZE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8460:6: Unknown port "PF2_RBAR_CONTROL_SIZE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8461:6: Unknown port "PF2_RBAR_CONTROL_SIZE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8462:6: Unknown port "PF2_RBAR_NUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8463:6: Unknown port "PF2_REVISION_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8464:6: Unknown port "PF2_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8465:6: Unknown port "PF2_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8466:6: Unknown port "PF2_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8467:6: Unknown port "PF2_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8468:6: Unknown port "PF2_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8469:6: Unknown port "PF2_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8470:6: Unknown port "PF2_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8471:6: Unknown port "PF2_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8472:6: Unknown port "PF2_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8473:6: Unknown port "PF2_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8474:6: Unknown port "PF2_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8475:6: Unknown port "PF2_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8476:6: Unknown port "PF2_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8477:6: Unknown port "PF2_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8478:6: Unknown port "PF2_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8479:6: Unknown port "PF2_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8480:6: Unknown port "PF2_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8481:6: Unknown port "PF2_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8482:6: Unknown port "PF2_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8483:6: Unknown port "PF2_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8484:6: Unknown port "PF2_SUBSYSTEM_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8485:6: Unknown port "PF2_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8486:6: Unknown port "PF2_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8487:6: Unknown port "PF2_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8488:6: Unknown port "PF2_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8489:6: Unknown port "PF2_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8490:6: Unknown port "PF2_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8491:6: Unknown port "PF2_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8492:6: Unknown port "PF2_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8493:6: Unknown port "PF3_AER_CAP_ECRC_CHECK_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8494:6: Unknown port "PF3_AER_CAP_ECRC_GEN_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8495:6: Unknown port "PF3_AER_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8496:6: Unknown port "PF3_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8497:6: Unknown port "PF3_ARI_CAP_NEXT_FUNC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8498:6: Unknown port "PF3_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8499:6: Unknown port "PF3_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8500:6: Unknown port "PF3_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8501:6: Unknown port "PF3_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8502:6: Unknown port "PF3_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8503:6: Unknown port "PF3_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8504:6: Unknown port "PF3_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8505:6: Unknown port "PF3_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8506:6: Unknown port "PF3_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8507:6: Unknown port "PF3_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8508:6: Unknown port "PF3_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8509:6: Unknown port "PF3_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8510:6: Unknown port "PF3_BIST_REGISTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8511:6: Unknown port "PF3_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8512:6: Unknown port "PF3_CLASS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8513:6: Unknown port "PF3_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8514:6: Unknown port "PF3_DEV_CAP_MAX_PAYLOAD_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8515:6: Unknown port "PF3_DPA_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8516:6: Unknown port "PF3_DPA_CAP_SUB_STATE_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8517:6: Unknown port "PF3_DPA_CAP_SUB_STATE_CONTROL_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8518:6: Unknown port "PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8519:6: Unknown port "PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8520:6: Unknown port "PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8521:6: Unknown port "PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8522:6: Unknown port "PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8523:6: Unknown port "PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8524:6: Unknown port "PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8525:6: Unknown port "PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8526:6: Unknown port "PF3_DPA_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8527:6: Unknown port "PF3_DSN_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8528:6: Unknown port "PF3_EXPANSION_ROM_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8529:6: Unknown port "PF3_EXPANSION_ROM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8530:6: Unknown port "PF3_INTERRUPT_LINE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8531:6: Unknown port "PF3_INTERRUPT_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8532:6: Unknown port "PF3_MSIX_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8533:6: Unknown port "PF3_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8534:6: Unknown port "PF3_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8535:6: Unknown port "PF3_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8536:6: Unknown port "PF3_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8537:6: Unknown port "PF3_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8538:6: Unknown port "PF3_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8539:6: Unknown port "PF3_MSI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8540:6: Unknown port "PF3_MSI_CAP_PERVECMASKCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8541:6: Unknown port "PF3_PB_CAP_DATA_REG_D0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8542:6: Unknown port "PF3_PB_CAP_DATA_REG_D0_SUSTAINED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8543:6: Unknown port "PF3_PB_CAP_DATA_REG_D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8544:6: Unknown port "PF3_PB_CAP_DATA_REG_D3HOT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8545:6: Unknown port "PF3_PB_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8546:6: Unknown port "PF3_PB_CAP_SYSTEM_ALLOCATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8547:6: Unknown port "PF3_PB_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8548:6: Unknown port "PF3_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8549:6: Unknown port "PF3_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8550:6: Unknown port "PF3_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8551:6: Unknown port "PF3_RBAR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8552:6: Unknown port "PF3_RBAR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8553:6: Unknown port "PF3_RBAR_CAP_SIZE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8554:6: Unknown port "PF3_RBAR_CAP_SIZE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8555:6: Unknown port "PF3_RBAR_CAP_SIZE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8556:6: Unknown port "PF3_RBAR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8557:6: Unknown port "PF3_RBAR_CONTROL_INDEX0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8558:6: Unknown port "PF3_RBAR_CONTROL_INDEX1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8559:6: Unknown port "PF3_RBAR_CONTROL_INDEX2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8560:6: Unknown port "PF3_RBAR_CONTROL_SIZE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8561:6: Unknown port "PF3_RBAR_CONTROL_SIZE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8562:6: Unknown port "PF3_RBAR_CONTROL_SIZE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8563:6: Unknown port "PF3_RBAR_NUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8564:6: Unknown port "PF3_REVISION_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8565:6: Unknown port "PF3_SRIOV_BAR0_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8566:6: Unknown port "PF3_SRIOV_BAR0_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8567:6: Unknown port "PF3_SRIOV_BAR1_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8568:6: Unknown port "PF3_SRIOV_BAR1_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8569:6: Unknown port "PF3_SRIOV_BAR2_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8570:6: Unknown port "PF3_SRIOV_BAR2_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8571:6: Unknown port "PF3_SRIOV_BAR3_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8572:6: Unknown port "PF3_SRIOV_BAR3_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8573:6: Unknown port "PF3_SRIOV_BAR4_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8574:6: Unknown port "PF3_SRIOV_BAR4_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8575:6: Unknown port "PF3_SRIOV_BAR5_APERTURE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8576:6: Unknown port "PF3_SRIOV_BAR5_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8577:6: Unknown port "PF3_SRIOV_CAP_INITIAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8578:6: Unknown port "PF3_SRIOV_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8579:6: Unknown port "PF3_SRIOV_CAP_TOTAL_VF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8580:6: Unknown port "PF3_SRIOV_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8581:6: Unknown port "PF3_SRIOV_FIRST_VF_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8582:6: Unknown port "PF3_SRIOV_FUNC_DEP_LINK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8583:6: Unknown port "PF3_SRIOV_SUPPORTED_PAGE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8584:6: Unknown port "PF3_SRIOV_VF_DEVICE_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8585:6: Unknown port "PF3_SUBSYSTEM_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8586:6: Unknown port "PF3_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8587:6: Unknown port "PF3_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8588:6: Unknown port "PF3_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8589:6: Unknown port "PF3_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8590:6: Unknown port "PF3_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8591:6: Unknown port "PF3_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8592:6: Unknown port "PF3_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8593:6: Unknown port "PF3_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8594:6: Unknown port "PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8595:6: Unknown port "PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8596:6: Unknown port "PL_DISABLE_EI_INFER_IN_L0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8597:6: Unknown port "PL_DISABLE_GEN3_DC_BALANCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8598:6: Unknown port "PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8599:6: Unknown port "PL_DISABLE_RETRAIN_ON_FRAMING_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8600:6: Unknown port "PL_DISABLE_SCRAMBLING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8601:6: Unknown port "PL_DISABLE_SYNC_HEADER_FRAMING_ERROR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8602:6: Unknown port "PL_DISABLE_UPCONFIG_CAPABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8603:6: Unknown port "PL_EQ_ADAPT_DISABLE_COEFF_CHECK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8604:6: Unknown port "PL_EQ_ADAPT_DISABLE_PRESET_CHECK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8605:6: Unknown port "PL_EQ_ADAPT_ITER_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8606:6: Unknown port "PL_EQ_ADAPT_REJECT_RETRY_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8607:6: Unknown port "PL_EQ_BYPASS_PHASE23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8608:6: Unknown port "PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8609:6: Unknown port "PL_EQ_DEFAULT_GEN3_TX_PRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8610:6: Unknown port "PL_EQ_PHASE01_RX_ADAPT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8611:6: Unknown port "PL_EQ_SHORT_ADAPT_PHASE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8612:6: Unknown port "PL_LANE0_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8613:6: Unknown port "PL_LANE1_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8614:6: Unknown port "PL_LANE2_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8615:6: Unknown port "PL_LANE3_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8616:6: Unknown port "PL_LANE4_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8617:6: Unknown port "PL_LANE5_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8618:6: Unknown port "PL_LANE6_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8619:6: Unknown port "PL_LANE7_EQ_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8620:6: Unknown port "PL_LINK_CAP_MAX_LINK_SPEED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8621:6: Unknown port "PL_LINK_CAP_MAX_LINK_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8622:6: Unknown port "PL_N_FTS_COMCLK_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8623:6: Unknown port "PL_N_FTS_COMCLK_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8624:6: Unknown port "PL_N_FTS_COMCLK_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8625:6: Unknown port "PL_N_FTS_GEN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8626:6: Unknown port "PL_N_FTS_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8627:6: Unknown port "PL_N_FTS_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8628:6: Unknown port "PL_REPORT_ALL_PHY_ERRORS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8629:6: Unknown port "PL_SIM_FAST_LINK_TRAINING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8630:6: Unknown port "PL_UPSTREAM_FACING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8631:6: Unknown port "PM_ASPML0S_TIMEOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8632:6: Unknown port "PM_ASPML1_ENTRY_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8633:6: Unknown port "PM_ENABLE_L23_ENTRY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8634:6: Unknown port "PM_ENABLE_SLOT_POWER_CAPTURE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8635:6: Unknown port "PM_L1_REENTRY_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8636:6: Unknown port "PM_PME_SERVICE_TIMEOUT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8637:6: Unknown port "PM_PME_TURNOFF_ACK_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8638:6: Unknown port "SPARE_BIT0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8639:6: Unknown port "SPARE_BIT1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8640:6: Unknown port "SPARE_BIT2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8641:6: Unknown port "SPARE_BIT3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8642:6: Unknown port "SPARE_BIT4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8643:6: Unknown port "SPARE_BIT5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8644:6: Unknown port "SPARE_BIT6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8645:6: Unknown port "SPARE_BIT7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8646:6: Unknown port "SPARE_BIT8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8647:6: Unknown port "SPARE_BYTE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8648:6: Unknown port "SPARE_BYTE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8649:6: Unknown port "SPARE_BYTE2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8650:6: Unknown port "SPARE_BYTE3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8651:6: Unknown port "SPARE_WORD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8652:6: Unknown port "SPARE_WORD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8653:6: Unknown port "SPARE_WORD2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8654:6: Unknown port "SPARE_WORD3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8655:6: Unknown port "SRIOV_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8656:6: Unknown port "TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8657:6: Unknown port "TL_COMPLETION_RAM_SIZE_16K".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8658:6: Unknown port "TL_COMPL_TIMEOUT_REG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8659:6: Unknown port "TL_COMPL_TIMEOUT_REG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8660:6: Unknown port "TL_CREDITS_CD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8661:6: Unknown port "TL_CREDITS_CH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8662:6: Unknown port "TL_CREDITS_NPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8663:6: Unknown port "TL_CREDITS_NPH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8664:6: Unknown port "TL_CREDITS_PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8665:6: Unknown port "TL_CREDITS_PH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8666:6: Unknown port "TL_ENABLE_MESSAGE_RID_CHECK_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8667:6: Unknown port "TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8668:6: Unknown port "TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8669:6: Unknown port "TL_LEGACY_MODE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8670:6: Unknown port "TL_PF_ENABLE_REG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8671:6: Unknown port "TL_TX_MUX_STRICT_PRIORITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8672:6: Unknown port "TWO_LAYER_MODE_DLCMSM_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8673:6: Unknown port "TWO_LAYER_MODE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8674:6: Unknown port "TWO_LAYER_MODE_WIDTH_256".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8675:6: Unknown port "VF0_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8676:6: Unknown port "VF0_CAPABILITY_POINTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8677:6: Unknown port "VF0_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8678:6: Unknown port "VF0_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8679:6: Unknown port "VF0_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8680:6: Unknown port "VF0_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8681:6: Unknown port "VF0_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8682:6: Unknown port "VF0_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8683:6: Unknown port "VF0_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8684:6: Unknown port "VF0_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8685:6: Unknown port "VF0_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8686:6: Unknown port "VF0_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8687:6: Unknown port "VF0_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8688:6: Unknown port "VF0_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8689:6: Unknown port "VF0_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8690:6: Unknown port "VF0_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8691:6: Unknown port "VF0_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8692:6: Unknown port "VF0_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8693:6: Unknown port "VF0_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8694:6: Unknown port "VF1_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8695:6: Unknown port "VF1_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8696:6: Unknown port "VF1_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8697:6: Unknown port "VF1_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8698:6: Unknown port "VF1_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8699:6: Unknown port "VF1_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8700:6: Unknown port "VF1_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8701:6: Unknown port "VF1_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8702:6: Unknown port "VF1_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8703:6: Unknown port "VF1_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8704:6: Unknown port "VF1_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8705:6: Unknown port "VF1_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8706:6: Unknown port "VF1_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8707:6: Unknown port "VF1_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8708:6: Unknown port "VF1_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8709:6: Unknown port "VF1_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8710:6: Unknown port "VF1_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8711:6: Unknown port "VF1_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8712:6: Unknown port "VF2_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8713:6: Unknown port "VF2_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8714:6: Unknown port "VF2_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8715:6: Unknown port "VF2_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8716:6: Unknown port "VF2_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8717:6: Unknown port "VF2_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8718:6: Unknown port "VF2_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8719:6: Unknown port "VF2_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8720:6: Unknown port "VF2_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8721:6: Unknown port "VF2_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8722:6: Unknown port "VF2_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8723:6: Unknown port "VF2_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8724:6: Unknown port "VF2_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8725:6: Unknown port "VF2_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8726:6: Unknown port "VF2_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8727:6: Unknown port "VF2_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8728:6: Unknown port "VF2_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8729:6: Unknown port "VF2_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8730:6: Unknown port "VF3_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8731:6: Unknown port "VF3_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8732:6: Unknown port "VF3_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8733:6: Unknown port "VF3_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8734:6: Unknown port "VF3_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8735:6: Unknown port "VF3_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8736:6: Unknown port "VF3_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8737:6: Unknown port "VF3_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8738:6: Unknown port "VF3_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8739:6: Unknown port "VF3_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8740:6: Unknown port "VF3_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8741:6: Unknown port "VF3_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8742:6: Unknown port "VF3_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8743:6: Unknown port "VF3_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8744:6: Unknown port "VF3_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8745:6: Unknown port "VF3_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8746:6: Unknown port "VF3_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8747:6: Unknown port "VF3_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8748:6: Unknown port "VF4_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8749:6: Unknown port "VF4_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8750:6: Unknown port "VF4_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8751:6: Unknown port "VF4_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8752:6: Unknown port "VF4_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8753:6: Unknown port "VF4_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8754:6: Unknown port "VF4_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8755:6: Unknown port "VF4_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8756:6: Unknown port "VF4_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8757:6: Unknown port "VF4_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8758:6: Unknown port "VF4_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8759:6: Unknown port "VF4_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8760:6: Unknown port "VF4_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8761:6: Unknown port "VF4_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8762:6: Unknown port "VF4_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8763:6: Unknown port "VF4_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8764:6: Unknown port "VF4_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8765:6: Unknown port "VF4_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8766:6: Unknown port "VF5_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8767:6: Unknown port "VF5_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8768:6: Unknown port "VF5_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8769:6: Unknown port "VF5_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8770:6: Unknown port "VF5_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8771:6: Unknown port "VF5_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8772:6: Unknown port "VF5_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8773:6: Unknown port "VF5_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8774:6: Unknown port "VF5_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8775:6: Unknown port "VF5_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8776:6: Unknown port "VF5_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8777:6: Unknown port "VF5_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8778:6: Unknown port "VF5_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8779:6: Unknown port "VF5_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8780:6: Unknown port "VF5_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8781:6: Unknown port "VF5_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8782:6: Unknown port "VF5_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8783:6: Unknown port "VF5_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8784:6: Unknown port "VF6_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8785:6: Unknown port "VF6_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8786:6: Unknown port "VF6_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8787:6: Unknown port "VF6_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8788:6: Unknown port "VF6_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8789:6: Unknown port "VF6_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8790:6: Unknown port "VF6_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8791:6: Unknown port "VF6_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8792:6: Unknown port "VF6_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8793:6: Unknown port "VF6_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8794:6: Unknown port "VF6_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8795:6: Unknown port "VF6_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8796:6: Unknown port "VF6_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8797:6: Unknown port "VF6_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8798:6: Unknown port "VF6_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8799:6: Unknown port "VF6_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8800:6: Unknown port "VF6_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8801:6: Unknown port "VF6_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8802:6: Unknown port "VF7_ARI_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8803:6: Unknown port "VF7_MSIX_CAP_PBA_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8804:6: Unknown port "VF7_MSIX_CAP_PBA_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8805:6: Unknown port "VF7_MSIX_CAP_TABLE_BIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8806:6: Unknown port "VF7_MSIX_CAP_TABLE_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8807:6: Unknown port "VF7_MSIX_CAP_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8808:6: Unknown port "VF7_MSI_CAP_MULTIMSGCAP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8809:6: Unknown port "VF7_PM_CAP_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8810:6: Unknown port "VF7_PM_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8811:6: Unknown port "VF7_PM_CAP_VER_ID".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8812:6: Unknown port "VF7_TPHR_CAP_DEV_SPECIFIC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8813:6: Unknown port "VF7_TPHR_CAP_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8814:6: Unknown port "VF7_TPHR_CAP_INT_VEC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8815:6: Unknown port "VF7_TPHR_CAP_NEXTPTR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8816:6: Unknown port "VF7_TPHR_CAP_ST_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8817:6: Unknown port "VF7_TPHR_CAP_ST_TABLE_LOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8818:6: Unknown port "VF7_TPHR_CAP_ST_TABLE_SIZE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:8819:6: Unknown port "VF7_TPHR_CAP_VER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9141:6: Unknown port "PMVOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9144:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9146:6: Unknown port "XILUNCONNBOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9147:6: Unknown port "XILUNCONNOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9357:6: Unknown port "PMVDIVIDE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9358:6: Unknown port "PMVENABLEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9359:6: Unknown port "PMVSELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9371:6: Unknown port "SCANENABLEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9372:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9373:6: Unknown port "SCANMODEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9376:6: Unknown port "XILUNCONNBYP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9377:6: Unknown port "XILUNCONNCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9378:6: Unknown port "XILUNCONNIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PCIE_3_1.v:9379:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 732
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUFDS_DIFF_OUT.v -l IOBUFDS_DIFF_OUT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM32X1S.v -l RAM32X1S.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v STARTUPE2.v -l STARTUPE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ISERDESE3.v -l ISERDESE3.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:235:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:236:6: Unknown port "DDR_CLK_EDGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:237:6: Unknown port "DDR_DIS_DQS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:238:6: Unknown port "FIFO_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:239:6: Unknown port "FIFO_SYNC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:240:6: Unknown port "IDDR_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:241:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:251:6: Unknown port "IFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:253:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:258:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:259:6: Unknown port "DDR_CLK_EDGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:260:6: Unknown port "DDR_DIS_DQS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:261:6: Unknown port "FIFO_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:262:6: Unknown port "FIFO_SYNC_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:263:6: Unknown port "IDDR_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:264:6: Unknown port "SIM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:274:6: Unknown port "IFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE3.v:276:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 18
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUFDS_INTERMDISABLE.v -l IOBUFDS_INTERMDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTPE2_CHANNEL.v -l GTPE2_CHANNEL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTPE2_CHANNEL.v:3788:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS_GTM.v -l OBUFDS_GTM.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM32X16DR8.v -l RAM32X16DR8.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PHASER_OUT.v -l PHASER_OUT.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:400:6: Unknown port "CLKOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:401:6: Unknown port "CLKOUT_DIV_POS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:402:6: Unknown port "CLKOUT_DIV_ST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:403:6: Unknown port "COARSE_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:404:6: Unknown port "COARSE_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:405:6: Unknown port "CTL_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:406:6: Unknown port "DATA_CTL_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:407:6: Unknown port "DATA_RD_CYCLES".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:408:6: Unknown port "EN_OSERDES_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:409:6: Unknown port "EN_TEST_RING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:410:6: Unknown port "FINE_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:411:6: Unknown port "OCLKDELAY_INV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:412:6: Unknown port "OCLK_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:413:6: Unknown port "OUTPUT_CLK_SRC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:414:6: Unknown port "PHASER_OUT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:415:6: Unknown port "STG1_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:416:6: Unknown port "SYNC_IN_DIV_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:417:6: Unknown port "TEST_OPT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:421:6: Unknown port "CTSBUS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:422:6: Unknown port "DQSBUS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:423:6: Unknown port "DTSBUS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:429:6: Unknown port "RDENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:430:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:431:6: Unknown port "TESTOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:432:6: Unknown port "BURSTPENDING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:433:6: Unknown port "BURSTPENDINGPHY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:441:6: Unknown port "ENCALIB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:442:6: Unknown port "ENCALIBPHY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:449:6: Unknown port "SCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:450:6: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:451:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:452:6: Unknown port "SCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:456:6: Unknown port "TESTIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_OUT.v:457:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 34
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DCM_ADV.v -l DCM_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OSERDESE1.v -l OSERDESE1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v SIM_CONFIGE3.v -l SIM_CONFIGE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LUT1.v -l LUT1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMS64E1.v -l RAMS64E1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FDCE.v -l FDCE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMS32.v -l RAMS32.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v INV.v -l INV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUFDS_DCIEN.v -l IOBUFDS_DCIEN.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS_GTE3.v -l OBUFDS_GTE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MMCME4_BASE.v -l MMCME4_BASE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:209:9: Unknown port "CDDCDONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:212:9: Unknown port "CLKFBSTOPPED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:213:9: Unknown port "CLKINSTOPPED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:225:9: Unknown port "DO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:226:9: Unknown port "DRDY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:228:9: Unknown port "PSDONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:229:9: Unknown port "CDDCREQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:232:9: Unknown port "CLKIN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:233:9: Unknown port "CLKINSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:234:9: Unknown port "DADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:235:9: Unknown port "DCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:236:9: Unknown port "DEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:237:9: Unknown port "DI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:238:9: Unknown port "DWE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:239:9: Unknown port "PSCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:240:9: Unknown port "PSEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME4_BASE.v:241:9: Unknown port "PSINCDEC".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LDPE.v -l LDPE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP_PREADD_DATA.v -l DSP_PREADD_DATA.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DNA_PORT.v -l DNA_PORT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS.v -l IBUFDS.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FRAME_ECCE3.v -l FRAME_ECCE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v HBM_TWO_STACK_INTF.v -l HBM_TWO_STACK_INTF.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6788:4: Unknown port "ANALOG_MUX_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6789:4: Unknown port "ANALOG_MUX_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6790:4: Unknown port "APB_BYPASS_EN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6791:4: Unknown port "APB_BYPASS_EN_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6792:4: Unknown port "AXI_BYPASS_EN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6793:4: Unknown port "AXI_BYPASS_EN_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6794:4: Unknown port "BLI_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6795:4: Unknown port "BLI_TESTMODE_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6796:4: Unknown port "CLK_SEL_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6797:4: Unknown port "CLK_SEL_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6798:4: Unknown port "CLK_SEL_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6799:4: Unknown port "CLK_SEL_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6800:4: Unknown port "CLK_SEL_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6801:4: Unknown port "CLK_SEL_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6802:4: Unknown port "CLK_SEL_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6803:4: Unknown port "CLK_SEL_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6804:4: Unknown port "CLK_SEL_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6805:4: Unknown port "CLK_SEL_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6806:4: Unknown port "CLK_SEL_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6807:4: Unknown port "CLK_SEL_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6808:4: Unknown port "CLK_SEL_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6809:4: Unknown port "CLK_SEL_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6810:4: Unknown port "CLK_SEL_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6811:4: Unknown port "CLK_SEL_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6812:4: Unknown port "CLK_SEL_16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6813:4: Unknown port "CLK_SEL_17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6814:4: Unknown port "CLK_SEL_18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6815:4: Unknown port "CLK_SEL_19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6816:4: Unknown port "CLK_SEL_20".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6817:4: Unknown port "CLK_SEL_21".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6818:4: Unknown port "CLK_SEL_22".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6819:4: Unknown port "CLK_SEL_23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6820:4: Unknown port "CLK_SEL_24".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6821:4: Unknown port "CLK_SEL_25".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6822:4: Unknown port "CLK_SEL_26".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6823:4: Unknown port "CLK_SEL_27".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6824:4: Unknown port "CLK_SEL_28".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6825:4: Unknown port "CLK_SEL_29".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6826:4: Unknown port "CLK_SEL_30".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6827:4: Unknown port "CLK_SEL_31".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6828:4: Unknown port "DATARATE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6829:4: Unknown port "DATARATE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6830:4: Unknown port "DATARATE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6831:4: Unknown port "DATARATE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6832:4: Unknown port "DATARATE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6833:4: Unknown port "DATARATE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6834:4: Unknown port "DATARATE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6835:4: Unknown port "DATARATE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6836:4: Unknown port "DATARATE_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6837:4: Unknown port "DATARATE_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6838:4: Unknown port "DATARATE_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6839:4: Unknown port "DATARATE_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6840:4: Unknown port "DATARATE_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6841:4: Unknown port "DATARATE_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6842:4: Unknown port "DATARATE_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6843:4: Unknown port "DATARATE_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6844:4: Unknown port "DA_LOCKOUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6845:4: Unknown port "DA_LOCKOUT_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6846:4: Unknown port "DBG_BYPASS_VAL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6847:4: Unknown port "DBG_BYPASS_VAL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6848:4: Unknown port "DEBUG_MODE_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6849:4: Unknown port "DEBUG_MODE_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6850:4: Unknown port "DFI_BYPASS_VAL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6851:4: Unknown port "DFI_BYPASS_VAL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6852:4: Unknown port "DLL_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6853:4: Unknown port "DLL_TESTMODE_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6854:4: Unknown port "IO_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6855:4: Unknown port "IO_TESTMODE_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6856:4: Unknown port "IS_APB_0_PCLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6857:4: Unknown port "IS_APB_0_PRESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6858:4: Unknown port "IS_APB_1_PCLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6859:4: Unknown port "IS_APB_1_PRESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6860:4: Unknown port "IS_AXI_00_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6861:4: Unknown port "IS_AXI_00_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6862:4: Unknown port "IS_AXI_01_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6863:4: Unknown port "IS_AXI_01_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6864:4: Unknown port "IS_AXI_02_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6865:4: Unknown port "IS_AXI_02_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6866:4: Unknown port "IS_AXI_03_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6867:4: Unknown port "IS_AXI_03_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6868:4: Unknown port "IS_AXI_04_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6869:4: Unknown port "IS_AXI_04_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6870:4: Unknown port "IS_AXI_05_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6871:4: Unknown port "IS_AXI_05_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6872:4: Unknown port "IS_AXI_06_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6873:4: Unknown port "IS_AXI_06_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6874:4: Unknown port "IS_AXI_07_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6875:4: Unknown port "IS_AXI_07_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6876:4: Unknown port "IS_AXI_08_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6877:4: Unknown port "IS_AXI_08_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6878:4: Unknown port "IS_AXI_09_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6879:4: Unknown port "IS_AXI_09_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6880:4: Unknown port "IS_AXI_10_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6881:4: Unknown port "IS_AXI_10_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6882:4: Unknown port "IS_AXI_11_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6883:4: Unknown port "IS_AXI_11_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6884:4: Unknown port "IS_AXI_12_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6885:4: Unknown port "IS_AXI_12_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6886:4: Unknown port "IS_AXI_13_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6887:4: Unknown port "IS_AXI_13_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6888:4: Unknown port "IS_AXI_14_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6889:4: Unknown port "IS_AXI_14_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6890:4: Unknown port "IS_AXI_15_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6891:4: Unknown port "IS_AXI_15_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6892:4: Unknown port "IS_AXI_16_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6893:4: Unknown port "IS_AXI_16_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6894:4: Unknown port "IS_AXI_17_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6895:4: Unknown port "IS_AXI_17_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6896:4: Unknown port "IS_AXI_18_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6897:4: Unknown port "IS_AXI_18_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6898:4: Unknown port "IS_AXI_19_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6899:4: Unknown port "IS_AXI_19_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6900:4: Unknown port "IS_AXI_20_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6901:4: Unknown port "IS_AXI_20_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6902:4: Unknown port "IS_AXI_21_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6903:4: Unknown port "IS_AXI_21_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6904:4: Unknown port "IS_AXI_22_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6905:4: Unknown port "IS_AXI_22_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6906:4: Unknown port "IS_AXI_23_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6907:4: Unknown port "IS_AXI_23_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6908:4: Unknown port "IS_AXI_24_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6909:4: Unknown port "IS_AXI_24_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6910:4: Unknown port "IS_AXI_25_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6911:4: Unknown port "IS_AXI_25_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6912:4: Unknown port "IS_AXI_26_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6913:4: Unknown port "IS_AXI_26_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6914:4: Unknown port "IS_AXI_27_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6915:4: Unknown port "IS_AXI_27_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6916:4: Unknown port "IS_AXI_28_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6917:4: Unknown port "IS_AXI_28_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6918:4: Unknown port "IS_AXI_29_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6919:4: Unknown port "IS_AXI_29_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6920:4: Unknown port "IS_AXI_30_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6921:4: Unknown port "IS_AXI_30_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6922:4: Unknown port "IS_AXI_31_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6923:4: Unknown port "IS_AXI_31_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6924:4: Unknown port "MC_CSSD_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6925:4: Unknown port "MC_CSSD_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6926:4: Unknown port "MC_CSSD_SEL_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6927:4: Unknown port "MC_CSSD_SEL_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6928:4: Unknown port "MC_CSSD_SEL_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6929:4: Unknown port "MC_CSSD_SEL_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6930:4: Unknown port "MC_CSSD_SEL_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6931:4: Unknown port "MC_CSSD_SEL_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6932:4: Unknown port "MC_CSSD_SEL_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6933:4: Unknown port "MC_CSSD_SEL_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6934:4: Unknown port "MC_CSSD_SEL_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6935:4: Unknown port "MC_CSSD_SEL_5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6936:4: Unknown port "MC_CSSD_SEL_6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6937:4: Unknown port "MC_CSSD_SEL_7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6938:4: Unknown port "MC_CSSD_SEL_8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6939:4: Unknown port "MC_CSSD_SEL_9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6940:4: Unknown port "MC_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6941:4: Unknown port "MC_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6942:4: Unknown port "MC_ENABLE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6943:4: Unknown port "MC_ENABLE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6944:4: Unknown port "MC_ENABLE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6945:4: Unknown port "MC_ENABLE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6946:4: Unknown port "MC_ENABLE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6947:4: Unknown port "MC_ENABLE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6948:4: Unknown port "MC_ENABLE_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6949:4: Unknown port "MC_ENABLE_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6950:4: Unknown port "MC_ENABLE_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6951:4: Unknown port "MC_ENABLE_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6952:4: Unknown port "MC_ENABLE_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6953:4: Unknown port "MC_ENABLE_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6954:4: Unknown port "MC_ENABLE_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6955:4: Unknown port "MC_ENABLE_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6956:4: Unknown port "MC_ENABLE_APB_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6957:4: Unknown port "MC_ENABLE_APB_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6958:4: Unknown port "MC_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6959:4: Unknown port "MC_TESTMODE_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6960:4: Unknown port "MC_TESTMODE_SEL_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6961:4: Unknown port "MC_TESTMODE_SEL_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6962:4: Unknown port "MC_TESTMODE_SEL_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6963:4: Unknown port "MC_TESTMODE_SEL_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6964:4: Unknown port "MC_TESTMODE_SEL_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6965:4: Unknown port "MC_TESTMODE_SEL_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6966:4: Unknown port "MC_TESTMODE_SEL_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6967:4: Unknown port "MC_TESTMODE_SEL_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6968:4: Unknown port "MC_TESTMODE_SEL_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6969:4: Unknown port "MC_TESTMODE_SEL_5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6970:4: Unknown port "MC_TESTMODE_SEL_6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6971:4: Unknown port "MC_TESTMODE_SEL_7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6972:4: Unknown port "MC_TESTMODE_SEL_8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6973:4: Unknown port "MC_TESTMODE_SEL_9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6974:4: Unknown port "PAGEHIT_PERCENT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6975:4: Unknown port "PAGEHIT_PERCENT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6976:4: Unknown port "PHY_CSSD_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6977:4: Unknown port "PHY_CSSD_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6978:4: Unknown port "PHY_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6979:4: Unknown port "PHY_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6980:4: Unknown port "PHY_ENABLE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6981:4: Unknown port "PHY_ENABLE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6982:4: Unknown port "PHY_ENABLE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6983:4: Unknown port "PHY_ENABLE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6984:4: Unknown port "PHY_ENABLE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6985:4: Unknown port "PHY_ENABLE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6986:4: Unknown port "PHY_ENABLE_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6987:4: Unknown port "PHY_ENABLE_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6988:4: Unknown port "PHY_ENABLE_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6989:4: Unknown port "PHY_ENABLE_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6990:4: Unknown port "PHY_ENABLE_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6991:4: Unknown port "PHY_ENABLE_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6992:4: Unknown port "PHY_ENABLE_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6993:4: Unknown port "PHY_ENABLE_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6994:4: Unknown port "PHY_ENABLE_16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6995:4: Unknown port "PHY_ENABLE_17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6996:4: Unknown port "PHY_ENABLE_18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6997:4: Unknown port "PHY_ENABLE_19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6998:4: Unknown port "PHY_ENABLE_20".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:6999:4: Unknown port "PHY_ENABLE_21".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7000:4: Unknown port "PHY_ENABLE_22".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7001:4: Unknown port "PHY_ENABLE_23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7002:4: Unknown port "PHY_ENABLE_24".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7003:4: Unknown port "PHY_ENABLE_25".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7004:4: Unknown port "PHY_ENABLE_26".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7005:4: Unknown port "PHY_ENABLE_27".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7006:4: Unknown port "PHY_ENABLE_28".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7007:4: Unknown port "PHY_ENABLE_29".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7008:4: Unknown port "PHY_ENABLE_30".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7009:4: Unknown port "PHY_ENABLE_31".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7010:4: Unknown port "PHY_ENABLE_APB_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7011:4: Unknown port "PHY_ENABLE_APB_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7012:4: Unknown port "PHY_PCLK_INVERT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7013:4: Unknown port "PHY_PCLK_INVERT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7014:4: Unknown port "PHY_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7015:4: Unknown port "PHY_TESTMODE_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7016:4: Unknown port "READ_PERCENT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7017:4: Unknown port "READ_PERCENT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7018:4: Unknown port "READ_PERCENT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7019:4: Unknown port "READ_PERCENT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7020:4: Unknown port "READ_PERCENT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7021:4: Unknown port "READ_PERCENT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7022:4: Unknown port "READ_PERCENT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7023:4: Unknown port "READ_PERCENT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7024:4: Unknown port "READ_PERCENT_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7025:4: Unknown port "READ_PERCENT_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7026:4: Unknown port "READ_PERCENT_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7027:4: Unknown port "READ_PERCENT_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7028:4: Unknown port "READ_PERCENT_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7029:4: Unknown port "READ_PERCENT_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7030:4: Unknown port "READ_PERCENT_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7031:4: Unknown port "READ_PERCENT_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7032:4: Unknown port "READ_PERCENT_16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7033:4: Unknown port "READ_PERCENT_17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7034:4: Unknown port "READ_PERCENT_18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7035:4: Unknown port "READ_PERCENT_19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7036:4: Unknown port "READ_PERCENT_20".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7037:4: Unknown port "READ_PERCENT_21".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7038:4: Unknown port "READ_PERCENT_22".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7039:4: Unknown port "READ_PERCENT_23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7040:4: Unknown port "READ_PERCENT_24".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7041:4: Unknown port "READ_PERCENT_25".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7042:4: Unknown port "READ_PERCENT_26".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7043:4: Unknown port "READ_PERCENT_27".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7044:4: Unknown port "READ_PERCENT_28".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7045:4: Unknown port "READ_PERCENT_29".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7046:4: Unknown port "READ_PERCENT_30".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7047:4: Unknown port "READ_PERCENT_31".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7048:4: Unknown port "SWITCH_ENABLE_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7049:4: Unknown port "SWITCH_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7050:4: Unknown port "SWITCH_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7051:4: Unknown port "SWITCH_ENABLE_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7052:4: Unknown port "SW_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7053:4: Unknown port "SW_TESTMODE_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7054:4: Unknown port "WRITE_PERCENT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7055:4: Unknown port "WRITE_PERCENT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7056:4: Unknown port "WRITE_PERCENT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7057:4: Unknown port "WRITE_PERCENT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7058:4: Unknown port "WRITE_PERCENT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7059:4: Unknown port "WRITE_PERCENT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7060:4: Unknown port "WRITE_PERCENT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7061:4: Unknown port "WRITE_PERCENT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7062:4: Unknown port "WRITE_PERCENT_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7063:4: Unknown port "WRITE_PERCENT_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7064:4: Unknown port "WRITE_PERCENT_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7065:4: Unknown port "WRITE_PERCENT_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7066:4: Unknown port "WRITE_PERCENT_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7067:4: Unknown port "WRITE_PERCENT_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7068:4: Unknown port "WRITE_PERCENT_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7069:4: Unknown port "WRITE_PERCENT_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7070:4: Unknown port "WRITE_PERCENT_16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7071:4: Unknown port "WRITE_PERCENT_17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7072:4: Unknown port "WRITE_PERCENT_18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7073:4: Unknown port "WRITE_PERCENT_19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7074:4: Unknown port "WRITE_PERCENT_20".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7075:4: Unknown port "WRITE_PERCENT_21".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7076:4: Unknown port "WRITE_PERCENT_22".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7077:4: Unknown port "WRITE_PERCENT_23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7078:4: Unknown port "WRITE_PERCENT_24".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7079:4: Unknown port "WRITE_PERCENT_25".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7080:4: Unknown port "WRITE_PERCENT_26".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7081:4: Unknown port "WRITE_PERCENT_27".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7082:4: Unknown port "WRITE_PERCENT_28".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7083:4: Unknown port "WRITE_PERCENT_29".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7084:4: Unknown port "WRITE_PERCENT_30".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7085:4: Unknown port "WRITE_PERCENT_31".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7828:4: Unknown port "BLI_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7829:4: Unknown port "BLI_SCAN_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7830:4: Unknown port "BLI_SCAN_OUT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7831:4: Unknown port "BLI_SCAN_OUT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7832:4: Unknown port "BLI_SCAN_OUT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7833:4: Unknown port "BLI_SCAN_OUT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7834:4: Unknown port "BLI_SCAN_OUT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7835:4: Unknown port "BLI_SCAN_OUT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7836:4: Unknown port "BLI_SCAN_OUT_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7837:4: Unknown port "BLI_SCAN_OUT_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7838:4: Unknown port "BLI_SCAN_OUT_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7839:4: Unknown port "BLI_SCAN_OUT_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7840:4: Unknown port "BLI_SCAN_OUT_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7841:4: Unknown port "BLI_SCAN_OUT_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7842:4: Unknown port "BLI_SCAN_OUT_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7843:4: Unknown port "BLI_SCAN_OUT_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7844:4: Unknown port "BLI_SCAN_OUT_16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7845:4: Unknown port "BLI_SCAN_OUT_17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7846:4: Unknown port "BLI_SCAN_OUT_18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7847:4: Unknown port "BLI_SCAN_OUT_19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7848:4: Unknown port "BLI_SCAN_OUT_20".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7849:4: Unknown port "BLI_SCAN_OUT_21".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7850:4: Unknown port "BLI_SCAN_OUT_22".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7851:4: Unknown port "BLI_SCAN_OUT_23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7852:4: Unknown port "BLI_SCAN_OUT_24".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7853:4: Unknown port "BLI_SCAN_OUT_25".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7854:4: Unknown port "BLI_SCAN_OUT_26".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7855:4: Unknown port "BLI_SCAN_OUT_27".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7856:4: Unknown port "BLI_SCAN_OUT_28".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7857:4: Unknown port "BLI_SCAN_OUT_29".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7858:4: Unknown port "BLI_SCAN_OUT_30".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7859:4: Unknown port "BLI_SCAN_OUT_31".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7860:4: Unknown port "DBG_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7861:4: Unknown port "DBG_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7862:4: Unknown port "DBG_OUT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7863:4: Unknown port "DBG_OUT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7864:4: Unknown port "DBG_OUT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7865:4: Unknown port "DBG_OUT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7866:4: Unknown port "DBG_OUT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7867:4: Unknown port "DBG_OUT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7868:4: Unknown port "DBG_OUT_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7869:4: Unknown port "DBG_OUT_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7870:4: Unknown port "DBG_OUT_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7871:4: Unknown port "DBG_OUT_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7872:4: Unknown port "DBG_OUT_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7873:4: Unknown port "DBG_OUT_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7874:4: Unknown port "DBG_OUT_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7875:4: Unknown port "DBG_OUT_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7876:4: Unknown port "DBG_OUT_16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7877:4: Unknown port "DBG_OUT_17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7878:4: Unknown port "DBG_OUT_18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7879:4: Unknown port "DBG_OUT_19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7880:4: Unknown port "DBG_OUT_20".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7881:4: Unknown port "DBG_OUT_21".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7882:4: Unknown port "DBG_OUT_22".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7883:4: Unknown port "DBG_OUT_23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7884:4: Unknown port "DBG_OUT_24".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7885:4: Unknown port "DBG_OUT_25".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7886:4: Unknown port "DBG_OUT_26".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7887:4: Unknown port "DBG_OUT_27".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7888:4: Unknown port "DBG_OUT_28".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7889:4: Unknown port "DBG_OUT_29".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7890:4: Unknown port "DBG_OUT_30".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7891:4: Unknown port "DBG_OUT_31".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7892:4: Unknown port "DLL_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7893:4: Unknown port "DLL_SCAN_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7898:4: Unknown port "IO_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7899:4: Unknown port "IO_SCAN_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7900:4: Unknown port "MC_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7901:4: Unknown port "MC_SCAN_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7902:4: Unknown port "MC_SCAN_OUT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7903:4: Unknown port "MC_SCAN_OUT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7904:4: Unknown port "MC_SCAN_OUT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7905:4: Unknown port "MC_SCAN_OUT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7906:4: Unknown port "MC_SCAN_OUT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7907:4: Unknown port "MC_SCAN_OUT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7908:4: Unknown port "MC_SCAN_OUT_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7909:4: Unknown port "MC_SCAN_OUT_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7910:4: Unknown port "MC_SCAN_OUT_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7911:4: Unknown port "MC_SCAN_OUT_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7912:4: Unknown port "MC_SCAN_OUT_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7913:4: Unknown port "MC_SCAN_OUT_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7914:4: Unknown port "MC_SCAN_OUT_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7915:4: Unknown port "MC_SCAN_OUT_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7916:4: Unknown port "PHY_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7917:4: Unknown port "PHY_SCAN_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7918:4: Unknown port "STATUS_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7919:4: Unknown port "STATUS_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7920:4: Unknown port "STATUS_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7921:4: Unknown port "STATUS_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7922:4: Unknown port "STATUS_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7923:4: Unknown port "STATUS_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7924:4: Unknown port "STATUS_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7925:4: Unknown port "STATUS_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7926:4: Unknown port "STATUS_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7927:4: Unknown port "STATUS_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7928:4: Unknown port "STATUS_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7929:4: Unknown port "STATUS_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7930:4: Unknown port "STATUS_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7931:4: Unknown port "STATUS_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7932:4: Unknown port "STATUS_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7933:4: Unknown port "STATUS_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7934:4: Unknown port "SW_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7935:4: Unknown port "SW_SCAN_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7936:4: Unknown port "SW_SCAN_OUT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7937:4: Unknown port "SW_SCAN_OUT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7938:4: Unknown port "SW_SCAN_OUT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7939:4: Unknown port "SW_SCAN_OUT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7940:4: Unknown port "SW_SCAN_OUT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7941:4: Unknown port "SW_SCAN_OUT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7942:4: Unknown port "ANALOG_HBM_SEL_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:7943:4: Unknown port "ANALOG_HBM_SEL_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8662:4: Unknown port "BLI_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8663:4: Unknown port "BLI_SCAN_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8664:4: Unknown port "BLI_SCAN_ENABLE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8665:4: Unknown port "BLI_SCAN_ENABLE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8666:4: Unknown port "BLI_SCAN_ENABLE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8667:4: Unknown port "BLI_SCAN_ENABLE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8668:4: Unknown port "BLI_SCAN_ENABLE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8669:4: Unknown port "BLI_SCAN_ENABLE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8670:4: Unknown port "BLI_SCAN_ENABLE_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8671:4: Unknown port "BLI_SCAN_ENABLE_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8672:4: Unknown port "BLI_SCAN_ENABLE_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8673:4: Unknown port "BLI_SCAN_ENABLE_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8674:4: Unknown port "BLI_SCAN_ENABLE_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8675:4: Unknown port "BLI_SCAN_ENABLE_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8676:4: Unknown port "BLI_SCAN_ENABLE_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8677:4: Unknown port "BLI_SCAN_ENABLE_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8678:4: Unknown port "BLI_SCAN_ENABLE_16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8679:4: Unknown port "BLI_SCAN_ENABLE_17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8680:4: Unknown port "BLI_SCAN_ENABLE_18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8681:4: Unknown port "BLI_SCAN_ENABLE_19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8682:4: Unknown port "BLI_SCAN_ENABLE_20".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8683:4: Unknown port "BLI_SCAN_ENABLE_21".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8684:4: Unknown port "BLI_SCAN_ENABLE_22".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8685:4: Unknown port "BLI_SCAN_ENABLE_23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8686:4: Unknown port "BLI_SCAN_ENABLE_24".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8687:4: Unknown port "BLI_SCAN_ENABLE_25".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8688:4: Unknown port "BLI_SCAN_ENABLE_26".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8689:4: Unknown port "BLI_SCAN_ENABLE_27".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8690:4: Unknown port "BLI_SCAN_ENABLE_28".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8691:4: Unknown port "BLI_SCAN_ENABLE_29".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8692:4: Unknown port "BLI_SCAN_ENABLE_30".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8693:4: Unknown port "BLI_SCAN_ENABLE_31".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8694:4: Unknown port "BLI_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8695:4: Unknown port "BLI_SCAN_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8696:4: Unknown port "BLI_SCAN_IN_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8697:4: Unknown port "BLI_SCAN_IN_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8698:4: Unknown port "BLI_SCAN_IN_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8699:4: Unknown port "BLI_SCAN_IN_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8700:4: Unknown port "BLI_SCAN_IN_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8701:4: Unknown port "BLI_SCAN_IN_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8702:4: Unknown port "BLI_SCAN_IN_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8703:4: Unknown port "BLI_SCAN_IN_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8704:4: Unknown port "BLI_SCAN_IN_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8705:4: Unknown port "BLI_SCAN_IN_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8706:4: Unknown port "BLI_SCAN_IN_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8707:4: Unknown port "BLI_SCAN_IN_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8708:4: Unknown port "BLI_SCAN_IN_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8709:4: Unknown port "BLI_SCAN_IN_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8710:4: Unknown port "BLI_SCAN_IN_16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8711:4: Unknown port "BLI_SCAN_IN_17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8712:4: Unknown port "BLI_SCAN_IN_18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8713:4: Unknown port "BLI_SCAN_IN_19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8714:4: Unknown port "BLI_SCAN_IN_20".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8715:4: Unknown port "BLI_SCAN_IN_21".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8716:4: Unknown port "BLI_SCAN_IN_22".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8717:4: Unknown port "BLI_SCAN_IN_23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8718:4: Unknown port "BLI_SCAN_IN_24".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8719:4: Unknown port "BLI_SCAN_IN_25".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8720:4: Unknown port "BLI_SCAN_IN_26".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8721:4: Unknown port "BLI_SCAN_IN_27".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8722:4: Unknown port "BLI_SCAN_IN_28".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8723:4: Unknown port "BLI_SCAN_IN_29".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8724:4: Unknown port "BLI_SCAN_IN_30".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8725:4: Unknown port "BLI_SCAN_IN_31".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8730:4: Unknown port "DBG_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8731:4: Unknown port "DBG_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8732:4: Unknown port "DBG_IN_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8733:4: Unknown port "DBG_IN_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8734:4: Unknown port "DBG_IN_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8735:4: Unknown port "DBG_IN_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8736:4: Unknown port "DBG_IN_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8737:4: Unknown port "DBG_IN_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8738:4: Unknown port "DBG_IN_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8739:4: Unknown port "DBG_IN_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8740:4: Unknown port "DBG_IN_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8741:4: Unknown port "DBG_IN_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8742:4: Unknown port "DBG_IN_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8743:4: Unknown port "DBG_IN_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8744:4: Unknown port "DBG_IN_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8745:4: Unknown port "DBG_IN_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8746:4: Unknown port "DBG_IN_16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8747:4: Unknown port "DBG_IN_17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8748:4: Unknown port "DBG_IN_18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8749:4: Unknown port "DBG_IN_19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8750:4: Unknown port "DBG_IN_20".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8751:4: Unknown port "DBG_IN_21".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8752:4: Unknown port "DBG_IN_22".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8753:4: Unknown port "DBG_IN_23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8754:4: Unknown port "DBG_IN_24".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8755:4: Unknown port "DBG_IN_25".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8756:4: Unknown port "DBG_IN_26".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8757:4: Unknown port "DBG_IN_27".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8758:4: Unknown port "DBG_IN_28".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8759:4: Unknown port "DBG_IN_29".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8760:4: Unknown port "DBG_IN_30".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8761:4: Unknown port "DBG_IN_31".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8762:4: Unknown port "DLL_SCAN_CK_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8763:4: Unknown port "DLL_SCAN_CK_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8764:4: Unknown port "DLL_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8765:4: Unknown port "DLL_SCAN_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8766:4: Unknown port "DLL_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8767:4: Unknown port "DLL_SCAN_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8768:4: Unknown port "DLL_SCAN_MODE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8769:4: Unknown port "DLL_SCAN_MODE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8770:4: Unknown port "DLL_SCAN_RST_N_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8771:4: Unknown port "DLL_SCAN_RST_N_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8774:4: Unknown port "IO_SCAN_CK_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8775:4: Unknown port "IO_SCAN_CK_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8776:4: Unknown port "IO_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8777:4: Unknown port "IO_SCAN_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8778:4: Unknown port "IO_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8779:4: Unknown port "IO_SCAN_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8780:4: Unknown port "IO_SCAN_MODE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8781:4: Unknown port "IO_SCAN_MODE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8782:4: Unknown port "IO_SCAN_RST_N_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8783:4: Unknown port "IO_SCAN_RST_N_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8800:4: Unknown port "MC_SCAN_CK_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8801:4: Unknown port "MC_SCAN_CK_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8802:4: Unknown port "MC_SCAN_CK_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8803:4: Unknown port "MC_SCAN_CK_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8804:4: Unknown port "MC_SCAN_CK_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8805:4: Unknown port "MC_SCAN_CK_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8806:4: Unknown port "MC_SCAN_CK_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8807:4: Unknown port "MC_SCAN_CK_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8808:4: Unknown port "MC_SCAN_CK_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8809:4: Unknown port "MC_SCAN_CK_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8810:4: Unknown port "MC_SCAN_CK_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8811:4: Unknown port "MC_SCAN_CK_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8812:4: Unknown port "MC_SCAN_CK_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8813:4: Unknown port "MC_SCAN_CK_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8814:4: Unknown port "MC_SCAN_CK_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8815:4: Unknown port "MC_SCAN_CK_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8816:4: Unknown port "MC_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8817:4: Unknown port "MC_SCAN_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8818:4: Unknown port "MC_SCAN_ENABLE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8819:4: Unknown port "MC_SCAN_ENABLE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8820:4: Unknown port "MC_SCAN_ENABLE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8821:4: Unknown port "MC_SCAN_ENABLE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8822:4: Unknown port "MC_SCAN_ENABLE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8823:4: Unknown port "MC_SCAN_ENABLE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8824:4: Unknown port "MC_SCAN_ENABLE_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8825:4: Unknown port "MC_SCAN_ENABLE_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8826:4: Unknown port "MC_SCAN_ENABLE_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8827:4: Unknown port "MC_SCAN_ENABLE_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8828:4: Unknown port "MC_SCAN_ENABLE_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8829:4: Unknown port "MC_SCAN_ENABLE_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8830:4: Unknown port "MC_SCAN_ENABLE_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8831:4: Unknown port "MC_SCAN_ENABLE_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8832:4: Unknown port "MC_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8833:4: Unknown port "MC_SCAN_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8834:4: Unknown port "MC_SCAN_IN_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8835:4: Unknown port "MC_SCAN_IN_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8836:4: Unknown port "MC_SCAN_IN_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8837:4: Unknown port "MC_SCAN_IN_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8838:4: Unknown port "MC_SCAN_IN_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8839:4: Unknown port "MC_SCAN_IN_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8840:4: Unknown port "MC_SCAN_IN_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8841:4: Unknown port "MC_SCAN_IN_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8842:4: Unknown port "MC_SCAN_IN_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8843:4: Unknown port "MC_SCAN_IN_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8844:4: Unknown port "MC_SCAN_IN_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8845:4: Unknown port "MC_SCAN_IN_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8846:4: Unknown port "MC_SCAN_IN_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8847:4: Unknown port "MC_SCAN_IN_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8848:4: Unknown port "MC_SCAN_MODE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8849:4: Unknown port "MC_SCAN_MODE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8850:4: Unknown port "MC_SCAN_MODE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8851:4: Unknown port "MC_SCAN_MODE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8852:4: Unknown port "MC_SCAN_MODE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8853:4: Unknown port "MC_SCAN_MODE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8854:4: Unknown port "MC_SCAN_MODE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8855:4: Unknown port "MC_SCAN_MODE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8856:4: Unknown port "MC_SCAN_MODE_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8857:4: Unknown port "MC_SCAN_MODE_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8858:4: Unknown port "MC_SCAN_MODE_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8859:4: Unknown port "MC_SCAN_MODE_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8860:4: Unknown port "MC_SCAN_MODE_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8861:4: Unknown port "MC_SCAN_MODE_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8862:4: Unknown port "MC_SCAN_MODE_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8863:4: Unknown port "MC_SCAN_MODE_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8864:4: Unknown port "MC_SCAN_RST_N_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8865:4: Unknown port "MC_SCAN_RST_N_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8866:4: Unknown port "MC_SCAN_RST_N_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8867:4: Unknown port "MC_SCAN_RST_N_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8868:4: Unknown port "MC_SCAN_RST_N_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8869:4: Unknown port "MC_SCAN_RST_N_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8870:4: Unknown port "MC_SCAN_RST_N_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8871:4: Unknown port "MC_SCAN_RST_N_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8872:4: Unknown port "MC_SCAN_RST_N_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8873:4: Unknown port "MC_SCAN_RST_N_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8874:4: Unknown port "MC_SCAN_RST_N_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8875:4: Unknown port "MC_SCAN_RST_N_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8876:4: Unknown port "MC_SCAN_RST_N_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8877:4: Unknown port "MC_SCAN_RST_N_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8878:4: Unknown port "MC_SCAN_RST_N_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8879:4: Unknown port "MC_SCAN_RST_N_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8880:4: Unknown port "PHY_SCAN_CK_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8881:4: Unknown port "PHY_SCAN_CK_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8882:4: Unknown port "PHY_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8883:4: Unknown port "PHY_SCAN_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8884:4: Unknown port "PHY_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8885:4: Unknown port "PHY_SCAN_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8886:4: Unknown port "PHY_SCAN_MODE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8887:4: Unknown port "PHY_SCAN_MODE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8888:4: Unknown port "PHY_SCAN_RST_N_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8889:4: Unknown port "PHY_SCAN_RST_N_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8890:4: Unknown port "SW_SCAN_CK_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8891:4: Unknown port "SW_SCAN_CK_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8892:4: Unknown port "SW_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8893:4: Unknown port "SW_SCAN_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8894:4: Unknown port "SW_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8895:4: Unknown port "SW_SCAN_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8896:4: Unknown port "SW_SCAN_IN_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8897:4: Unknown port "SW_SCAN_IN_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8898:4: Unknown port "SW_SCAN_IN_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8899:4: Unknown port "SW_SCAN_IN_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8900:4: Unknown port "SW_SCAN_IN_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8901:4: Unknown port "SW_SCAN_IN_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8902:4: Unknown port "SW_SCAN_MODE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8903:4: Unknown port "SW_SCAN_MODE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8904:4: Unknown port "SW_SCAN_RST_N_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8905:4: Unknown port "SW_SCAN_RST_N_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_TWO_STACK_INTF.v:8906:4: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 633
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DIFFINBUF.v -l DIFFINBUF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FE.v -l FE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1792:2: Unknown port "CSSD_CLK_STOP_DONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1796:2: Unknown port "MBIST_COMPSTAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1797:2: Unknown port "MBIST_TDO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1803:2: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1815:2: Unknown port "XIL_UNCONN_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1817:2: Unknown port "CSSD_CLK_STOP_EVENT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1818:2: Unknown port "CSSD_RST_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1819:2: Unknown port "CTL_CSSD_EN_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1820:2: Unknown port "CTL_CSSD_MRKR_START_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1821:2: Unknown port "CTL_CSSD_MRKR_STOP_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1822:2: Unknown port "CTL_CSSD_ROOT_CLK_DIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1823:2: Unknown port "CTL_CSSD_ROOT_CLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1824:2: Unknown port "CTL_CSSD_SNGL_CHAIN_MD_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1825:2: Unknown port "CTL_CSSD_STOP_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1829:2: Unknown port "DFTRAM_BYPASS_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1830:2: Unknown port "MBIST_TCK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1831:2: Unknown port "MBIST_TDI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1832:2: Unknown port "MBIST_TMS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1833:2: Unknown port "MBIST_TRST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1839:2: Unknown port "SCANENABLE_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1840:2: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1841:2: Unknown port "SCANMODE_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1842:2: Unknown port "SCAN_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1868:2: Unknown port "TEST_MODE_PIN_CHAR_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1869:2: Unknown port "XIL_UNCONN_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1870:2: Unknown port "XIL_UNCONN_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/FE.v:1871:2: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 27
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ODELAYE2_FINEDELAY.v -l ODELAYE2_FINEDELAY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_IBUFDISABLE.v -l IBUFDS_IBUFDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PLLE4_BASE.v -l PLLE4_BASE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE4_BASE.v:117:9: Unknown port "DO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE4_BASE.v:118:9: Unknown port "DRDY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE4_BASE.v:122:9: Unknown port "DADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE4_BASE.v:123:9: Unknown port "DCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE4_BASE.v:124:9: Unknown port "DEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE4_BASE.v:125:9: Unknown port "DI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE4_BASE.v:126:9: Unknown port "DWE".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFGP.v -l BUFGP.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTYE3_COMMON.v -l GTYE3_COMMON.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:880:6: Unknown port "AEN_BGBS0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:881:6: Unknown port "AEN_BGBS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:882:6: Unknown port "AEN_MASTER0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:883:6: Unknown port "AEN_MASTER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:884:6: Unknown port "AEN_PD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:885:6: Unknown port "AEN_PD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:886:6: Unknown port "AEN_QPLL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:887:6: Unknown port "AEN_QPLL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:888:6: Unknown port "AEN_REFCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:889:6: Unknown port "AEN_REFCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:890:6: Unknown port "AEN_RESET0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:891:6: Unknown port "AEN_RESET1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:892:6: Unknown port "AEN_SDMDATA0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:893:6: Unknown port "AEN_SDMDATA1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:894:6: Unknown port "AEN_SDMRESET0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:895:6: Unknown port "AEN_SDMRESET1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:896:6: Unknown port "AEN_SDMWIDTH0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:897:6: Unknown port "AEN_SDMWIDTH1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:898:6: Unknown port "AQDMUXSEL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:899:6: Unknown port "AVCC_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:900:6: Unknown port "AVTT_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:901:6: Unknown port "A_BGMONITOREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:902:6: Unknown port "A_BGPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:903:6: Unknown port "A_GTREFCLKPD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:904:6: Unknown port "A_GTREFCLKPD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:905:6: Unknown port "A_QPLL0LOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:906:6: Unknown port "A_QPLL0PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:907:6: Unknown port "A_QPLL0RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:908:6: Unknown port "A_QPLL1LOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:909:6: Unknown port "A_QPLL1PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:910:6: Unknown port "A_QPLL1RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:911:6: Unknown port "A_SDM0DATA1_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:912:6: Unknown port "A_SDM0DATA1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:913:6: Unknown port "A_SDM1DATA1_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:914:6: Unknown port "A_SDM1DATA1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:915:6: Unknown port "A_SDMRESET0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:916:6: Unknown port "A_SDMRESET1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:917:6: Unknown port "BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:918:6: Unknown port "BIAS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:919:6: Unknown port "BIAS_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:920:6: Unknown port "BIAS_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:921:6: Unknown port "BIAS_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:922:6: Unknown port "BIAS_CFG_RSVD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:923:6: Unknown port "COMMON_AMUX_SEL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:924:6: Unknown port "COMMON_AMUX_SEL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:925:6: Unknown port "COMMON_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:926:6: Unknown port "COMMON_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:927:6: Unknown port "COMMON_INSTANTIATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:928:6: Unknown port "POR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:929:6: Unknown port "PPF0_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:930:6: Unknown port "PPF1_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:931:6: Unknown port "QPLL0CLKOUT_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:932:6: Unknown port "QPLL0_AMONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:933:6: Unknown port "QPLL0_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:934:6: Unknown port "QPLL0_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:935:6: Unknown port "QPLL0_CFG1_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:936:6: Unknown port "QPLL0_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:937:6: Unknown port "QPLL0_CFG2_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:938:6: Unknown port "QPLL0_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:939:6: Unknown port "QPLL0_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:940:6: Unknown port "QPLL0_CP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:941:6: Unknown port "QPLL0_CP_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:942:6: Unknown port "QPLL0_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:943:6: Unknown port "QPLL0_FBDIV_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:944:6: Unknown port "QPLL0_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:945:6: Unknown port "QPLL0_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:946:6: Unknown port "QPLL0_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:947:6: Unknown port "QPLL0_LOCK_CFG_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:948:6: Unknown port "QPLL0_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:949:6: Unknown port "QPLL0_LPF_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:950:6: Unknown port "QPLL0_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:951:6: Unknown port "QPLL0_SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:952:6: Unknown port "QPLL0_SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:953:6: Unknown port "QPLL0_SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:954:6: Unknown port "QPLL1CLKOUT_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:955:6: Unknown port "QPLL1_AMONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:956:6: Unknown port "QPLL1_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:957:6: Unknown port "QPLL1_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:958:6: Unknown port "QPLL1_CFG1_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:959:6: Unknown port "QPLL1_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:960:6: Unknown port "QPLL1_CFG2_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:961:6: Unknown port "QPLL1_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:962:6: Unknown port "QPLL1_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:963:6: Unknown port "QPLL1_CP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:964:6: Unknown port "QPLL1_CP_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:965:6: Unknown port "QPLL1_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:966:6: Unknown port "QPLL1_FBDIV_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:967:6: Unknown port "QPLL1_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:968:6: Unknown port "QPLL1_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:969:6: Unknown port "QPLL1_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:970:6: Unknown port "QPLL1_LOCK_CFG_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:971:6: Unknown port "QPLL1_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:972:6: Unknown port "QPLL1_LPF_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:973:6: Unknown port "QPLL1_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:974:6: Unknown port "QPLL1_SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:975:6: Unknown port "QPLL1_SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:976:6: Unknown port "QPLL1_SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:977:6: Unknown port "RCALSAP_TESTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:978:6: Unknown port "RCAL_APROBE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:979:6: Unknown port "REFCLK0_EN_DC_COUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:980:6: Unknown port "REFCLK0_VCM_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:981:6: Unknown port "REFCLK0_VCM_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:982:6: Unknown port "REFCLK1_EN_DC_COUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:983:6: Unknown port "REFCLK1_VCM_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:984:6: Unknown port "REFCLK1_VCM_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:985:6: Unknown port "RSVD_ATTR0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:986:6: Unknown port "RSVD_ATTR1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:987:6: Unknown port "RSVD_ATTR2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:988:6: Unknown port "RSVD_ATTR3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:989:6: Unknown port "RXRECCLKOUT0_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:990:6: Unknown port "RXRECCLKOUT1_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:991:6: Unknown port "SARC_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:992:6: Unknown port "SARC_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:993:6: Unknown port "SDM0INITSEED0_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:994:6: Unknown port "SDM0INITSEED0_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:995:6: Unknown port "SDM1INITSEED0_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:996:6: Unknown port "SDM1INITSEED0_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:997:6: Unknown port "VCCAUX_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:1002:6: Unknown port "PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:1019:6: Unknown port "SARCCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:1050:6: Unknown port "PMASCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:1051:6: Unknown port "PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:1052:6: Unknown port "PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:1053:6: Unknown port "QDPMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:1054:6: Unknown port "QDPMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:1072:6: Unknown port "RXRECCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE3_COMMON.v:1079:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 127
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ILKNE4.v -l ILKNE4.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1142:6: Unknown port "BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1143:6: Unknown port "CTL_CSSD_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1144:6: Unknown port "CTL_CSSD_MRKR_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1145:6: Unknown port "CTL_CSSD_ROOT_CLK_DIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1146:6: Unknown port "CTL_CSSD_ROOT_CLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1147:6: Unknown port "CTL_CSSD_SNGL_CHAIN_MD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1148:6: Unknown port "CTL_CSSD_STOP_COUNT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1149:6: Unknown port "CTL_CSSD_STOP_COUNT_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1150:6: Unknown port "CTL_CSSD_STOP_COUNT_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1151:6: Unknown port "CTL_RX_BURSTMAX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1152:6: Unknown port "CTL_RX_CHAN_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1153:6: Unknown port "CTL_RX_LAST_LANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1154:6: Unknown port "CTL_RX_MFRAMELEN_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1155:6: Unknown port "CTL_RX_PACKET_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1156:6: Unknown port "CTL_RX_RETRANS_MULT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1157:6: Unknown port "CTL_RX_RETRANS_RETRY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1158:6: Unknown port "CTL_RX_RETRANS_TIMER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1159:6: Unknown port "CTL_RX_RETRANS_TIMER2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1160:6: Unknown port "CTL_RX_RETRANS_WDOG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1161:6: Unknown port "CTL_RX_RETRANS_WRAP_TIMER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1162:6: Unknown port "CTL_TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1163:6: Unknown port "CTL_TX_BURSTMAX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1164:6: Unknown port "CTL_TX_BURSTSHORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1165:6: Unknown port "CTL_TX_CHAN_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1166:6: Unknown port "CTL_TX_DISABLE_SKIPWORD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1167:6: Unknown port "CTL_TX_FC_CALLEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1168:6: Unknown port "CTL_TX_LAST_LANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1169:6: Unknown port "CTL_TX_MFRAMELEN_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1170:6: Unknown port "CTL_TX_RETRANS_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1171:6: Unknown port "CTL_TX_RETRANS_MULT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1172:6: Unknown port "CTL_TX_RETRANS_RAM_BANKS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1173:6: Unknown port "MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1174:6: Unknown port "TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1175:6: Unknown port "CFG_RESET_CSSD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1176:6: Unknown port "CSSD_CLK_STOP_DONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1179:6: Unknown port "GRESTORE_CSSD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1180:6: Unknown port "GWE_CSSD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1228:6: Unknown port "SCAN_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1299:6: Unknown port "CSSD_CLK_STOP_EVENT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1300:6: Unknown port "CSSD_RESETN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1347:6: Unknown port "SCAN_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1348:6: Unknown port "SCAN_EN_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1349:6: Unknown port "SCAN_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1350:6: Unknown port "TEST_MODE_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1351:6: Unknown port "TEST_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKNE4.v:1403:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 46
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v CAPTUREE2.v -l CAPTUREE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PCIE_3_0.v -l PCIE_3_0.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v SYSMONE1.v -l SYSMONE1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTHE2_COMMON.v -l GTHE2_COMMON.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE2_COMMON.v:584:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IDDRE1.v -l IDDRE1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM64X1D.v -l RAM64X1D.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MUXF8.v -l MUXF8.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP_C_DATA.v -l DSP_C_DATA.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMD64E.v -l RAMD64E.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM32X1D.v -l RAM32X1D.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v STARTUPE3.v -l STARTUPE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v VCC.v -l VCC.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFR.v -l BUFR.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LUT6.v -l LUT6.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUFDSE3.v -l IOBUFDSE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUF_INTERMDISABLE.v -l IBUF_INTERMDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v AUTOBUF.v -l AUTOBUF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v HBM_SNGLBLI_INTF_AXI.v -l HBM_SNGLBLI_INTF_AXI.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IN_FIFO.v -l IN_FIFO.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:260:6: Unknown port "ALMOST_EMPTY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:261:6: Unknown port "ALMOST_FULL_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:262:6: Unknown port "ARRAY_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:263:6: Unknown port "SLOW_RD_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:264:6: Unknown port "SLOW_WR_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:265:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:266:6: Unknown port "SYNCHRONOUS_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:282:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:296:6: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:297:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:298:6: Unknown port "TESTMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:299:6: Unknown port "TESTREADDISB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:300:6: Unknown port "TESTWRITEDISB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/IN_FIFO.v:303:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 14
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ODELAYE2.v -l ODELAYE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP48E2.v -l DSP48E2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM128X1S.v -l RAM128X1S.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MMCME2_BASE.v -l MMCME2_BASE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:156:9: Unknown port "CLKFBSTOPPED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:157:9: Unknown port "CLKINSTOPPED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:169:9: Unknown port "DO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:170:9: Unknown port "DRDY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:172:9: Unknown port "PSDONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:175:9: Unknown port "CLKIN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:176:9: Unknown port "CLKINSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:177:9: Unknown port "DADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:178:9: Unknown port "DCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:179:9: Unknown port "DEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:180:9: Unknown port "DI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:181:9: Unknown port "DWE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:182:9: Unknown port "PSCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:183:9: Unknown port "PSEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME2_BASE.v:184:9: Unknown port "PSINCDEC".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 15
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v SRLC16E.v -l SRLC16E.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP_A_B_DATA.v -l DSP_A_B_DATA.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP_M_DATA.v -l DSP_M_DATA.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFTDS.v -l OBUFTDS.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FDRE.v -l FDRE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BSCANE2.v -l BSCANE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PLLE2_BASE.v -l PLLE2_BASE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE2_BASE.v:135:10: Unknown port "CLKIN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE2_BASE.v:142:10: Unknown port "DADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE2_BASE.v:143:10: Unknown port "DCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE2_BASE.v:144:10: Unknown port "DEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE2_BASE.v:145:10: Unknown port "DI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE2_BASE.v:146:10: Unknown port "DO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE2_BASE.v:147:10: Unknown port "DRDY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE2_BASE.v:148:10: Unknown port "DWE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PLLE2_BASE.v:150:10: Unknown port "CLKINSEL".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PULLUP.v -l PULLUP.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PLLE3_ADV.v -l PLLE3_ADV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTYE4_CHANNEL.v -l GTYE4_CHANNEL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3947:2: Unknown port "ACJTAG_DEBUG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3948:2: Unknown port "ACJTAG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3949:2: Unknown port "ACJTAG_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3950:2: Unknown port "ADAPT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3951:2: Unknown port "ADAPT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3952:2: Unknown port "ADAPT_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3953:2: Unknown port "AEN_CDRSTEPSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3954:2: Unknown port "AEN_CPLL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3955:2: Unknown port "AEN_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3956:2: Unknown port "AEN_MASTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3957:2: Unknown port "AEN_PD_AND_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3958:2: Unknown port "AEN_POLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3959:2: Unknown port "AEN_PRBS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3960:2: Unknown port "AEN_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3961:2: Unknown port "AEN_RXCDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3962:2: Unknown port "AEN_RXDFE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3963:2: Unknown port "AEN_RXDFELPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3964:2: Unknown port "AEN_RXOUTCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3965:2: Unknown port "AEN_RXPHDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3966:2: Unknown port "AEN_RXPLLCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3967:2: Unknown port "AEN_RXSYSCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3968:2: Unknown port "AEN_TXMUXDCD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3969:2: Unknown port "AEN_TXOUTCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3970:2: Unknown port "AEN_TXPHDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3971:2: Unknown port "AEN_TXPI_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3972:2: Unknown port "AEN_TXPLLCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3973:2: Unknown port "AEN_TXSYSCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3974:2: Unknown port "AEN_TX_DRIVE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3975:2: Unknown port "ALIGN_COMMA_DOUBLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3976:2: Unknown port "ALIGN_COMMA_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3977:2: Unknown port "ALIGN_COMMA_WORD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3978:2: Unknown port "ALIGN_MCOMMA_DET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3979:2: Unknown port "ALIGN_MCOMMA_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3980:2: Unknown port "ALIGN_PCOMMA_DET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3981:2: Unknown port "ALIGN_PCOMMA_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3982:2: Unknown port "AMONITOR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3983:2: Unknown port "A_CPLLLOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3984:2: Unknown port "A_CPLLPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3985:2: Unknown port "A_CPLLRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3986:2: Unknown port "A_EYESCANRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3987:2: Unknown port "A_GTRESETSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3988:2: Unknown port "A_GTRXRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3989:2: Unknown port "A_GTTXRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3990:2: Unknown port "A_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3991:2: Unknown port "A_RXAFECFOKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3992:2: Unknown port "A_RXBUFRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3993:2: Unknown port "A_RXCDRFREQRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3994:2: Unknown port "A_RXCDRHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3995:2: Unknown port "A_RXCDROVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3996:2: Unknown port "A_RXCDRRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3997:2: Unknown port "A_RXCKCALRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3998:2: Unknown port "A_RXDFEAGCHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:3999:2: Unknown port "A_RXDFEAGCOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4000:2: Unknown port "A_RXDFECFOKFCNUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4001:2: Unknown port "A_RXDFECFOKFEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4002:2: Unknown port "A_RXDFECFOKFPULSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4003:2: Unknown port "A_RXDFECFOKHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4004:2: Unknown port "A_RXDFECFOKOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4005:2: Unknown port "A_RXDFEKHHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4006:2: Unknown port "A_RXDFEKHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4007:2: Unknown port "A_RXDFELFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4008:2: Unknown port "A_RXDFELFOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4009:2: Unknown port "A_RXDFELPMRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4010:2: Unknown port "A_RXDFETAP10HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4011:2: Unknown port "A_RXDFETAP10OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4012:2: Unknown port "A_RXDFETAP11HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4013:2: Unknown port "A_RXDFETAP11OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4014:2: Unknown port "A_RXDFETAP12HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4015:2: Unknown port "A_RXDFETAP12OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4016:2: Unknown port "A_RXDFETAP13HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4017:2: Unknown port "A_RXDFETAP13OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4018:2: Unknown port "A_RXDFETAP14HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4019:2: Unknown port "A_RXDFETAP14OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4020:2: Unknown port "A_RXDFETAP15HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4021:2: Unknown port "A_RXDFETAP15OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4022:2: Unknown port "A_RXDFETAP2HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4023:2: Unknown port "A_RXDFETAP2OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4024:2: Unknown port "A_RXDFETAP3HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4025:2: Unknown port "A_RXDFETAP3OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4026:2: Unknown port "A_RXDFETAP4HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4027:2: Unknown port "A_RXDFETAP4OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4028:2: Unknown port "A_RXDFETAP5HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4029:2: Unknown port "A_RXDFETAP5OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4030:2: Unknown port "A_RXDFETAP6HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4031:2: Unknown port "A_RXDFETAP6OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4032:2: Unknown port "A_RXDFETAP7HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4033:2: Unknown port "A_RXDFETAP7OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4034:2: Unknown port "A_RXDFETAP8HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4035:2: Unknown port "A_RXDFETAP8OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4036:2: Unknown port "A_RXDFETAP9HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4037:2: Unknown port "A_RXDFETAP9OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4038:2: Unknown port "A_RXDFEUTHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4039:2: Unknown port "A_RXDFEUTOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4040:2: Unknown port "A_RXDFEVPHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4041:2: Unknown port "A_RXDFEVPOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4042:2: Unknown port "A_RXDFEXYDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4043:2: Unknown port "A_RXDLYBYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4044:2: Unknown port "A_RXDLYEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4045:2: Unknown port "A_RXDLYOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4046:2: Unknown port "A_RXDLYSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4047:2: Unknown port "A_RXLPMEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4048:2: Unknown port "A_RXLPMGCHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4049:2: Unknown port "A_RXLPMGCOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4050:2: Unknown port "A_RXLPMHFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4051:2: Unknown port "A_RXLPMHFOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4052:2: Unknown port "A_RXLPMLFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4053:2: Unknown port "A_RXLPMLFKLOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4054:2: Unknown port "A_RXLPMOSHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4055:2: Unknown port "A_RXLPMOSOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4056:2: Unknown port "A_RXMONITORSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4057:2: Unknown port "A_RXOOBRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4058:2: Unknown port "A_RXOSCALRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4059:2: Unknown port "A_RXOSHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4060:2: Unknown port "A_RXOSOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4061:2: Unknown port "A_RXOUTCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4062:2: Unknown port "A_RXPCSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4063:2: Unknown port "A_RXPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4064:2: Unknown port "A_RXPHALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4065:2: Unknown port "A_RXPHALIGNEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4066:2: Unknown port "A_RXPHDLYPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4067:2: Unknown port "A_RXPHDLYRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4068:2: Unknown port "A_RXPLLCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4069:2: Unknown port "A_RXPMARESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4070:2: Unknown port "A_RXPOLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4071:2: Unknown port "A_RXPRBSCNTRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4072:2: Unknown port "A_RXPRBSSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4073:2: Unknown port "A_RXPROGDIVRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4074:2: Unknown port "A_RXSYSCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4075:2: Unknown port "A_RXTERMINATION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4076:2: Unknown port "A_TXBUFDIFFCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4077:2: Unknown port "A_TXDCCRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4078:2: Unknown port "A_TXDEEMPH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4079:2: Unknown port "A_TXDIFFCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4080:2: Unknown port "A_TXDLYBYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4081:2: Unknown port "A_TXDLYEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4082:2: Unknown port "A_TXDLYOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4083:2: Unknown port "A_TXDLYSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4084:2: Unknown port "A_TXELECIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4085:2: Unknown port "A_TXINHIBIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4086:2: Unknown port "A_TXMAINCURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4087:2: Unknown port "A_TXMARGIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4088:2: Unknown port "A_TXMUXDCDEXHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4089:2: Unknown port "A_TXMUXDCDORWREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4090:2: Unknown port "A_TXOUTCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4091:2: Unknown port "A_TXPCSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4092:2: Unknown port "A_TXPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4093:2: Unknown port "A_TXPHALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4094:2: Unknown port "A_TXPHALIGNEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4095:2: Unknown port "A_TXPHDLYPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4096:2: Unknown port "A_TXPHDLYRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4097:2: Unknown port "A_TXPHINIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4098:2: Unknown port "A_TXPHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4099:2: Unknown port "A_TXPIPPMOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4100:2: Unknown port "A_TXPIPPMPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4101:2: Unknown port "A_TXPIPPMSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4102:2: Unknown port "A_TXPLLCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4103:2: Unknown port "A_TXPMARESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4104:2: Unknown port "A_TXPOLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4105:2: Unknown port "A_TXPOSTCURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4106:2: Unknown port "A_TXPRBSFORCEERR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4107:2: Unknown port "A_TXPRBSSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4108:2: Unknown port "A_TXPRECURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4109:2: Unknown port "A_TXPROGDIVRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4110:2: Unknown port "A_TXRESETSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4111:2: Unknown port "A_TXSWING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4112:2: Unknown port "A_TXSYSCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4113:2: Unknown port "BSR_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4114:2: Unknown port "CBCC_DATA_SOURCE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4115:2: Unknown port "CDR_SWAP_MODE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4116:2: Unknown port "CFOK_PWRSVE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4117:2: Unknown port "CHAN_BOND_KEEP_ALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4118:2: Unknown port "CHAN_BOND_MAX_SKEW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4119:2: Unknown port "CHAN_BOND_SEQ_1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4120:2: Unknown port "CHAN_BOND_SEQ_1_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4121:2: Unknown port "CHAN_BOND_SEQ_1_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4122:2: Unknown port "CHAN_BOND_SEQ_1_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4123:2: Unknown port "CHAN_BOND_SEQ_1_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4124:2: Unknown port "CHAN_BOND_SEQ_2_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4125:2: Unknown port "CHAN_BOND_SEQ_2_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4126:2: Unknown port "CHAN_BOND_SEQ_2_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4127:2: Unknown port "CHAN_BOND_SEQ_2_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4128:2: Unknown port "CHAN_BOND_SEQ_2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4129:2: Unknown port "CHAN_BOND_SEQ_2_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4130:2: Unknown port "CHAN_BOND_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4131:2: Unknown port "CH_HSPMUX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4132:2: Unknown port "CKCAL1_CFG_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4133:2: Unknown port "CKCAL1_CFG_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4134:2: Unknown port "CKCAL1_CFG_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4135:2: Unknown port "CKCAL1_CFG_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4136:2: Unknown port "CKCAL2_CFG_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4137:2: Unknown port "CKCAL2_CFG_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4138:2: Unknown port "CKCAL2_CFG_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4139:2: Unknown port "CKCAL2_CFG_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4140:2: Unknown port "CKCAL2_CFG_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4141:2: Unknown port "CLK_CORRECT_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4142:2: Unknown port "CLK_COR_KEEP_IDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4143:2: Unknown port "CLK_COR_MAX_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4144:2: Unknown port "CLK_COR_MIN_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4145:2: Unknown port "CLK_COR_PRECEDENCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4146:2: Unknown port "CLK_COR_REPEAT_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4147:2: Unknown port "CLK_COR_SEQ_1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4148:2: Unknown port "CLK_COR_SEQ_1_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4149:2: Unknown port "CLK_COR_SEQ_1_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4150:2: Unknown port "CLK_COR_SEQ_1_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4151:2: Unknown port "CLK_COR_SEQ_1_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4152:2: Unknown port "CLK_COR_SEQ_2_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4153:2: Unknown port "CLK_COR_SEQ_2_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4154:2: Unknown port "CLK_COR_SEQ_2_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4155:2: Unknown port "CLK_COR_SEQ_2_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4156:2: Unknown port "CLK_COR_SEQ_2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4157:2: Unknown port "CLK_COR_SEQ_2_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4158:2: Unknown port "CLK_COR_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4159:2: Unknown port "CPLL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4160:2: Unknown port "CPLL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4161:2: Unknown port "CPLL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4162:2: Unknown port "CPLL_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4163:2: Unknown port "CPLL_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4164:2: Unknown port "CPLL_FBDIV_45".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4165:2: Unknown port "CPLL_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4166:2: Unknown port "CPLL_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4167:2: Unknown port "CPLL_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4168:2: Unknown port "CSSD_CLK_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4169:2: Unknown port "CSSD_CLK_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4170:2: Unknown port "CSSD_REG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4171:2: Unknown port "CSSD_REG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4172:2: Unknown port "CSSD_REG10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4173:2: Unknown port "CSSD_REG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4174:2: Unknown port "CSSD_REG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4175:2: Unknown port "CSSD_REG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4176:2: Unknown port "CSSD_REG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4177:2: Unknown port "CSSD_REG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4178:2: Unknown port "CSSD_REG7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4179:2: Unknown port "CSSD_REG8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4180:2: Unknown port "CSSD_REG9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4181:2: Unknown port "CTLE3_OCAP_EXT_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4182:2: Unknown port "CTLE3_OCAP_EXT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4183:2: Unknown port "DDI_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4184:2: Unknown port "DDI_REALIGN_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4185:2: Unknown port "DEC_MCOMMA_DETECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4186:2: Unknown port "DEC_PCOMMA_DETECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4187:2: Unknown port "DEC_VALID_COMMA_ONLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4188:2: Unknown port "DELAY_ELEC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4189:2: Unknown port "DMONITOR_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4190:2: Unknown port "DMONITOR_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4191:2: Unknown port "ES_CLK_PHASE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4192:2: Unknown port "ES_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4193:2: Unknown port "ES_ERRDET_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4194:2: Unknown port "ES_EYE_SCAN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4195:2: Unknown port "ES_HORZ_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4196:2: Unknown port "ES_PRESCALE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4197:2: Unknown port "ES_QUALIFIER0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4198:2: Unknown port "ES_QUALIFIER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4199:2: Unknown port "ES_QUALIFIER2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4200:2: Unknown port "ES_QUALIFIER3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4201:2: Unknown port "ES_QUALIFIER4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4202:2: Unknown port "ES_QUALIFIER5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4203:2: Unknown port "ES_QUALIFIER6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4204:2: Unknown port "ES_QUALIFIER7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4205:2: Unknown port "ES_QUALIFIER8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4206:2: Unknown port "ES_QUALIFIER9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4207:2: Unknown port "ES_QUAL_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4208:2: Unknown port "ES_QUAL_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4209:2: Unknown port "ES_QUAL_MASK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4210:2: Unknown port "ES_QUAL_MASK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4211:2: Unknown port "ES_QUAL_MASK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4212:2: Unknown port "ES_QUAL_MASK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4213:2: Unknown port "ES_QUAL_MASK6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4214:2: Unknown port "ES_QUAL_MASK7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4215:2: Unknown port "ES_QUAL_MASK8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4216:2: Unknown port "ES_QUAL_MASK9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4217:2: Unknown port "ES_SDATA_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4218:2: Unknown port "ES_SDATA_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4219:2: Unknown port "ES_SDATA_MASK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4220:2: Unknown port "ES_SDATA_MASK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4221:2: Unknown port "ES_SDATA_MASK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4222:2: Unknown port "ES_SDATA_MASK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4223:2: Unknown port "ES_SDATA_MASK6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4224:2: Unknown port "ES_SDATA_MASK7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4225:2: Unknown port "ES_SDATA_MASK8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4226:2: Unknown port "ES_SDATA_MASK9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4227:2: Unknown port "EYESCAN_VP_RANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4228:2: Unknown port "EYE_SCAN_SWAP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4229:2: Unknown port "FTS_DESKEW_SEQ_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4230:2: Unknown port "FTS_LANE_DESKEW_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4231:2: Unknown port "FTS_LANE_DESKEW_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4232:2: Unknown port "GEARBOX_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4233:2: Unknown port "GEN_RXUSRCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4234:2: Unknown port "GEN_TXUSRCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4235:2: Unknown port "GT_INSTANTIATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4236:2: Unknown port "INT_MASK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4237:2: Unknown port "INT_MASK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4238:2: Unknown port "ISCAN_CK_PH_SEL2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4239:2: Unknown port "LOCAL_MASTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4240:2: Unknown port "LPBK_BIAS_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4241:2: Unknown port "LPBK_EN_RCAL_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4242:2: Unknown port "LPBK_EXT_RCAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4243:2: Unknown port "LPBK_IND_CTRL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4244:2: Unknown port "LPBK_IND_CTRL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4245:2: Unknown port "LPBK_IND_CTRL2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4246:2: Unknown port "LPBK_RG_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4247:2: Unknown port "OOBDIVCTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4248:2: Unknown port "OOB_PWRUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4249:2: Unknown port "PCI3_AUTO_REALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4250:2: Unknown port "PCI3_PIPE_RX_ELECIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4251:2: Unknown port "PCI3_RX_ASYNC_EBUF_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4252:2: Unknown port "PCI3_RX_ELECIDLE_EI2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4253:2: Unknown port "PCI3_RX_ELECIDLE_H2L_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4254:2: Unknown port "PCI3_RX_ELECIDLE_H2L_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4255:2: Unknown port "PCI3_RX_ELECIDLE_HI_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4256:2: Unknown port "PCI3_RX_ELECIDLE_LP4_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4257:2: Unknown port "PCI3_RX_FIFO_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4258:2: Unknown port "PCIE3_CLK_COR_EMPTY_THRSH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4259:2: Unknown port "PCIE3_CLK_COR_FULL_THRSH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4260:2: Unknown port "PCIE3_CLK_COR_MAX_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4261:2: Unknown port "PCIE3_CLK_COR_MIN_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4262:2: Unknown port "PCIE3_CLK_COR_THRSH_TIMER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4263:2: Unknown port "PCIE_64B_DYN_CLKSW_DIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4264:2: Unknown port "PCIE_BUFG_DIV_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4265:2: Unknown port "PCIE_GEN4_64BIT_INT_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4266:2: Unknown port "PCIE_PLL_SEL_MODE_GEN12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4267:2: Unknown port "PCIE_PLL_SEL_MODE_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4268:2: Unknown port "PCIE_PLL_SEL_MODE_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4269:2: Unknown port "PCIE_RXPCS_CFG_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4270:2: Unknown port "PCIE_RXPMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4271:2: Unknown port "PCIE_TXPCS_CFG_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4272:2: Unknown port "PCIE_TXPMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4273:2: Unknown port "PCS_PCIE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4274:2: Unknown port "PCS_RSVD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4275:2: Unknown port "PD_TRANS_TIME_FROM_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4276:2: Unknown port "PD_TRANS_TIME_NONE_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4277:2: Unknown port "PD_TRANS_TIME_TO_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4278:2: Unknown port "PREIQ_FREQ_BST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4279:2: Unknown port "RATE_SW_USE_DRP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4280:2: Unknown port "RCLK_SIPO_DLY_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4281:2: Unknown port "RCLK_SIPO_INV_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4282:2: Unknown port "RTX_BUF_CML_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4283:2: Unknown port "RTX_BUF_TERM_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4284:2: Unknown port "RXBUFRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4285:2: Unknown port "RXBUF_ADDR_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4286:2: Unknown port "RXBUF_EIDLE_HI_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4287:2: Unknown port "RXBUF_EIDLE_LO_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4288:2: Unknown port "RXBUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4289:2: Unknown port "RXBUF_RESET_ON_CB_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4290:2: Unknown port "RXBUF_RESET_ON_COMMAALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4291:2: Unknown port "RXBUF_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4292:2: Unknown port "RXBUF_RESET_ON_RATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4293:2: Unknown port "RXBUF_THRESH_OVFLW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4294:2: Unknown port "RXBUF_THRESH_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4295:2: Unknown port "RXBUF_THRESH_UNDFLW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4296:2: Unknown port "RXCDRFREQRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4297:2: Unknown port "RXCDRPHRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4298:2: Unknown port "RXCDR_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4299:2: Unknown port "RXCDR_CFG0_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4300:2: Unknown port "RXCDR_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4301:2: Unknown port "RXCDR_CFG1_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4302:2: Unknown port "RXCDR_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4303:2: Unknown port "RXCDR_CFG2_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4304:2: Unknown port "RXCDR_CFG2_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4305:2: Unknown port "RXCDR_CFG2_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4306:2: Unknown port "RXCDR_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4307:2: Unknown port "RXCDR_CFG3_GEN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4308:2: Unknown port "RXCDR_CFG3_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4309:2: Unknown port "RXCDR_CFG3_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4310:2: Unknown port "RXCDR_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4311:2: Unknown port "RXCDR_CFG4_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4312:2: Unknown port "RXCDR_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4313:2: Unknown port "RXCDR_CFG5_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4314:2: Unknown port "RXCDR_FR_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4315:2: Unknown port "RXCDR_HOLD_DURING_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4316:2: Unknown port "RXCDR_LOCK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4317:2: Unknown port "RXCDR_LOCK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4318:2: Unknown port "RXCDR_LOCK_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4319:2: Unknown port "RXCDR_LOCK_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4320:2: Unknown port "RXCDR_LOCK_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4321:2: Unknown port "RXCDR_PH_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4322:2: Unknown port "RXCFOK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4323:2: Unknown port "RXCFOK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4324:2: Unknown port "RXCFOK_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4325:2: Unknown port "RXCKCAL1_IQ_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4326:2: Unknown port "RXCKCAL1_I_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4327:2: Unknown port "RXCKCAL1_Q_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4328:2: Unknown port "RXCKCAL2_DX_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4329:2: Unknown port "RXCKCAL2_D_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4330:2: Unknown port "RXCKCAL2_S_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4331:2: Unknown port "RXCKCAL2_X_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4332:2: Unknown port "RXDFELPMRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4333:2: Unknown port "RXDFELPM_KL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4334:2: Unknown port "RXDFELPM_KL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4335:2: Unknown port "RXDFELPM_KL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4336:2: Unknown port "RXDFE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4337:2: Unknown port "RXDFE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4338:2: Unknown port "RXDFE_GC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4339:2: Unknown port "RXDFE_GC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4340:2: Unknown port "RXDFE_GC_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4341:2: Unknown port "RXDFE_H2_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4342:2: Unknown port "RXDFE_H2_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4343:2: Unknown port "RXDFE_H3_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4344:2: Unknown port "RXDFE_H3_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4345:2: Unknown port "RXDFE_H4_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4346:2: Unknown port "RXDFE_H4_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4347:2: Unknown port "RXDFE_H5_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4348:2: Unknown port "RXDFE_H5_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4349:2: Unknown port "RXDFE_H6_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4350:2: Unknown port "RXDFE_H6_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4351:2: Unknown port "RXDFE_H7_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4352:2: Unknown port "RXDFE_H7_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4353:2: Unknown port "RXDFE_H8_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4354:2: Unknown port "RXDFE_H8_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4355:2: Unknown port "RXDFE_H9_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4356:2: Unknown port "RXDFE_H9_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4357:2: Unknown port "RXDFE_HA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4358:2: Unknown port "RXDFE_HA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4359:2: Unknown port "RXDFE_HB_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4360:2: Unknown port "RXDFE_HB_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4361:2: Unknown port "RXDFE_HC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4362:2: Unknown port "RXDFE_HC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4363:2: Unknown port "RXDFE_HD_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4364:2: Unknown port "RXDFE_HD_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4365:2: Unknown port "RXDFE_HE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4366:2: Unknown port "RXDFE_HE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4367:2: Unknown port "RXDFE_HF_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4368:2: Unknown port "RXDFE_HF_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4369:2: Unknown port "RXDFE_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4370:2: Unknown port "RXDFE_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4371:2: Unknown port "RXDFE_KH_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4372:2: Unknown port "RXDFE_KH_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4373:2: Unknown port "RXDFE_OS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4374:2: Unknown port "RXDFE_OS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4375:2: Unknown port "RXDFE_UT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4376:2: Unknown port "RXDFE_UT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4377:2: Unknown port "RXDFE_UT_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4378:2: Unknown port "RXDFE_VP_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4379:2: Unknown port "RXDFE_VP_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4380:2: Unknown port "RXDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4381:2: Unknown port "RXDLY_LCFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4382:2: Unknown port "RXELECIDLE_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4383:2: Unknown port "RXGBOX_FIFO_INIT_RD_ADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4384:2: Unknown port "RXGEARBOX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4385:2: Unknown port "RXISCANRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4386:2: Unknown port "RXLPM_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4387:2: Unknown port "RXLPM_GC_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4388:2: Unknown port "RXLPM_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4389:2: Unknown port "RXLPM_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4390:2: Unknown port "RXLPM_OS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4391:2: Unknown port "RXLPM_OS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4392:2: Unknown port "RXOOB_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4393:2: Unknown port "RXOOB_CLK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4394:2: Unknown port "RXOSCALRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4395:2: Unknown port "RXOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4396:2: Unknown port "RXPCSRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4397:2: Unknown port "RXPHBEACON_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4398:2: Unknown port "RXPHDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4399:2: Unknown port "RXPHSAMP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4400:2: Unknown port "RXPHSLIP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4401:2: Unknown port "RXPH_MONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4402:2: Unknown port "RXPI_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4403:2: Unknown port "RXPI_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4404:2: Unknown port "RXPMACLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4405:2: Unknown port "RXPMARESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4406:2: Unknown port "RXPRBS_ERR_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4407:2: Unknown port "RXPRBS_LINKACQ_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4408:2: Unknown port "RXREFCLKDIV2_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4409:2: Unknown port "RXSLIDE_AUTO_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4410:2: Unknown port "RXSLIDE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4411:2: Unknown port "RXSYNC_MULTILANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4412:2: Unknown port "RXSYNC_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4413:2: Unknown port "RXSYNC_SKIP_DA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4414:2: Unknown port "RX_AFE_CM_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4415:2: Unknown port "RX_BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4416:2: Unknown port "RX_BUFFER_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4417:2: Unknown port "RX_CAPFF_SARC_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4418:2: Unknown port "RX_CLK25_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4419:2: Unknown port "RX_CLKMUX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4420:2: Unknown port "RX_CLK_SLIP_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4421:2: Unknown port "RX_CM_BUF_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4422:2: Unknown port "RX_CM_BUF_PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4423:2: Unknown port "RX_CM_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4424:2: Unknown port "RX_CM_TRIM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4425:2: Unknown port "RX_CTLE_PWR_SAVING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4426:2: Unknown port "RX_CTLE_RES_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4427:2: Unknown port "RX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4428:2: Unknown port "RX_DDI_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4429:2: Unknown port "RX_DEFER_RESET_BUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4430:2: Unknown port "RX_DEGEN_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4431:2: Unknown port "RX_DFECFOKFCDAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4432:2: Unknown port "RX_DFELPM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4433:2: Unknown port "RX_DFELPM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4434:2: Unknown port "RX_DFELPM_KLKH_AGC_STUP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4435:2: Unknown port "RX_DFE_AGC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4436:2: Unknown port "RX_DFE_KL_LPM_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4437:2: Unknown port "RX_DFE_KL_LPM_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4438:2: Unknown port "RX_DFE_KL_LPM_KL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4439:2: Unknown port "RX_DFE_KL_LPM_KL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4440:2: Unknown port "RX_DFE_LPM_HOLD_DURING_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4441:2: Unknown port "RX_DISPERR_SEQ_MATCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4442:2: Unknown port "RX_DIVRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4443:2: Unknown port "RX_EN_CTLE_RCAL_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4444:2: Unknown port "RX_EN_SUM_RCAL_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4445:2: Unknown port "RX_EYESCAN_VS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4446:2: Unknown port "RX_EYESCAN_VS_NEG_DIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4447:2: Unknown port "RX_EYESCAN_VS_RANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4448:2: Unknown port "RX_EYESCAN_VS_UT_SIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4449:2: Unknown port "RX_FABINT_USRCLK_FLOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4450:2: Unknown port "RX_I2V_FILTER_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4451:2: Unknown port "RX_INT_DATAWIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4452:2: Unknown port "RX_PMA_POWER_SAVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4453:2: Unknown port "RX_PMA_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4454:2: Unknown port "RX_PROGDIV_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4455:2: Unknown port "RX_PROGDIV_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4456:2: Unknown port "RX_RESLOAD_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4457:2: Unknown port "RX_RESLOAD_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4458:2: Unknown port "RX_SAMPLE_PERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4459:2: Unknown port "RX_SIG_VALID_DLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4460:2: Unknown port "RX_SUM_DEGEN_AVTT_OVERITE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4461:2: Unknown port "RX_SUM_DFETAPREP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4462:2: Unknown port "RX_SUM_IREF_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4463:2: Unknown port "RX_SUM_PWR_SAVING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4464:2: Unknown port "RX_SUM_RES_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4465:2: Unknown port "RX_SUM_VCMTUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4466:2: Unknown port "RX_SUM_VCM_BIAS_TUNE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4467:2: Unknown port "RX_SUM_VCM_OVWR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4468:2: Unknown port "RX_SUM_VREF_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4469:2: Unknown port "RX_TUNE_AFE_OS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4470:2: Unknown port "RX_VREG_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4471:2: Unknown port "RX_VREG_PDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4472:2: Unknown port "RX_VREG_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4473:2: Unknown port "RX_WIDEMODE_CDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4474:2: Unknown port "RX_WIDEMODE_CDR_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4475:2: Unknown port "RX_WIDEMODE_CDR_GEN4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4476:2: Unknown port "RX_XCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4477:2: Unknown port "RX_XMODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4478:2: Unknown port "SAMPLE_CLK_PHASE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4479:2: Unknown port "SAS_12G_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4480:2: Unknown port "SATA_BURST_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4481:2: Unknown port "SATA_BURST_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4482:2: Unknown port "SATA_CPLL_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4483:2: Unknown port "SATA_EIDLE_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4484:2: Unknown port "SHOW_REALIGN_COMMA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4485:2: Unknown port "SIM_DEVICE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4486:2: Unknown port "SIM_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4487:2: Unknown port "SIM_RECEIVER_DETECT_PASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4488:2: Unknown port "SIM_RESET_SPEEDUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4489:2: Unknown port "SIM_TX_EIDLE_DRIVE_LEVEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4490:2: Unknown port "SRSTMODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4491:2: Unknown port "TAPDLY_SET_TX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4492:2: Unknown port "TERM_RCAL_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4493:2: Unknown port "TERM_RCAL_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4494:2: Unknown port "TRANS_TIME_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4495:2: Unknown port "TST_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4496:2: Unknown port "TST_RSV1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4497:2: Unknown port "TXBUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4498:2: Unknown port "TXBUF_RESET_ON_RATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4499:2: Unknown port "TXDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4500:2: Unknown port "TXDLY_LCFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4501:2: Unknown port "TXDRV_FREQBAND".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4502:2: Unknown port "TXFE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4503:2: Unknown port "TXFE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4504:2: Unknown port "TXFE_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4505:2: Unknown port "TXFE_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4506:2: Unknown port "TXFIFO_ADDR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4507:2: Unknown port "TXGBOX_FIFO_INIT_RD_ADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4508:2: Unknown port "TXGEARBOX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4509:2: Unknown port "TXOUTCLKPCS_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4510:2: Unknown port "TXOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4511:2: Unknown port "TXPCSRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4512:2: Unknown port "TXPHDLY_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4513:2: Unknown port "TXPHDLY_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4514:2: Unknown port "TXPH_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4515:2: Unknown port "TXPH_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4516:2: Unknown port "TXPH_MONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4517:2: Unknown port "TXPI_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4518:2: Unknown port "TXPI_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4519:2: Unknown port "TXPI_GRAY_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4520:2: Unknown port "TXPI_INVSTROBE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4521:2: Unknown port "TXPI_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4522:2: Unknown port "TXPI_PPM_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4523:2: Unknown port "TXPI_SYNFREQ_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4524:2: Unknown port "TXPMARESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4525:2: Unknown port "TXREFCLKDIV2_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4526:2: Unknown port "TXSWBST_BST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4527:2: Unknown port "TXSWBST_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4528:2: Unknown port "TXSWBST_MAG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4529:2: Unknown port "TXSYNC_MULTILANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4530:2: Unknown port "TXSYNC_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4531:2: Unknown port "TXSYNC_SKIP_DA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4532:2: Unknown port "TX_CLK25_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4533:2: Unknown port "TX_CLKMUX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4534:2: Unknown port "TX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4535:2: Unknown port "TX_DCC_LOOP_RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4536:2: Unknown port "TX_DEEMPH0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4537:2: Unknown port "TX_DEEMPH1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4538:2: Unknown port "TX_DEEMPH2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4539:2: Unknown port "TX_DEEMPH3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4540:2: Unknown port "TX_DIVRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4541:2: Unknown port "TX_DRIVE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4542:2: Unknown port "TX_EIDLE_ASSERT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4543:2: Unknown port "TX_EIDLE_DEASSERT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4544:2: Unknown port "TX_FABINT_USRCLK_FLOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4545:2: Unknown port "TX_FIFO_BYP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4546:2: Unknown port "TX_IDLE_DATA_ZERO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4547:2: Unknown port "TX_INT_DATAWIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4548:2: Unknown port "TX_LOOPBACK_DRIVE_HIZ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4549:2: Unknown port "TX_MAINCURSOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4550:2: Unknown port "TX_MARGIN_FULL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4551:2: Unknown port "TX_MARGIN_FULL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4552:2: Unknown port "TX_MARGIN_FULL_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4553:2: Unknown port "TX_MARGIN_FULL_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4554:2: Unknown port "TX_MARGIN_FULL_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4555:2: Unknown port "TX_MARGIN_LOW_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4556:2: Unknown port "TX_MARGIN_LOW_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4557:2: Unknown port "TX_MARGIN_LOW_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4558:2: Unknown port "TX_MARGIN_LOW_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4559:2: Unknown port "TX_MARGIN_LOW_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4560:2: Unknown port "TX_PHICAL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4561:2: Unknown port "TX_PHICAL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4562:2: Unknown port "TX_PI_BIASSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4563:2: Unknown port "TX_PMADATA_OPT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4564:2: Unknown port "TX_PMA_POWER_SAVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4565:2: Unknown port "TX_PMA_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4566:2: Unknown port "TX_PMA_RSV1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4567:2: Unknown port "TX_PROGCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4568:2: Unknown port "TX_PROGDIV_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4569:2: Unknown port "TX_PROGDIV_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4570:2: Unknown port "TX_RXDETECT_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4571:2: Unknown port "TX_RXDETECT_REF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4572:2: Unknown port "TX_SAMPLE_PERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4573:2: Unknown port "TX_SW_MEAS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4574:2: Unknown port "TX_USERPATTERN_DATA0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4575:2: Unknown port "TX_USERPATTERN_DATA1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4576:2: Unknown port "TX_USERPATTERN_DATA2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4577:2: Unknown port "TX_USERPATTERN_DATA3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4578:2: Unknown port "TX_USERPATTERN_DATA4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4579:2: Unknown port "TX_USERPATTERN_DATA5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4580:2: Unknown port "TX_USERPATTERN_DATA6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4581:2: Unknown port "TX_USERPATTERN_DATA7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4582:2: Unknown port "TX_VREG_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4583:2: Unknown port "TX_VREG_PDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4584:2: Unknown port "TX_VREG_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4585:2: Unknown port "TX_XCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4586:2: Unknown port "USB_BOTH_BURST_IDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4587:2: Unknown port "USB_BURSTMAX_U3WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4588:2: Unknown port "USB_BURSTMIN_U3WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4589:2: Unknown port "USB_CLK_COR_EQ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4590:2: Unknown port "USB_EXT_CNTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4591:2: Unknown port "USB_IDLEMAX_POLLING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4592:2: Unknown port "USB_IDLEMIN_POLLING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4593:2: Unknown port "USB_LFPSPING_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4594:2: Unknown port "USB_LFPSPOLLING_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4595:2: Unknown port "USB_LFPSPOLLING_IDLE_MS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4596:2: Unknown port "USB_LFPSU1EXIT_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4597:2: Unknown port "USB_LFPSU2LPEXIT_BURST_MS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4598:2: Unknown port "USB_LFPSU3WAKE_BURST_MS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4599:2: Unknown port "USB_LFPS_TPERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4600:2: Unknown port "USB_LFPS_TPERIOD_ACCURATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4601:2: Unknown port "USB_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4602:2: Unknown port "USB_PCIE_ERR_REP_DIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4603:2: Unknown port "USB_PING_SATA_MAX_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4604:2: Unknown port "USB_PING_SATA_MIN_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4605:2: Unknown port "USB_POLL_SATA_MAX_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4606:2: Unknown port "USB_POLL_SATA_MIN_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4607:2: Unknown port "USB_RAW_ELEC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4608:2: Unknown port "USB_RXIDLE_P0_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4609:2: Unknown port "USB_TXIDLE_TUNE_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4610:2: Unknown port "USB_U1_SATA_MAX_WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4611:2: Unknown port "USB_U1_SATA_MIN_WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4612:2: Unknown port "USB_U2_SAS_MAX_COM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4613:2: Unknown port "USB_U2_SAS_MIN_COM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4614:2: Unknown port "USE_PCS_CLK_PHASE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4615:2: Unknown port "Y_ALL_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4624:2: Unknown port "CSSDSTOPCLKDONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4645:2: Unknown port "PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4703:2: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4719:2: Unknown port "BSR_SERIAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4732:2: Unknown port "CSSDRSTB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4733:2: Unknown port "CSSDSTOPCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4766:2: Unknown port "PMASCANCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4767:2: Unknown port "PMASCANCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4768:2: Unknown port "PMASCANCLK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4769:2: Unknown port "PMASCANCLK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4770:2: Unknown port "PMASCANCLK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4771:2: Unknown port "PMASCANCLK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4772:2: Unknown port "PMASCANCLK6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4773:2: Unknown port "PMASCANCLK7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4774:2: Unknown port "PMASCANCLK8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4775:2: Unknown port "PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4776:2: Unknown port "PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4777:2: Unknown port "PMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4778:2: Unknown port "PMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4896:2: Unknown port "SARCCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4897:2: Unknown port "SCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4898:2: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4899:2: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4900:2: Unknown port "SCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4901:2: Unknown port "SCANRSTB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4902:2: Unknown port "SCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4904:2: Unknown port "TSTCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4905:2: Unknown port "TSTCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4907:2: Unknown port "TSTPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4908:2: Unknown port "TSTPDOVRDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTYE4_CHANNEL.v:4978:2: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 700
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ODDR.v -l ODDR.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DCIRESET.v -l DCIRESET.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OSERDES.v -l OSERDES.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTHE3_CHANNEL.v -l GTHE3_CHANNEL.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3738:6: Unknown port "ACJTAG_DEBUG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3739:6: Unknown port "ACJTAG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3740:6: Unknown port "ACJTAG_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3741:6: Unknown port "ADAPT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3742:6: Unknown port "ADAPT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3743:6: Unknown port "AEN_CPLL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3744:6: Unknown port "AEN_EYESCAN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3745:6: Unknown port "AEN_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3746:6: Unknown port "AEN_MASTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3747:6: Unknown port "AEN_PD_AND_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3748:6: Unknown port "AEN_POLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3749:6: Unknown port "AEN_PRBS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3750:6: Unknown port "AEN_QPI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3751:6: Unknown port "AEN_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3752:6: Unknown port "AEN_RXCDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3753:6: Unknown port "AEN_RXDFE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3754:6: Unknown port "AEN_RXDFELPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3755:6: Unknown port "AEN_RXOUTCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3756:6: Unknown port "AEN_RXPHDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3757:6: Unknown port "AEN_RXPLLCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3758:6: Unknown port "AEN_RXSYSCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3759:6: Unknown port "AEN_TXOUTCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3760:6: Unknown port "AEN_TXPHDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3761:6: Unknown port "AEN_TXPI_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3762:6: Unknown port "AEN_TXPLLCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3763:6: Unknown port "AEN_TXSYSCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3764:6: Unknown port "AEN_TX_DRIVE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3765:6: Unknown port "ALIGN_COMMA_DOUBLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3766:6: Unknown port "ALIGN_COMMA_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3767:6: Unknown port "ALIGN_COMMA_WORD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3768:6: Unknown port "ALIGN_MCOMMA_DET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3769:6: Unknown port "ALIGN_MCOMMA_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3770:6: Unknown port "ALIGN_PCOMMA_DET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3771:6: Unknown port "ALIGN_PCOMMA_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3772:6: Unknown port "AMONITOR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3773:6: Unknown port "A_AFECFOKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3774:6: Unknown port "A_CPLLLOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3775:6: Unknown port "A_CPLLPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3776:6: Unknown port "A_CPLLRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3777:6: Unknown port "A_DFECFOKFCDAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3778:6: Unknown port "A_DFECFOKFCNUM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3779:6: Unknown port "A_DFECFOKFPULSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3780:6: Unknown port "A_DFECFOKHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3781:6: Unknown port "A_DFECFOKOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3782:6: Unknown port "A_EYESCANMODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3783:6: Unknown port "A_EYESCANRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3784:6: Unknown port "A_GTRESETSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3785:6: Unknown port "A_GTRXRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3786:6: Unknown port "A_GTTXRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3787:6: Unknown port "A_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3788:6: Unknown port "A_LPMGCHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3789:6: Unknown port "A_LPMGCOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3790:6: Unknown port "A_LPMOSHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3791:6: Unknown port "A_LPMOSOVREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3792:6: Unknown port "A_RXBUFRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3793:6: Unknown port "A_RXCDRFREQRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3794:6: Unknown port "A_RXCDRHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3795:6: Unknown port "A_RXCDROVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3796:6: Unknown port "A_RXCDRRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3797:6: Unknown port "A_RXDFEAGCCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3798:6: Unknown port "A_RXDFEAGCHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3799:6: Unknown port "A_RXDFEAGCOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3800:6: Unknown port "A_RXDFECFOKFEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3801:6: Unknown port "A_RXDFELFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3802:6: Unknown port "A_RXDFELFOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3803:6: Unknown port "A_RXDFELPMRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3804:6: Unknown port "A_RXDFETAP10HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3805:6: Unknown port "A_RXDFETAP10OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3806:6: Unknown port "A_RXDFETAP11HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3807:6: Unknown port "A_RXDFETAP11OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3808:6: Unknown port "A_RXDFETAP2HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3809:6: Unknown port "A_RXDFETAP2OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3810:6: Unknown port "A_RXDFETAP3HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3811:6: Unknown port "A_RXDFETAP3OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3812:6: Unknown port "A_RXDFETAP4HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3813:6: Unknown port "A_RXDFETAP4OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3814:6: Unknown port "A_RXDFETAP5HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3815:6: Unknown port "A_RXDFETAP5OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3816:6: Unknown port "A_RXDFETAP6HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3817:6: Unknown port "A_RXDFETAP6OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3818:6: Unknown port "A_RXDFETAP7HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3819:6: Unknown port "A_RXDFETAP7OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3820:6: Unknown port "A_RXDFETAP8HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3821:6: Unknown port "A_RXDFETAP8OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3822:6: Unknown port "A_RXDFETAP9HOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3823:6: Unknown port "A_RXDFETAP9OVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3824:6: Unknown port "A_RXDFEUTHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3825:6: Unknown port "A_RXDFEUTOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3826:6: Unknown port "A_RXDFEVPHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3827:6: Unknown port "A_RXDFEVPOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3828:6: Unknown port "A_RXDFEVSEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3829:6: Unknown port "A_RXDFEXYDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3830:6: Unknown port "A_RXDLYBYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3831:6: Unknown port "A_RXDLYEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3832:6: Unknown port "A_RXDLYOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3833:6: Unknown port "A_RXDLYSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3834:6: Unknown port "A_RXLPMEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3835:6: Unknown port "A_RXLPMHFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3836:6: Unknown port "A_RXLPMHFOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3837:6: Unknown port "A_RXLPMLFHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3838:6: Unknown port "A_RXLPMLFKLOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3839:6: Unknown port "A_RXMONITORSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3840:6: Unknown port "A_RXOOBRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3841:6: Unknown port "A_RXOSCALRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3842:6: Unknown port "A_RXOSHOLD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3843:6: Unknown port "A_RXOSOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3844:6: Unknown port "A_RXOUTCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3845:6: Unknown port "A_RXPCSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3846:6: Unknown port "A_RXPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3847:6: Unknown port "A_RXPHALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3848:6: Unknown port "A_RXPHALIGNEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3849:6: Unknown port "A_RXPHDLYPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3850:6: Unknown port "A_RXPHDLYRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3851:6: Unknown port "A_RXPHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3852:6: Unknown port "A_RXPLLCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3853:6: Unknown port "A_RXPMARESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3854:6: Unknown port "A_RXPOLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3855:6: Unknown port "A_RXPRBSCNTRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3856:6: Unknown port "A_RXPRBSSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3857:6: Unknown port "A_RXPROGDIVRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3858:6: Unknown port "A_RXSYSCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3859:6: Unknown port "A_TXBUFDIFFCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3860:6: Unknown port "A_TXDEEMPH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3861:6: Unknown port "A_TXDIFFCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3862:6: Unknown port "A_TXDLYBYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3863:6: Unknown port "A_TXDLYEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3864:6: Unknown port "A_TXDLYOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3865:6: Unknown port "A_TXDLYSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3866:6: Unknown port "A_TXELECIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3867:6: Unknown port "A_TXINHIBIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3868:6: Unknown port "A_TXMAINCURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3869:6: Unknown port "A_TXMARGIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3870:6: Unknown port "A_TXOUTCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3871:6: Unknown port "A_TXPCSRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3872:6: Unknown port "A_TXPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3873:6: Unknown port "A_TXPHALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3874:6: Unknown port "A_TXPHALIGNEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3875:6: Unknown port "A_TXPHDLYPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3876:6: Unknown port "A_TXPHDLYRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3877:6: Unknown port "A_TXPHINIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3878:6: Unknown port "A_TXPHOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3879:6: Unknown port "A_TXPIPPMOVRDEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3880:6: Unknown port "A_TXPIPPMPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3881:6: Unknown port "A_TXPIPPMSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3882:6: Unknown port "A_TXPLLCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3883:6: Unknown port "A_TXPMARESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3884:6: Unknown port "A_TXPOLARITY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3885:6: Unknown port "A_TXPOSTCURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3886:6: Unknown port "A_TXPOSTCURSORINV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3887:6: Unknown port "A_TXPRBSFORCEERR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3888:6: Unknown port "A_TXPRBSSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3889:6: Unknown port "A_TXPRECURSOR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3890:6: Unknown port "A_TXPRECURSORINV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3891:6: Unknown port "A_TXPROGDIVRESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3892:6: Unknown port "A_TXQPIBIASEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3893:6: Unknown port "A_TXSWING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3894:6: Unknown port "A_TXSYSCLKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3895:6: Unknown port "CBCC_DATA_SOURCE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3896:6: Unknown port "CDR_SWAP_MODE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3897:6: Unknown port "CHAN_BOND_KEEP_ALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3898:6: Unknown port "CHAN_BOND_MAX_SKEW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3899:6: Unknown port "CHAN_BOND_SEQ_1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3900:6: Unknown port "CHAN_BOND_SEQ_1_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3901:6: Unknown port "CHAN_BOND_SEQ_1_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3902:6: Unknown port "CHAN_BOND_SEQ_1_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3903:6: Unknown port "CHAN_BOND_SEQ_1_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3904:6: Unknown port "CHAN_BOND_SEQ_2_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3905:6: Unknown port "CHAN_BOND_SEQ_2_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3906:6: Unknown port "CHAN_BOND_SEQ_2_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3907:6: Unknown port "CHAN_BOND_SEQ_2_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3908:6: Unknown port "CHAN_BOND_SEQ_2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3909:6: Unknown port "CHAN_BOND_SEQ_2_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3910:6: Unknown port "CHAN_BOND_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3911:6: Unknown port "CLK_CORRECT_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3912:6: Unknown port "CLK_COR_KEEP_IDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3913:6: Unknown port "CLK_COR_MAX_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3914:6: Unknown port "CLK_COR_MIN_LAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3915:6: Unknown port "CLK_COR_PRECEDENCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3916:6: Unknown port "CLK_COR_REPEAT_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3917:6: Unknown port "CLK_COR_SEQ_1_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3918:6: Unknown port "CLK_COR_SEQ_1_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3919:6: Unknown port "CLK_COR_SEQ_1_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3920:6: Unknown port "CLK_COR_SEQ_1_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3921:6: Unknown port "CLK_COR_SEQ_1_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3922:6: Unknown port "CLK_COR_SEQ_2_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3923:6: Unknown port "CLK_COR_SEQ_2_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3924:6: Unknown port "CLK_COR_SEQ_2_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3925:6: Unknown port "CLK_COR_SEQ_2_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3926:6: Unknown port "CLK_COR_SEQ_2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3927:6: Unknown port "CLK_COR_SEQ_2_USE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3928:6: Unknown port "CLK_COR_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3929:6: Unknown port "CPLL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3930:6: Unknown port "CPLL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3931:6: Unknown port "CPLL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3932:6: Unknown port "CPLL_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3933:6: Unknown port "CPLL_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3934:6: Unknown port "CPLL_FBDIV_45".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3935:6: Unknown port "CPLL_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3936:6: Unknown port "CPLL_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3937:6: Unknown port "CPLL_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3938:6: Unknown port "CPLL_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3939:6: Unknown port "DDI_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3940:6: Unknown port "DDI_REALIGN_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3941:6: Unknown port "DEC_MCOMMA_DETECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3942:6: Unknown port "DEC_PCOMMA_DETECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3943:6: Unknown port "DEC_VALID_COMMA_ONLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3944:6: Unknown port "DFE_D_X_REL_POS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3945:6: Unknown port "DFE_VCM_COMP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3946:6: Unknown port "DMONITOR_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3947:6: Unknown port "DMONITOR_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3948:6: Unknown port "ES_CLK_PHASE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3949:6: Unknown port "ES_CONTROL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3950:6: Unknown port "ES_ERRDET_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3951:6: Unknown port "ES_EYE_SCAN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3952:6: Unknown port "ES_HORZ_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3953:6: Unknown port "ES_PMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3954:6: Unknown port "ES_PRESCALE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3955:6: Unknown port "ES_QUALIFIER0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3956:6: Unknown port "ES_QUALIFIER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3957:6: Unknown port "ES_QUALIFIER2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3958:6: Unknown port "ES_QUALIFIER3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3959:6: Unknown port "ES_QUALIFIER4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3960:6: Unknown port "ES_QUAL_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3961:6: Unknown port "ES_QUAL_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3962:6: Unknown port "ES_QUAL_MASK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3963:6: Unknown port "ES_QUAL_MASK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3964:6: Unknown port "ES_QUAL_MASK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3965:6: Unknown port "ES_SDATA_MASK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3966:6: Unknown port "ES_SDATA_MASK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3967:6: Unknown port "ES_SDATA_MASK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3968:6: Unknown port "ES_SDATA_MASK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3969:6: Unknown port "ES_SDATA_MASK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3970:6: Unknown port "EVODD_PHI_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3971:6: Unknown port "EYE_SCAN_SWAP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3972:6: Unknown port "FTS_DESKEW_SEQ_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3973:6: Unknown port "FTS_LANE_DESKEW_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3974:6: Unknown port "FTS_LANE_DESKEW_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3975:6: Unknown port "GEARBOX_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3976:6: Unknown port "GEN_RXUSRCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3977:6: Unknown port "GEN_TXUSRCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3978:6: Unknown port "GM_BIAS_SELECT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3979:6: Unknown port "GT_INSTANTIATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3980:6: Unknown port "LOCAL_MASTER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3981:6: Unknown port "OOBDIVCTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3982:6: Unknown port "OOB_PWRUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3983:6: Unknown port "PCI3_AUTO_REALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3984:6: Unknown port "PCI3_PIPE_RX_ELECIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3985:6: Unknown port "PCI3_RX_ASYNC_EBUF_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3986:6: Unknown port "PCI3_RX_ELECIDLE_EI2_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3987:6: Unknown port "PCI3_RX_ELECIDLE_H2L_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3988:6: Unknown port "PCI3_RX_ELECIDLE_H2L_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3989:6: Unknown port "PCI3_RX_ELECIDLE_HI_COUNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3990:6: Unknown port "PCI3_RX_ELECIDLE_LP4_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3991:6: Unknown port "PCI3_RX_FIFO_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3992:6: Unknown port "PCIE_BUFG_DIV_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3993:6: Unknown port "PCIE_RXPCS_CFG_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3994:6: Unknown port "PCIE_RXPMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3995:6: Unknown port "PCIE_TXPCS_CFG_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3996:6: Unknown port "PCIE_TXPMA_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3997:6: Unknown port "PCS_PCIE_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3998:6: Unknown port "PCS_RSVD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:3999:6: Unknown port "PCS_RSVD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4000:6: Unknown port "PD_TRANS_TIME_FROM_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4001:6: Unknown port "PD_TRANS_TIME_NONE_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4002:6: Unknown port "PD_TRANS_TIME_TO_P2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4003:6: Unknown port "PLL_SEL_MODE_GEN12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4004:6: Unknown port "PLL_SEL_MODE_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4005:6: Unknown port "PMA_RSV1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4006:6: Unknown port "PROCESS_PAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4007:6: Unknown port "RATE_SW_USE_DRP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4008:6: Unknown port "RESET_POWERSAVE_DISABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4009:6: Unknown port "RXBUFRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4010:6: Unknown port "RXBUF_ADDR_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4011:6: Unknown port "RXBUF_EIDLE_HI_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4012:6: Unknown port "RXBUF_EIDLE_LO_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4013:6: Unknown port "RXBUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4014:6: Unknown port "RXBUF_RESET_ON_CB_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4015:6: Unknown port "RXBUF_RESET_ON_COMMAALIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4016:6: Unknown port "RXBUF_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4017:6: Unknown port "RXBUF_RESET_ON_RATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4018:6: Unknown port "RXBUF_THRESH_OVFLW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4019:6: Unknown port "RXBUF_THRESH_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4020:6: Unknown port "RXBUF_THRESH_UNDFLW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4021:6: Unknown port "RXCDRFREQRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4022:6: Unknown port "RXCDRPHRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4023:6: Unknown port "RXCDR_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4024:6: Unknown port "RXCDR_CFG0_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4025:6: Unknown port "RXCDR_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4026:6: Unknown port "RXCDR_CFG1_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4027:6: Unknown port "RXCDR_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4028:6: Unknown port "RXCDR_CFG2_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4029:6: Unknown port "RXCDR_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4030:6: Unknown port "RXCDR_CFG3_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4031:6: Unknown port "RXCDR_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4032:6: Unknown port "RXCDR_CFG4_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4033:6: Unknown port "RXCDR_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4034:6: Unknown port "RXCDR_CFG5_GEN3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4035:6: Unknown port "RXCDR_FR_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4036:6: Unknown port "RXCDR_HOLD_DURING_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4037:6: Unknown port "RXCDR_LOCK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4038:6: Unknown port "RXCDR_LOCK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4039:6: Unknown port "RXCDR_LOCK_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4040:6: Unknown port "RXCDR_PH_RESET_ON_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4041:6: Unknown port "RXCFOK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4042:6: Unknown port "RXCFOK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4043:6: Unknown port "RXCFOK_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4044:6: Unknown port "RXDFELPMRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4045:6: Unknown port "RXDFELPM_KL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4046:6: Unknown port "RXDFELPM_KL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4047:6: Unknown port "RXDFELPM_KL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4048:6: Unknown port "RXDFE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4049:6: Unknown port "RXDFE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4050:6: Unknown port "RXDFE_GC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4051:6: Unknown port "RXDFE_GC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4052:6: Unknown port "RXDFE_GC_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4053:6: Unknown port "RXDFE_H2_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4054:6: Unknown port "RXDFE_H2_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4055:6: Unknown port "RXDFE_H3_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4056:6: Unknown port "RXDFE_H3_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4057:6: Unknown port "RXDFE_H4_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4058:6: Unknown port "RXDFE_H4_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4059:6: Unknown port "RXDFE_H5_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4060:6: Unknown port "RXDFE_H5_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4061:6: Unknown port "RXDFE_H6_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4062:6: Unknown port "RXDFE_H6_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4063:6: Unknown port "RXDFE_H7_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4064:6: Unknown port "RXDFE_H7_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4065:6: Unknown port "RXDFE_H8_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4066:6: Unknown port "RXDFE_H8_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4067:6: Unknown port "RXDFE_H9_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4068:6: Unknown port "RXDFE_H9_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4069:6: Unknown port "RXDFE_HA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4070:6: Unknown port "RXDFE_HA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4071:6: Unknown port "RXDFE_HB_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4072:6: Unknown port "RXDFE_HB_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4073:6: Unknown port "RXDFE_HC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4074:6: Unknown port "RXDFE_HC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4075:6: Unknown port "RXDFE_HD_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4076:6: Unknown port "RXDFE_HD_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4077:6: Unknown port "RXDFE_HE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4078:6: Unknown port "RXDFE_HE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4079:6: Unknown port "RXDFE_HF_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4080:6: Unknown port "RXDFE_HF_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4081:6: Unknown port "RXDFE_OS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4082:6: Unknown port "RXDFE_OS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4083:6: Unknown port "RXDFE_UT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4084:6: Unknown port "RXDFE_UT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4085:6: Unknown port "RXDFE_VP_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4086:6: Unknown port "RXDFE_VP_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4087:6: Unknown port "RXDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4088:6: Unknown port "RXDLY_LCFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4089:6: Unknown port "RXELECIDLE_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4090:6: Unknown port "RXGBOX_FIFO_INIT_RD_ADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4091:6: Unknown port "RXGEARBOX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4092:6: Unknown port "RXISCANRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4093:6: Unknown port "RXLPM_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4094:6: Unknown port "RXLPM_GC_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4095:6: Unknown port "RXLPM_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4096:6: Unknown port "RXLPM_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4097:6: Unknown port "RXLPM_OS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4098:6: Unknown port "RXLPM_OS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4099:6: Unknown port "RXOOB_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4100:6: Unknown port "RXOOB_CLK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4101:6: Unknown port "RXOSCALRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4102:6: Unknown port "RXOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4103:6: Unknown port "RXPCSRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4104:6: Unknown port "RXPHBEACON_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4105:6: Unknown port "RXPHDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4106:6: Unknown port "RXPHSAMP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4107:6: Unknown port "RXPHSLIP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4108:6: Unknown port "RXPH_MONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4109:6: Unknown port "RXPI_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4110:6: Unknown port "RXPI_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4111:6: Unknown port "RXPI_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4112:6: Unknown port "RXPI_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4113:6: Unknown port "RXPI_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4114:6: Unknown port "RXPI_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4115:6: Unknown port "RXPI_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4116:6: Unknown port "RXPI_LPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4117:6: Unknown port "RXPI_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4118:6: Unknown port "RXPLL_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4119:6: Unknown port "RXPMACLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4120:6: Unknown port "RXPMARESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4121:6: Unknown port "RXPRBS_ERR_LOOPBACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4122:6: Unknown port "RXPRBS_LINKACQ_CNT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4123:6: Unknown port "RXSLIDE_AUTO_WAIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4124:6: Unknown port "RXSLIDE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4125:6: Unknown port "RXSYNC_MULTILANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4126:6: Unknown port "RXSYNC_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4127:6: Unknown port "RXSYNC_SKIP_DA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4128:6: Unknown port "RX_AFE_CM_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4129:6: Unknown port "RX_BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4130:6: Unknown port "RX_BUFFER_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4131:6: Unknown port "RX_CAPFF_SARC_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4132:6: Unknown port "RX_CLK25_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4133:6: Unknown port "RX_CLKMUX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4134:6: Unknown port "RX_CLK_SLIP_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4135:6: Unknown port "RX_CM_BUF_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4136:6: Unknown port "RX_CM_BUF_PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4137:6: Unknown port "RX_CM_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4138:6: Unknown port "RX_CM_TRIM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4139:6: Unknown port "RX_CTLE3_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4140:6: Unknown port "RX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4141:6: Unknown port "RX_DDI_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4142:6: Unknown port "RX_DEFER_RESET_BUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4143:6: Unknown port "RX_DFELPM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4144:6: Unknown port "RX_DFELPM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4145:6: Unknown port "RX_DFELPM_KLKH_AGC_STUP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4146:6: Unknown port "RX_DFE_AGC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4147:6: Unknown port "RX_DFE_AGC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4148:6: Unknown port "RX_DFE_KL_LPM_KH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4149:6: Unknown port "RX_DFE_KL_LPM_KH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4150:6: Unknown port "RX_DFE_KL_LPM_KL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4151:6: Unknown port "RX_DFE_KL_LPM_KL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4152:6: Unknown port "RX_DFE_LPM_HOLD_DURING_EIDLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4153:6: Unknown port "RX_DISPERR_SEQ_MATCH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4154:6: Unknown port "RX_DIVRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4155:6: Unknown port "RX_EN_HI_LR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4156:6: Unknown port "RX_EYESCAN_VS_CODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4157:6: Unknown port "RX_EYESCAN_VS_NEG_DIR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4158:6: Unknown port "RX_EYESCAN_VS_RANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4159:6: Unknown port "RX_EYESCAN_VS_UT_SIGN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4160:6: Unknown port "RX_FABINT_USRCLK_FLOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4161:6: Unknown port "RX_INT_DATAWIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4162:6: Unknown port "RX_PMA_POWER_SAVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4163:6: Unknown port "RX_PROGDIV_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4164:6: Unknown port "RX_SAMPLE_PERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4165:6: Unknown port "RX_SIG_VALID_DLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4166:6: Unknown port "RX_SUM_DFETAPREP_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4167:6: Unknown port "RX_SUM_IREF_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4168:6: Unknown port "RX_SUM_RES_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4169:6: Unknown port "RX_SUM_VCMTUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4170:6: Unknown port "RX_SUM_VCM_OVWR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4171:6: Unknown port "RX_SUM_VREF_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4172:6: Unknown port "RX_TUNE_AFE_OS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4173:6: Unknown port "RX_WIDEMODE_CDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4174:6: Unknown port "RX_XCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4175:6: Unknown port "SAS_MAX_COM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4176:6: Unknown port "SAS_MIN_COM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4177:6: Unknown port "SATA_BURST_SEQ_LEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4178:6: Unknown port "SATA_BURST_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4179:6: Unknown port "SATA_CPLL_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4180:6: Unknown port "SATA_EIDLE_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4181:6: Unknown port "SATA_MAX_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4182:6: Unknown port "SATA_MAX_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4183:6: Unknown port "SATA_MAX_WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4184:6: Unknown port "SATA_MIN_BURST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4185:6: Unknown port "SATA_MIN_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4186:6: Unknown port "SATA_MIN_WAKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4187:6: Unknown port "SHOW_REALIGN_COMMA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4188:6: Unknown port "TAPDLY_SET_TX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4189:6: Unknown port "TEMPERATUR_PAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4190:6: Unknown port "TERM_RCAL_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4191:6: Unknown port "TERM_RCAL_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4192:6: Unknown port "TRANS_TIME_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4193:6: Unknown port "TST_RSV0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4194:6: Unknown port "TST_RSV1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4195:6: Unknown port "TXBUF_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4196:6: Unknown port "TXBUF_RESET_ON_RATE_CHANGE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4197:6: Unknown port "TXDLY_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4198:6: Unknown port "TXDLY_LCFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4199:6: Unknown port "TXDRVBIAS_N".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4200:6: Unknown port "TXDRVBIAS_P".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4201:6: Unknown port "TXFIFO_ADDR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4202:6: Unknown port "TXGBOX_FIFO_INIT_RD_ADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4203:6: Unknown port "TXGEARBOX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4204:6: Unknown port "TXOUTCLKPCS_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4205:6: Unknown port "TXOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4206:6: Unknown port "TXPCSRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4207:6: Unknown port "TXPHDLY_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4208:6: Unknown port "TXPHDLY_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4209:6: Unknown port "TXPH_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4210:6: Unknown port "TXPH_MONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4211:6: Unknown port "TXPI_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4212:6: Unknown port "TXPI_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4213:6: Unknown port "TXPI_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4214:6: Unknown port "TXPI_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4215:6: Unknown port "TXPI_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4216:6: Unknown port "TXPI_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4217:6: Unknown port "TXPI_GRAY_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4218:6: Unknown port "TXPI_INVSTROBE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4219:6: Unknown port "TXPI_LPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4220:6: Unknown port "TXPI_PPMCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4221:6: Unknown port "TXPI_PPM_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4222:6: Unknown port "TXPI_SYNFREQ_PPM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4223:6: Unknown port "TXPI_VREFSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4224:6: Unknown port "TXPMARESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4225:6: Unknown port "TXSYNC_MULTILANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4226:6: Unknown port "TXSYNC_OVRD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4227:6: Unknown port "TXSYNC_SKIP_DA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4228:6: Unknown port "TX_CLK25_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4229:6: Unknown port "TX_CLKMUX_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4230:6: Unknown port "TX_DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4231:6: Unknown port "TX_DCD_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4232:6: Unknown port "TX_DCD_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4233:6: Unknown port "TX_DEEMPH0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4234:6: Unknown port "TX_DEEMPH1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4235:6: Unknown port "TX_DIVRESET_TIME".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4236:6: Unknown port "TX_DRIVE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4237:6: Unknown port "TX_EIDLE_ASSERT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4238:6: Unknown port "TX_EIDLE_DEASSERT_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4239:6: Unknown port "TX_EML_PHI_TUNE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4240:6: Unknown port "TX_FABINT_USRCLK_FLOP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4241:6: Unknown port "TX_IDLE_DATA_ZERO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4242:6: Unknown port "TX_INT_DATAWIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4243:6: Unknown port "TX_LOOPBACK_DRIVE_HIZ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4244:6: Unknown port "TX_MAINCURSOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4245:6: Unknown port "TX_MARGIN_FULL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4246:6: Unknown port "TX_MARGIN_FULL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4247:6: Unknown port "TX_MARGIN_FULL_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4248:6: Unknown port "TX_MARGIN_FULL_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4249:6: Unknown port "TX_MARGIN_FULL_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4250:6: Unknown port "TX_MARGIN_LOW_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4251:6: Unknown port "TX_MARGIN_LOW_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4252:6: Unknown port "TX_MARGIN_LOW_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4253:6: Unknown port "TX_MARGIN_LOW_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4254:6: Unknown port "TX_MARGIN_LOW_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4255:6: Unknown port "TX_MODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4256:6: Unknown port "TX_PMADATA_OPT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4257:6: Unknown port "TX_PMA_POWER_SAVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4258:6: Unknown port "TX_PROGCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4259:6: Unknown port "TX_PROGDIV_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4260:6: Unknown port "TX_QPI_STATUS_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4261:6: Unknown port "TX_RXDETECT_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4262:6: Unknown port "TX_RXDETECT_REF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4263:6: Unknown port "TX_SAMPLE_PERIOD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4264:6: Unknown port "TX_SARC_LPBK_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4265:6: Unknown port "TX_USERPATTERN_DATA0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4266:6: Unknown port "TX_USERPATTERN_DATA1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4267:6: Unknown port "TX_USERPATTERN_DATA2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4268:6: Unknown port "TX_USERPATTERN_DATA3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4269:6: Unknown port "TX_XCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4270:6: Unknown port "USE_PCS_CLK_PHASE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4271:6: Unknown port "WB_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4299:6: Unknown port "PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4354:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4418:6: Unknown port "PMASCANCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4419:6: Unknown port "PMASCANCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4420:6: Unknown port "PMASCANCLK2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4421:6: Unknown port "PMASCANCLK3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4422:6: Unknown port "PMASCANCLK4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4423:6: Unknown port "PMASCANCLK5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4424:6: Unknown port "PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4425:6: Unknown port "PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4426:6: Unknown port "PMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4427:6: Unknown port "PMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4543:6: Unknown port "SARCCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4544:6: Unknown port "SCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4545:6: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4546:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4547:6: Unknown port "SCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4549:6: Unknown port "TSTCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4550:6: Unknown port "TSTCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4552:6: Unknown port "TSTPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4553:6: Unknown port "TSTPDOVRDB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE3_CHANNEL.v:4622:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 556
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GND.v -l GND.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFT_DCIEN.v -l OBUFT_DCIEN.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v PHASER_IN_PHY.v -l PHASER_IN_PHY.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:443:6: Unknown port "BURST_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:444:6: Unknown port "CALIB_EDGE_IN_INV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:445:6: Unknown port "CLKOUT_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:446:6: Unknown port "CLKOUT_DIV_ST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:447:6: Unknown port "CTL_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:448:6: Unknown port "DQS_AUTO_RECAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:449:6: Unknown port "DQS_BIAS_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:450:6: Unknown port "DQS_FIND_PATTERN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:451:6: Unknown port "EN_ISERDES_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:452:6: Unknown port "EN_TEST_RING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:453:6: Unknown port "FINE_DELAY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:454:6: Unknown port "FREQ_REF_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:455:6: Unknown port "GATE_SET_CLK_MUX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:456:6: Unknown port "HALF_CYCLE_ADJ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:457:6: Unknown port "ICLK_TO_RCLK_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:458:6: Unknown port "OUTPUT_CLK_SRC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:459:6: Unknown port "PD_REVERSE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:460:6: Unknown port "PHASER_IN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:461:6: Unknown port "RD_ADDR_INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:462:6: Unknown port "REG_OPT_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:463:6: Unknown port "REG_OPT_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:464:6: Unknown port "REG_OPT_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:465:6: Unknown port "RST_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:466:6: Unknown port "SEL_CLK_OFFSET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:467:6: Unknown port "SEL_OUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:468:6: Unknown port "STG1_PD_UPDATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:469:6: Unknown port "SYNC_IN_DIV_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:470:6: Unknown port "TEST_BP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:471:6: Unknown port "UPDATE_NONACTIVE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:472:6: Unknown port "WR_CYCLES".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:473:6: Unknown port "CLKOUT_DIV_POS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:484:6: Unknown port "SCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:485:6: Unknown port "STG1OVERFLOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:486:6: Unknown port "STG1REGR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:487:6: Unknown port "TESTOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:489:6: Unknown port "BURSTPENDING".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:494:6: Unknown port "DIVIDERST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:495:6: Unknown port "EDGEADV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:496:6: Unknown port "ENCALIB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:498:6: Unknown port "ENSTG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:499:6: Unknown port "ENSTG1ADJUSTB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:505:6: Unknown port "RANKSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:509:6: Unknown port "SCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:510:6: Unknown port "SCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:511:6: Unknown port "SCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:512:6: Unknown port "SCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:513:6: Unknown port "SELCALORSTG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:514:6: Unknown port "STG1INCDEC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:515:6: Unknown port "STG1LOAD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:516:6: Unknown port "STG1READ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:517:6: Unknown port "STG1REGL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:520:6: Unknown port "TESTIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/PHASER_IN_PHY.v:521:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 53
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v JTAG_SIME2.v -l JTAG_SIME2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_GTE2.v -l IBUFDS_GTE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFTDS_DCIEN.v -l OBUFTDS_DCIEN.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_GTE3.v -l IBUFDS_GTE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IDELAYE2.v -l IDELAYE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUFDS_DIFF_OUT_DCIEN.v -l IOBUFDS_DIFF_OUT_DCIEN.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM32M16.v -l RAM32M16.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v EFUSE_USR.v -l EFUSE_USR.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v CARRY8.v -l CARRY8.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RIU_OR.v -l RIU_OR.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DSP48E1.v -l DSP48E1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUF_INTERMDISABLE.v -l IOBUF_INTERMDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMB18E2.v -l RAMB18E2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FRAME_ECCE2.v -l FRAME_ECCE2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_INTERMDISABLE_INT.v -l IBUFDS_INTERMDISABLE_INT.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMB36E2.v -l RAMB36E2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMB36E1.v -l RAMB36E1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ISERDESE1.v -l ISERDESE1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUF.v -l BUF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v HBM_REF_CLK.v -l HBM_REF_CLK.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v DCM_SP.v -l DCM_SP.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAMD32M64.v -l RAMD32M64.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FIFO36E2.v -l FIFO36E2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v URAM288.v -l URAM288.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v HBM_ONE_STACK_INTF.v -l HBM_ONE_STACK_INTF.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3454:4: Unknown port "ANALOG_MUX_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3455:4: Unknown port "APB_BYPASS_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3456:4: Unknown port "AXI_BYPASS_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3457:4: Unknown port "BLI_TESTMODE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3458:4: Unknown port "CLK_SEL_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3459:4: Unknown port "CLK_SEL_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3460:4: Unknown port "CLK_SEL_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3461:4: Unknown port "CLK_SEL_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3462:4: Unknown port "CLK_SEL_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3463:4: Unknown port "CLK_SEL_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3464:4: Unknown port "CLK_SEL_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3465:4: Unknown port "CLK_SEL_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3466:4: Unknown port "CLK_SEL_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3467:4: Unknown port "CLK_SEL_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3468:4: Unknown port "CLK_SEL_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3469:4: Unknown port "CLK_SEL_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3470:4: Unknown port "CLK_SEL_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3471:4: Unknown port "CLK_SEL_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3472:4: Unknown port "CLK_SEL_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3473:4: Unknown port "CLK_SEL_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3474:4: Unknown port "DATARATE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3475:4: Unknown port "DATARATE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3476:4: Unknown port "DATARATE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3477:4: Unknown port "DATARATE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3478:4: Unknown port "DATARATE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3479:4: Unknown port "DATARATE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3480:4: Unknown port "DATARATE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3481:4: Unknown port "DATARATE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3482:4: Unknown port "DA_LOCKOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3483:4: Unknown port "DBG_BYPASS_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3484:4: Unknown port "DEBUG_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3485:4: Unknown port "DFI_BYPASS_VAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3486:4: Unknown port "DLL_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3487:4: Unknown port "IO_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3488:4: Unknown port "IS_APB_0_PCLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3489:4: Unknown port "IS_APB_0_PRESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3490:4: Unknown port "IS_AXI_00_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3491:4: Unknown port "IS_AXI_00_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3492:4: Unknown port "IS_AXI_01_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3493:4: Unknown port "IS_AXI_01_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3494:4: Unknown port "IS_AXI_02_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3495:4: Unknown port "IS_AXI_02_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3496:4: Unknown port "IS_AXI_03_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3497:4: Unknown port "IS_AXI_03_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3498:4: Unknown port "IS_AXI_04_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3499:4: Unknown port "IS_AXI_04_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3500:4: Unknown port "IS_AXI_05_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3501:4: Unknown port "IS_AXI_05_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3502:4: Unknown port "IS_AXI_06_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3503:4: Unknown port "IS_AXI_06_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3504:4: Unknown port "IS_AXI_07_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3505:4: Unknown port "IS_AXI_07_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3506:4: Unknown port "IS_AXI_08_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3507:4: Unknown port "IS_AXI_08_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3508:4: Unknown port "IS_AXI_09_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3509:4: Unknown port "IS_AXI_09_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3510:4: Unknown port "IS_AXI_10_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3511:4: Unknown port "IS_AXI_10_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3512:4: Unknown port "IS_AXI_11_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3513:4: Unknown port "IS_AXI_11_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3514:4: Unknown port "IS_AXI_12_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3515:4: Unknown port "IS_AXI_12_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3516:4: Unknown port "IS_AXI_13_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3517:4: Unknown port "IS_AXI_13_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3518:4: Unknown port "IS_AXI_14_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3519:4: Unknown port "IS_AXI_14_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3520:4: Unknown port "IS_AXI_15_ACLK_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3521:4: Unknown port "IS_AXI_15_ARESET_N_INVERTED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3522:4: Unknown port "MC_CSSD_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3523:4: Unknown port "MC_CSSD_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3524:4: Unknown port "MC_CSSD_SEL_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3525:4: Unknown port "MC_CSSD_SEL_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3526:4: Unknown port "MC_CSSD_SEL_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3527:4: Unknown port "MC_CSSD_SEL_5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3528:4: Unknown port "MC_CSSD_SEL_6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3529:4: Unknown port "MC_CSSD_SEL_7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3530:4: Unknown port "MC_ENABLE_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3531:4: Unknown port "MC_ENABLE_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3532:4: Unknown port "MC_ENABLE_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3533:4: Unknown port "MC_ENABLE_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3534:4: Unknown port "MC_ENABLE_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3535:4: Unknown port "MC_ENABLE_5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3536:4: Unknown port "MC_ENABLE_6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3537:4: Unknown port "MC_ENABLE_7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3538:4: Unknown port "MC_ENABLE_APB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3539:4: Unknown port "MC_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3540:4: Unknown port "MC_TESTMODE_SEL_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3541:4: Unknown port "MC_TESTMODE_SEL_2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3542:4: Unknown port "MC_TESTMODE_SEL_3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3543:4: Unknown port "MC_TESTMODE_SEL_4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3544:4: Unknown port "MC_TESTMODE_SEL_5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3545:4: Unknown port "MC_TESTMODE_SEL_6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3546:4: Unknown port "MC_TESTMODE_SEL_7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3547:4: Unknown port "PAGEHIT_PERCENT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3548:4: Unknown port "PHY_CSSD_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3549:4: Unknown port "PHY_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3550:4: Unknown port "PHY_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3551:4: Unknown port "PHY_ENABLE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3552:4: Unknown port "PHY_ENABLE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3553:4: Unknown port "PHY_ENABLE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3554:4: Unknown port "PHY_ENABLE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3555:4: Unknown port "PHY_ENABLE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3556:4: Unknown port "PHY_ENABLE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3557:4: Unknown port "PHY_ENABLE_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3558:4: Unknown port "PHY_ENABLE_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3559:4: Unknown port "PHY_ENABLE_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3560:4: Unknown port "PHY_ENABLE_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3561:4: Unknown port "PHY_ENABLE_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3562:4: Unknown port "PHY_ENABLE_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3563:4: Unknown port "PHY_ENABLE_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3564:4: Unknown port "PHY_ENABLE_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3565:4: Unknown port "PHY_ENABLE_APB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3566:4: Unknown port "PHY_PCLK_INVERT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3567:4: Unknown port "PHY_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3568:4: Unknown port "READ_PERCENT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3569:4: Unknown port "READ_PERCENT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3570:4: Unknown port "READ_PERCENT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3571:4: Unknown port "READ_PERCENT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3572:4: Unknown port "READ_PERCENT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3573:4: Unknown port "READ_PERCENT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3574:4: Unknown port "READ_PERCENT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3575:4: Unknown port "READ_PERCENT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3576:4: Unknown port "READ_PERCENT_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3577:4: Unknown port "READ_PERCENT_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3578:4: Unknown port "READ_PERCENT_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3579:4: Unknown port "READ_PERCENT_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3580:4: Unknown port "READ_PERCENT_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3581:4: Unknown port "READ_PERCENT_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3582:4: Unknown port "READ_PERCENT_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3583:4: Unknown port "READ_PERCENT_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3584:4: Unknown port "STACK_LOCATION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3585:4: Unknown port "SWITCH_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3586:4: Unknown port "SW_TESTMODE_SEL_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3587:4: Unknown port "WRITE_PERCENT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3588:4: Unknown port "WRITE_PERCENT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3589:4: Unknown port "WRITE_PERCENT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3590:4: Unknown port "WRITE_PERCENT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3591:4: Unknown port "WRITE_PERCENT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3592:4: Unknown port "WRITE_PERCENT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3593:4: Unknown port "WRITE_PERCENT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3594:4: Unknown port "WRITE_PERCENT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3595:4: Unknown port "WRITE_PERCENT_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3596:4: Unknown port "WRITE_PERCENT_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3597:4: Unknown port "WRITE_PERCENT_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3598:4: Unknown port "WRITE_PERCENT_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3599:4: Unknown port "WRITE_PERCENT_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3600:4: Unknown port "WRITE_PERCENT_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3601:4: Unknown port "WRITE_PERCENT_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3602:4: Unknown port "WRITE_PERCENT_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3974:4: Unknown port "BLI_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3975:4: Unknown port "BLI_SCAN_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3976:4: Unknown port "BLI_SCAN_OUT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3977:4: Unknown port "BLI_SCAN_OUT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3978:4: Unknown port "BLI_SCAN_OUT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3979:4: Unknown port "BLI_SCAN_OUT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3980:4: Unknown port "BLI_SCAN_OUT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3981:4: Unknown port "BLI_SCAN_OUT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3982:4: Unknown port "BLI_SCAN_OUT_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3983:4: Unknown port "BLI_SCAN_OUT_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3984:4: Unknown port "BLI_SCAN_OUT_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3985:4: Unknown port "BLI_SCAN_OUT_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3986:4: Unknown port "BLI_SCAN_OUT_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3987:4: Unknown port "BLI_SCAN_OUT_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3988:4: Unknown port "BLI_SCAN_OUT_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3989:4: Unknown port "BLI_SCAN_OUT_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3990:4: Unknown port "DBG_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3991:4: Unknown port "DBG_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3992:4: Unknown port "DBG_OUT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3993:4: Unknown port "DBG_OUT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3994:4: Unknown port "DBG_OUT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3995:4: Unknown port "DBG_OUT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3996:4: Unknown port "DBG_OUT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3997:4: Unknown port "DBG_OUT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3998:4: Unknown port "DBG_OUT_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:3999:4: Unknown port "DBG_OUT_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4000:4: Unknown port "DBG_OUT_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4001:4: Unknown port "DBG_OUT_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4002:4: Unknown port "DBG_OUT_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4003:4: Unknown port "DBG_OUT_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4004:4: Unknown port "DBG_OUT_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4005:4: Unknown port "DBG_OUT_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4006:4: Unknown port "DLL_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4009:4: Unknown port "IO_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4010:4: Unknown port "MC_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4011:4: Unknown port "MC_SCAN_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4012:4: Unknown port "MC_SCAN_OUT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4013:4: Unknown port "MC_SCAN_OUT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4014:4: Unknown port "MC_SCAN_OUT_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4015:4: Unknown port "MC_SCAN_OUT_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4016:4: Unknown port "MC_SCAN_OUT_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4017:4: Unknown port "MC_SCAN_OUT_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4018:4: Unknown port "PHY_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4019:4: Unknown port "STATUS_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4020:4: Unknown port "STATUS_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4021:4: Unknown port "STATUS_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4022:4: Unknown port "STATUS_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4023:4: Unknown port "STATUS_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4024:4: Unknown port "STATUS_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4025:4: Unknown port "STATUS_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4026:4: Unknown port "STATUS_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4027:4: Unknown port "SW_SCAN_OUT_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4028:4: Unknown port "SW_SCAN_OUT_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4029:4: Unknown port "SW_SCAN_OUT_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4030:4: Unknown port "SW_SCAN_OUT_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4031:4: Unknown port "ANALOG_HBM_SEL_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4391:4: Unknown port "BLI_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4392:4: Unknown port "BLI_SCAN_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4393:4: Unknown port "BLI_SCAN_ENABLE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4394:4: Unknown port "BLI_SCAN_ENABLE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4395:4: Unknown port "BLI_SCAN_ENABLE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4396:4: Unknown port "BLI_SCAN_ENABLE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4397:4: Unknown port "BLI_SCAN_ENABLE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4398:4: Unknown port "BLI_SCAN_ENABLE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4399:4: Unknown port "BLI_SCAN_ENABLE_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4400:4: Unknown port "BLI_SCAN_ENABLE_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4401:4: Unknown port "BLI_SCAN_ENABLE_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4402:4: Unknown port "BLI_SCAN_ENABLE_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4403:4: Unknown port "BLI_SCAN_ENABLE_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4404:4: Unknown port "BLI_SCAN_ENABLE_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4405:4: Unknown port "BLI_SCAN_ENABLE_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4406:4: Unknown port "BLI_SCAN_ENABLE_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4407:4: Unknown port "BLI_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4408:4: Unknown port "BLI_SCAN_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4409:4: Unknown port "BLI_SCAN_IN_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4410:4: Unknown port "BLI_SCAN_IN_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4411:4: Unknown port "BLI_SCAN_IN_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4412:4: Unknown port "BLI_SCAN_IN_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4413:4: Unknown port "BLI_SCAN_IN_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4414:4: Unknown port "BLI_SCAN_IN_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4415:4: Unknown port "BLI_SCAN_IN_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4416:4: Unknown port "BLI_SCAN_IN_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4417:4: Unknown port "BLI_SCAN_IN_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4418:4: Unknown port "BLI_SCAN_IN_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4419:4: Unknown port "BLI_SCAN_IN_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4420:4: Unknown port "BLI_SCAN_IN_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4421:4: Unknown port "BLI_SCAN_IN_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4422:4: Unknown port "BLI_SCAN_IN_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4425:4: Unknown port "DBG_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4426:4: Unknown port "DBG_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4427:4: Unknown port "DBG_IN_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4428:4: Unknown port "DBG_IN_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4429:4: Unknown port "DBG_IN_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4430:4: Unknown port "DBG_IN_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4431:4: Unknown port "DBG_IN_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4432:4: Unknown port "DBG_IN_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4433:4: Unknown port "DBG_IN_08".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4434:4: Unknown port "DBG_IN_09".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4435:4: Unknown port "DBG_IN_10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4436:4: Unknown port "DBG_IN_11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4437:4: Unknown port "DBG_IN_12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4438:4: Unknown port "DBG_IN_13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4439:4: Unknown port "DBG_IN_14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4440:4: Unknown port "DBG_IN_15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4441:4: Unknown port "DLL_SCAN_CK_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4442:4: Unknown port "DLL_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4443:4: Unknown port "DLL_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4444:4: Unknown port "DLL_SCAN_MODE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4445:4: Unknown port "DLL_SCAN_RST_N_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4447:4: Unknown port "IO_SCAN_CK_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4448:4: Unknown port "IO_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4449:4: Unknown port "IO_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4450:4: Unknown port "IO_SCAN_MODE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4451:4: Unknown port "IO_SCAN_RST_N_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4460:4: Unknown port "MC_SCAN_CK_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4461:4: Unknown port "MC_SCAN_CK_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4462:4: Unknown port "MC_SCAN_CK_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4463:4: Unknown port "MC_SCAN_CK_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4464:4: Unknown port "MC_SCAN_CK_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4465:4: Unknown port "MC_SCAN_CK_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4466:4: Unknown port "MC_SCAN_CK_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4467:4: Unknown port "MC_SCAN_CK_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4468:4: Unknown port "MC_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4469:4: Unknown port "MC_SCAN_ENABLE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4470:4: Unknown port "MC_SCAN_ENABLE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4471:4: Unknown port "MC_SCAN_ENABLE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4472:4: Unknown port "MC_SCAN_ENABLE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4473:4: Unknown port "MC_SCAN_ENABLE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4474:4: Unknown port "MC_SCAN_ENABLE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4475:4: Unknown port "MC_SCAN_ENABLE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4476:4: Unknown port "MC_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4477:4: Unknown port "MC_SCAN_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4478:4: Unknown port "MC_SCAN_IN_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4479:4: Unknown port "MC_SCAN_IN_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4480:4: Unknown port "MC_SCAN_IN_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4481:4: Unknown port "MC_SCAN_IN_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4482:4: Unknown port "MC_SCAN_IN_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4483:4: Unknown port "MC_SCAN_IN_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4484:4: Unknown port "MC_SCAN_MODE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4485:4: Unknown port "MC_SCAN_MODE_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4486:4: Unknown port "MC_SCAN_MODE_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4487:4: Unknown port "MC_SCAN_MODE_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4488:4: Unknown port "MC_SCAN_MODE_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4489:4: Unknown port "MC_SCAN_MODE_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4490:4: Unknown port "MC_SCAN_MODE_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4491:4: Unknown port "MC_SCAN_MODE_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4492:4: Unknown port "MC_SCAN_RST_N_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4493:4: Unknown port "MC_SCAN_RST_N_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4494:4: Unknown port "MC_SCAN_RST_N_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4495:4: Unknown port "MC_SCAN_RST_N_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4496:4: Unknown port "MC_SCAN_RST_N_04".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4497:4: Unknown port "MC_SCAN_RST_N_05".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4498:4: Unknown port "MC_SCAN_RST_N_06".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4499:4: Unknown port "MC_SCAN_RST_N_07".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4500:4: Unknown port "PHY_SCAN_CK_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4501:4: Unknown port "PHY_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4502:4: Unknown port "PHY_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4503:4: Unknown port "PHY_SCAN_MODE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4504:4: Unknown port "PHY_SCAN_RST_N_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4505:4: Unknown port "SW_SCAN_CK_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4506:4: Unknown port "SW_SCAN_ENABLE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4507:4: Unknown port "SW_SCAN_IN_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4508:4: Unknown port "SW_SCAN_IN_01".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4509:4: Unknown port "SW_SCAN_IN_02".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4510:4: Unknown port "SW_SCAN_IN_03".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4511:4: Unknown port "SW_SCAN_MODE_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4512:4: Unknown port "SW_SCAN_RST_N_00".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/HBM_ONE_STACK_INTF.v:4513:4: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 317
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v AND2B1L.v -l AND2B1L.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v OBUFDS.v -l OBUFDS.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v FDPE.v -l FDPE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v CARRY4.v -l CARRY4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v LUT6_2.v -l LUT6_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BIBUF.v -l BIBUF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MUXF7.v -l MUXF7.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFGCE_DIV.v -l BUFGCE_DIV.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUF_ANALOG.v -l IBUF_ANALOG.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RFDAC.v -l RFDAC.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:398:6: Unknown port "OPT_CLK_DIST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:399:6: Unknown port "SIM_DEVICE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:400:6: Unknown port "XPA_ACTIVE_DUTYCYCLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:401:6: Unknown port "XPA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:402:6: Unknown port "XPA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:403:6: Unknown port "XPA_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:404:6: Unknown port "XPA_NUM_DACS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:405:6: Unknown port "XPA_NUM_DUCS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:406:6: Unknown port "XPA_PLL_USED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:407:6: Unknown port "XPA_SAMPLE_RATE_MSPS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:409:6: Unknown port "CLK_DAC_SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:416:6: Unknown port "PLL_SCAN_OUT_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:425:6: Unknown port "TEST_SO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:426:6: Unknown port "TEST_STATUS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:457:6: Unknown port "PLL_SCAN_CLK_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:458:6: Unknown port "PLL_SCAN_EN_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:459:6: Unknown port "PLL_SCAN_IN_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:460:6: Unknown port "PLL_SCAN_MODE_B_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:461:6: Unknown port "PLL_SCAN_RST_EN_FD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:467:6: Unknown port "TEST_SCAN_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:468:6: Unknown port "TEST_SCAN_CTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:469:6: Unknown port "TEST_SCAN_MODE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:470:6: Unknown port "TEST_SCAN_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:471:6: Unknown port "TEST_SE_B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:472:6: Unknown port "TEST_SI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/RFDAC.v:473:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 26
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFGCTRL.v -l BUFGCTRL.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUFDS_GTM.v -l IBUFDS_GTM.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IBUF_IBUFDISABLE.v -l IBUF_IBUFDISABLE.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v MMCME3_BASE.v -l MMCME3_BASE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:209:9: Unknown port "CDDCDONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:212:9: Unknown port "CLKFBSTOPPED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:213:9: Unknown port "CLKINSTOPPED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:225:9: Unknown port "DO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:226:9: Unknown port "DRDY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:228:9: Unknown port "PSDONE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:229:9: Unknown port "CDDCREQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:232:9: Unknown port "CLKIN2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:233:9: Unknown port "CLKINSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:234:9: Unknown port "DADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:235:9: Unknown port "DCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:236:9: Unknown port "DEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:237:9: Unknown port "DI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:238:9: Unknown port "DWE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:239:9: Unknown port "PSCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:240:9: Unknown port "PSEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/MMCME3_BASE.v:241:9: Unknown port "PSINCDEC".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFMRCE.v -l BUFMRCE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:84:18: Unknown port "CE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:84:30: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:84:41: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:84:55: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:84:66: Unknown port "IGNORE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:84:82: Unknown port "IGNORE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:84:98: Unknown port "S0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:84:109: Unknown port "S1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:91:19: Unknown port "CE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:91:31: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:91:42: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:91:56: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:91:67: Unknown port "IGNORE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:91:83: Unknown port "IGNORE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:91:99: Unknown port "S0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/BUFMRCE.v:91:110: Unknown port "S1".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 16
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IOBUF.v -l IOBUF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v INBUF.v -l INBUF.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTHE4_COMMON.v -l GTHE4_COMMON.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:876:4: Unknown port "AEN_BGBS0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:877:4: Unknown port "AEN_BGBS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:878:4: Unknown port "AEN_MASTER0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:879:4: Unknown port "AEN_MASTER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:880:4: Unknown port "AEN_PD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:881:4: Unknown port "AEN_PD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:882:4: Unknown port "AEN_QPLL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:883:4: Unknown port "AEN_QPLL0_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:884:4: Unknown port "AEN_QPLL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:885:4: Unknown port "AEN_QPLL1_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:886:4: Unknown port "AEN_REFCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:887:4: Unknown port "AEN_REFCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:888:4: Unknown port "AEN_RESET0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:889:4: Unknown port "AEN_RESET1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:890:4: Unknown port "AEN_SDM0DATA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:891:4: Unknown port "AEN_SDM0RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:892:4: Unknown port "AEN_SDM0TOGGLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:893:4: Unknown port "AEN_SDM0WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:894:4: Unknown port "AEN_SDM1DATA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:895:4: Unknown port "AEN_SDM1RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:896:4: Unknown port "AEN_SDM1TOGGLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:897:4: Unknown port "AEN_SDM1WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:898:4: Unknown port "AQDMUXSEL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:899:4: Unknown port "AVCC_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:900:4: Unknown port "AVTT_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:901:4: Unknown port "A_BGMONITOREN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:902:4: Unknown port "A_BGPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:903:4: Unknown port "A_GTREFCLKPD0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:904:4: Unknown port "A_GTREFCLKPD1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:905:4: Unknown port "A_QPLL0LOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:906:4: Unknown port "A_QPLL0PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:907:4: Unknown port "A_QPLL0RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:908:4: Unknown port "A_QPLL1LOCKEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:909:4: Unknown port "A_QPLL1PD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:910:4: Unknown port "A_QPLL1RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:911:4: Unknown port "A_SDM0DATA_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:912:4: Unknown port "A_SDM0DATA_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:913:4: Unknown port "A_SDM0RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:914:4: Unknown port "A_SDM0TOGGLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:915:4: Unknown port "A_SDM1DATA_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:916:4: Unknown port "A_SDM1DATA_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:917:4: Unknown port "A_SDM1RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:918:4: Unknown port "A_SDM1TOGGLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:919:4: Unknown port "BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:920:4: Unknown port "BIAS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:921:4: Unknown port "BIAS_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:922:4: Unknown port "BIAS_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:923:4: Unknown port "BIAS_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:924:4: Unknown port "BIAS_CFG_RSVD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:925:4: Unknown port "COMMON_AMUX_SEL0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:926:4: Unknown port "COMMON_AMUX_SEL1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:927:4: Unknown port "COMMON_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:928:4: Unknown port "COMMON_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:929:4: Unknown port "COMMON_INSTANTIATED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:930:4: Unknown port "POR_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:931:4: Unknown port "PPF0_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:932:4: Unknown port "PPF1_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:933:4: Unknown port "QPLL0CLKOUT_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:934:4: Unknown port "QPLL0_AMONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:935:4: Unknown port "QPLL0_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:936:4: Unknown port "QPLL0_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:937:4: Unknown port "QPLL0_CFG1_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:938:4: Unknown port "QPLL0_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:939:4: Unknown port "QPLL0_CFG2_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:940:4: Unknown port "QPLL0_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:941:4: Unknown port "QPLL0_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:942:4: Unknown port "QPLL0_CP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:943:4: Unknown port "QPLL0_CP_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:944:4: Unknown port "QPLL0_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:945:4: Unknown port "QPLL0_FBDIV_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:946:4: Unknown port "QPLL0_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:947:4: Unknown port "QPLL0_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:948:4: Unknown port "QPLL0_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:949:4: Unknown port "QPLL0_LOCK_CFG_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:950:4: Unknown port "QPLL0_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:951:4: Unknown port "QPLL0_LPF_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:952:4: Unknown port "QPLL0_PCI_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:953:4: Unknown port "QPLL0_RATE_SW_USE_DRP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:954:4: Unknown port "QPLL0_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:955:4: Unknown port "QPLL0_SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:956:4: Unknown port "QPLL0_SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:957:4: Unknown port "QPLL0_SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:958:4: Unknown port "QPLL1CLKOUT_RATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:959:4: Unknown port "QPLL1_AMONITOR_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:960:4: Unknown port "QPLL1_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:961:4: Unknown port "QPLL1_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:962:4: Unknown port "QPLL1_CFG1_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:963:4: Unknown port "QPLL1_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:964:4: Unknown port "QPLL1_CFG2_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:965:4: Unknown port "QPLL1_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:966:4: Unknown port "QPLL1_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:967:4: Unknown port "QPLL1_CP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:968:4: Unknown port "QPLL1_CP_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:969:4: Unknown port "QPLL1_FBDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:970:4: Unknown port "QPLL1_FBDIV_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:971:4: Unknown port "QPLL1_INIT_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:972:4: Unknown port "QPLL1_INIT_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:973:4: Unknown port "QPLL1_LOCK_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:974:4: Unknown port "QPLL1_LOCK_CFG_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:975:4: Unknown port "QPLL1_LPF".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:976:4: Unknown port "QPLL1_LPF_G3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:977:4: Unknown port "QPLL1_PCI_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:978:4: Unknown port "QPLL1_RATE_SW_USE_DRP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:979:4: Unknown port "QPLL1_REFCLK_DIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:980:4: Unknown port "QPLL1_SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:981:4: Unknown port "QPLL1_SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:982:4: Unknown port "QPLL1_SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:983:4: Unknown port "RCALSAP_TESTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:984:4: Unknown port "RCAL_APROBE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:985:4: Unknown port "REFCLK0_EN_DC_COUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:986:4: Unknown port "REFCLK0_VCM_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:987:4: Unknown port "REFCLK0_VCM_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:988:4: Unknown port "REFCLK1_EN_DC_COUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:989:4: Unknown port "REFCLK1_VCM_HIGH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:990:4: Unknown port "REFCLK1_VCM_LOW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:991:4: Unknown port "RSVD_ATTR0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:992:4: Unknown port "RSVD_ATTR1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:993:4: Unknown port "RSVD_ATTR2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:994:4: Unknown port "RSVD_ATTR3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:995:4: Unknown port "RXRECCLKOUT0_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:996:4: Unknown port "RXRECCLKOUT1_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:997:4: Unknown port "SARC_ENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:998:4: Unknown port "SARC_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:999:4: Unknown port "SDM0INITSEED0_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1000:4: Unknown port "SDM0INITSEED0_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1001:4: Unknown port "SDM1INITSEED0_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1002:4: Unknown port "SDM1INITSEED0_1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1003:4: Unknown port "SIM_DEVICE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1004:4: Unknown port "SIM_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1005:4: Unknown port "SIM_RESET_SPEEDUP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1006:4: Unknown port "VCCAUX_SENSE_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1007:4: Unknown port "CSSDSTOPCLKDONE0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1008:4: Unknown port "CSSDSTOPCLKDONE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1013:4: Unknown port "PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1030:4: Unknown port "SARCCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1037:4: Unknown port "TCONTDO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1043:4: Unknown port "CSSDSTOPCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1044:4: Unknown port "CSSDSTOPCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1068:4: Unknown port "PMASCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1069:4: Unknown port "PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1070:4: Unknown port "PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1071:4: Unknown port "QDPMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1072:4: Unknown port "QDPMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1094:4: Unknown port "RXRECCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1104:4: Unknown port "TCONMBISTMODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1107:4: Unknown port "TCONRSVDIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1109:4: Unknown port "TCONSPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1110:4: Unknown port "TCONTCK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1111:4: Unknown port "TCONTDI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1112:4: Unknown port "TCONTMS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1113:4: Unknown port "TCONTRST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTHE4_COMMON.v:1114:4: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 152
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IDELAYCTRL.v -l IDELAYCTRL.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IDDR.v -l IDDR.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v RAM64X8SW.v -l RAM64X8SW.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IDELAYE3.v -l IDELAYE3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v BUFMR.v -l BUFMR.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v TX_BITSLICE.v -l TX_BITSLICE.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:422:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:423:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:424:6: Unknown port "DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:425:6: Unknown port "DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:426:6: Unknown port "DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:427:6: Unknown port "ENABLE_PRE_EMPHASIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:428:6: Unknown port "FIFO_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:429:6: Unknown port "SPARE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:430:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:431:6: Unknown port "INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:432:6: Unknown port "NATIVE_ODELAY_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:433:6: Unknown port "OUTPUT_PHASE_90".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:434:6: Unknown port "REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:435:6: Unknown port "RX_DATA_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:436:6: Unknown port "RX_DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:437:6: Unknown port "RX_Q4_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:438:6: Unknown port "RX_Q5_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:439:6: Unknown port "TBYTE_CTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:440:6: Unknown port "TX_Q_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:441:6: Unknown port "TX_T_OUT_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:442:6: Unknown port "UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:443:6: Unknown port "XIPHY_BITSLICE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:454:6: Unknown port "FIFO_RD_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:455:6: Unknown port "FIFO_RD_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:456:6: Unknown port "IFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:459:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:463:6: Unknown port "RX_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:464:6: Unknown port "RX_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:465:6: Unknown port "RX_CNTVALUEIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:466:6: Unknown port "RX_DATAIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:467:6: Unknown port "RX_EN_VTC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:468:6: Unknown port "RX_INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:469:6: Unknown port "RX_LOAD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:470:6: Unknown port "RX_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:471:6: Unknown port "RX_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:475:6: Unknown port "SIM_ODELAY_DATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:476:6: Unknown port "SIM_ODELAY_DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:477:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:481:6: Unknown port "DATA_WIDTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:482:6: Unknown port "DC_ADJ_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:483:6: Unknown port "DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:484:6: Unknown port "DELAY_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:485:6: Unknown port "DELAY_VALUE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:486:6: Unknown port "ENABLE_PRE_EMPHASIS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:487:6: Unknown port "FDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:488:6: Unknown port "INIT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:489:6: Unknown port "NATIVE_ODELAY_BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:490:6: Unknown port "OUTPUT_PHASE_90".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:491:6: Unknown port "REFCLK_FREQUENCY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:492:6: Unknown port "RX_DATA_TYPE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:493:6: Unknown port "RX_DELAY_FORMAT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:494:6: Unknown port "RX_Q4_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:495:6: Unknown port "RX_Q5_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:496:6: Unknown port "SIM_VERSION".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:497:6: Unknown port "TBYTE_CTL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:498:6: Unknown port "TX_Q_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:499:6: Unknown port "TX_T_OUT_ROUTETHRU".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:500:6: Unknown port "UPDATE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:501:6: Unknown port "XIPHY_BITSLICE_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:512:6: Unknown port "FIFO_RD_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:513:6: Unknown port "FIFO_RD_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:514:6: Unknown port "IFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:517:6: Unknown port "OFD_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:521:6: Unknown port "RX_CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:522:6: Unknown port "RX_CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:523:6: Unknown port "RX_CNTVALUEIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:524:6: Unknown port "RX_DATAIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:525:6: Unknown port "RX_EN_VTC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:526:6: Unknown port "RX_INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:527:6: Unknown port "RX_LOAD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:528:6: Unknown port "RX_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:529:6: Unknown port "RX_RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:533:6: Unknown port "SIM_ODELAY_DATAIN0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:534:6: Unknown port "SIM_ODELAY_DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/TX_BITSLICE.v:535:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 75
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v IDELAYE2_FINEDELAY.v -l IDELAYE2_FINEDELAY.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ISERDESE2.v -l ISERDESE2.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ISERDESE2.v:634:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v ILKN.v -l ILKN.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1355:6: Unknown port "BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1356:6: Unknown port "CTL_RX_BURSTMAX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1357:6: Unknown port "CTL_RX_CHAN_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1358:6: Unknown port "CTL_RX_LAST_LANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1359:6: Unknown port "CTL_RX_MFRAMELEN_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1360:6: Unknown port "CTL_RX_PACKET_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1361:6: Unknown port "CTL_RX_RETRANS_MULT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1362:6: Unknown port "CTL_RX_RETRANS_RETRY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1363:6: Unknown port "CTL_RX_RETRANS_TIMER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1364:6: Unknown port "CTL_RX_RETRANS_TIMER2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1365:6: Unknown port "CTL_RX_RETRANS_WDOG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1366:6: Unknown port "CTL_RX_RETRANS_WRAP_TIMER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1367:6: Unknown port "CTL_TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1368:6: Unknown port "CTL_TX_BURSTMAX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1369:6: Unknown port "CTL_TX_BURSTSHORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1370:6: Unknown port "CTL_TX_CHAN_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1371:6: Unknown port "CTL_TX_DISABLE_SKIPWORD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1372:6: Unknown port "CTL_TX_FC_CALLEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1373:6: Unknown port "CTL_TX_LAST_LANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1374:6: Unknown port "CTL_TX_MFRAMELEN_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1375:6: Unknown port "CTL_TX_RETRANS_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1376:6: Unknown port "CTL_TX_RETRANS_MULT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1377:6: Unknown port "CTL_TX_RETRANS_RAM_BANKS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1378:6: Unknown port "MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1379:6: Unknown port "TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1429:6: Unknown port "SCAN_OUT_DRPCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1430:6: Unknown port "SCAN_OUT_ILMAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1547:6: Unknown port "SCAN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1548:6: Unknown port "SCAN_IN_DRPCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1549:6: Unknown port "SCAN_IN_ILMAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1550:6: Unknown port "TEST_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1551:6: Unknown port "TEST_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1603:6: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1608:6: Unknown port "BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1609:6: Unknown port "CTL_RX_BURSTMAX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1610:6: Unknown port "CTL_RX_CHAN_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1611:6: Unknown port "CTL_RX_LAST_LANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1612:6: Unknown port "CTL_RX_MFRAMELEN_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1613:6: Unknown port "CTL_RX_PACKET_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1614:6: Unknown port "CTL_RX_RETRANS_MULT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1615:6: Unknown port "CTL_RX_RETRANS_RETRY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1616:6: Unknown port "CTL_RX_RETRANS_TIMER1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1617:6: Unknown port "CTL_RX_RETRANS_TIMER2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1618:6: Unknown port "CTL_RX_RETRANS_WDOG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1619:6: Unknown port "CTL_RX_RETRANS_WRAP_TIMER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1620:6: Unknown port "CTL_TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1621:6: Unknown port "CTL_TX_BURSTMAX".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1622:6: Unknown port "CTL_TX_BURSTSHORT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1623:6: Unknown port "CTL_TX_CHAN_EXT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1624:6: Unknown port "CTL_TX_DISABLE_SKIPWORD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1625:6: Unknown port "CTL_TX_FC_CALLEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1626:6: Unknown port "CTL_TX_LAST_LANE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1627:6: Unknown port "CTL_TX_MFRAMELEN_MINUS1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1628:6: Unknown port "CTL_TX_RETRANS_DEPTH".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1629:6: Unknown port "CTL_TX_RETRANS_MULT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1630:6: Unknown port "CTL_TX_RETRANS_RAM_BANKS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1631:6: Unknown port "MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1632:6: Unknown port "TEST_MODE_PIN_CHAR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1682:6: Unknown port "SCAN_OUT_DRPCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1683:6: Unknown port "SCAN_OUT_ILMAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1800:6: Unknown port "SCAN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1801:6: Unknown port "SCAN_IN_DRPCTRL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1802:6: Unknown port "SCAN_IN_ILMAC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1803:6: Unknown port "TEST_MODE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1804:6: Unknown port "TEST_RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/ILKN.v:1856:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 66
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verilog/src/unisims -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns ../glbl.v GTM_DUAL.sv -l GTM_DUAL.sv.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3253:6: Unknown port "A_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3254:6: Unknown port "A_SDM_DATA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3255:6: Unknown port "A_SDM_DATA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3256:6: Unknown port "BIAS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3257:6: Unknown port "BIAS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3258:6: Unknown port "BIAS_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3259:6: Unknown port "BIAS_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3260:6: Unknown port "BIAS_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3261:6: Unknown port "BIAS_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3262:6: Unknown port "BIAS_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3263:6: Unknown port "BIAS_CFG7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3264:6: Unknown port "CH0_A_CH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3265:6: Unknown port "CH0_A_CH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3266:6: Unknown port "CH0_A_CH_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3267:6: Unknown port "CH0_A_CH_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3268:6: Unknown port "CH0_A_CH_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3269:6: Unknown port "CH0_A_CH_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3270:6: Unknown port "CH0_A_CH_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3271:6: Unknown port "CH0_RST_LP_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3272:6: Unknown port "CH0_RST_LP_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3273:6: Unknown port "CH0_RST_LP_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3274:6: Unknown port "CH0_RST_LP_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3275:6: Unknown port "CH0_RST_LP_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3276:6: Unknown port "CH0_RST_LP_ID_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3277:6: Unknown port "CH0_RST_LP_ID_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3278:6: Unknown port "CH0_RST_TIME_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3279:6: Unknown port "CH0_RST_TIME_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3280:6: Unknown port "CH0_RST_TIME_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3281:6: Unknown port "CH0_RST_TIME_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3282:6: Unknown port "CH0_RST_TIME_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3283:6: Unknown port "CH0_RST_TIME_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3284:6: Unknown port "CH0_RST_TIME_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3285:6: Unknown port "CH0_RX_ADC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3286:6: Unknown port "CH0_RX_ADC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3287:6: Unknown port "CH0_RX_ANA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3288:6: Unknown port "CH0_RX_ANA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3289:6: Unknown port "CH0_RX_ANA_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3290:6: Unknown port "CH0_RX_APT_CFG0A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3291:6: Unknown port "CH0_RX_APT_CFG0B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3292:6: Unknown port "CH0_RX_APT_CFG10A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3293:6: Unknown port "CH0_RX_APT_CFG10B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3294:6: Unknown port "CH0_RX_APT_CFG11A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3295:6: Unknown port "CH0_RX_APT_CFG11B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3296:6: Unknown port "CH0_RX_APT_CFG12A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3297:6: Unknown port "CH0_RX_APT_CFG12B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3298:6: Unknown port "CH0_RX_APT_CFG13A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3299:6: Unknown port "CH0_RX_APT_CFG13B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3300:6: Unknown port "CH0_RX_APT_CFG14A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3301:6: Unknown port "CH0_RX_APT_CFG14B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3302:6: Unknown port "CH0_RX_APT_CFG15A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3303:6: Unknown port "CH0_RX_APT_CFG15B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3304:6: Unknown port "CH0_RX_APT_CFG16A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3305:6: Unknown port "CH0_RX_APT_CFG16B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3306:6: Unknown port "CH0_RX_APT_CFG17A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3307:6: Unknown port "CH0_RX_APT_CFG17B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3308:6: Unknown port "CH0_RX_APT_CFG18A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3309:6: Unknown port "CH0_RX_APT_CFG18B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3310:6: Unknown port "CH0_RX_APT_CFG19A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3311:6: Unknown port "CH0_RX_APT_CFG19B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3312:6: Unknown port "CH0_RX_APT_CFG1A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3313:6: Unknown port "CH0_RX_APT_CFG1B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3314:6: Unknown port "CH0_RX_APT_CFG20A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3315:6: Unknown port "CH0_RX_APT_CFG20B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3316:6: Unknown port "CH0_RX_APT_CFG21A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3317:6: Unknown port "CH0_RX_APT_CFG21B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3318:6: Unknown port "CH0_RX_APT_CFG22A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3319:6: Unknown port "CH0_RX_APT_CFG22B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3320:6: Unknown port "CH0_RX_APT_CFG23A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3321:6: Unknown port "CH0_RX_APT_CFG23B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3322:6: Unknown port "CH0_RX_APT_CFG24A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3323:6: Unknown port "CH0_RX_APT_CFG24B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3324:6: Unknown port "CH0_RX_APT_CFG25A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3325:6: Unknown port "CH0_RX_APT_CFG25B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3326:6: Unknown port "CH0_RX_APT_CFG26A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3327:6: Unknown port "CH0_RX_APT_CFG26B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3328:6: Unknown port "CH0_RX_APT_CFG27A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3329:6: Unknown port "CH0_RX_APT_CFG27B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3330:6: Unknown port "CH0_RX_APT_CFG28A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3331:6: Unknown port "CH0_RX_APT_CFG28B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3332:6: Unknown port "CH0_RX_APT_CFG2A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3333:6: Unknown port "CH0_RX_APT_CFG2B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3334:6: Unknown port "CH0_RX_APT_CFG3A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3335:6: Unknown port "CH0_RX_APT_CFG3B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3336:6: Unknown port "CH0_RX_APT_CFG4A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3337:6: Unknown port "CH0_RX_APT_CFG4B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3338:6: Unknown port "CH0_RX_APT_CFG5A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3339:6: Unknown port "CH0_RX_APT_CFG5B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3340:6: Unknown port "CH0_RX_APT_CFG6A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3341:6: Unknown port "CH0_RX_APT_CFG6B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3342:6: Unknown port "CH0_RX_APT_CFG7A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3343:6: Unknown port "CH0_RX_APT_CFG7B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3344:6: Unknown port "CH0_RX_APT_CFG8A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3345:6: Unknown port "CH0_RX_APT_CFG8B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3346:6: Unknown port "CH0_RX_APT_CFG9A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3347:6: Unknown port "CH0_RX_APT_CFG9B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3348:6: Unknown port "CH0_RX_APT_CTRL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3349:6: Unknown port "CH0_RX_APT_CTRL_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3350:6: Unknown port "CH0_RX_CAL_CFG0A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3351:6: Unknown port "CH0_RX_CAL_CFG0B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3352:6: Unknown port "CH0_RX_CAL_CFG1A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3353:6: Unknown port "CH0_RX_CAL_CFG1B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3354:6: Unknown port "CH0_RX_CAL_CFG2A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3355:6: Unknown port "CH0_RX_CAL_CFG2B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3356:6: Unknown port "CH0_RX_CDR_CFG0A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3357:6: Unknown port "CH0_RX_CDR_CFG0B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3358:6: Unknown port "CH0_RX_CDR_CFG1A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3359:6: Unknown port "CH0_RX_CDR_CFG1B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3360:6: Unknown port "CH0_RX_CDR_CFG2A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3361:6: Unknown port "CH0_RX_CDR_CFG2B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3362:6: Unknown port "CH0_RX_CDR_CFG3A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3363:6: Unknown port "CH0_RX_CDR_CFG3B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3364:6: Unknown port "CH0_RX_CDR_CFG4A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3365:6: Unknown port "CH0_RX_CDR_CFG4B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3366:6: Unknown port "CH0_RX_CLKGN_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3367:6: Unknown port "CH0_RX_CLKGN_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3368:6: Unknown port "CH0_RX_CTLE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3369:6: Unknown port "CH0_RX_CTLE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3370:6: Unknown port "CH0_RX_CTLE_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3371:6: Unknown port "CH0_RX_CTLE_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3372:6: Unknown port "CH0_RX_DSP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3373:6: Unknown port "CH0_RX_MON_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3374:6: Unknown port "CH0_RX_PAD_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3375:6: Unknown port "CH0_RX_PAD_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3376:6: Unknown port "CH0_RX_PCS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3377:6: Unknown port "CH0_RX_PCS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3378:6: Unknown port "CH0_TX_ANA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3379:6: Unknown port "CH0_TX_ANA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3380:6: Unknown port "CH0_TX_ANA_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3381:6: Unknown port "CH0_TX_ANA_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3382:6: Unknown port "CH0_TX_ANA_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3383:6: Unknown port "CH0_TX_CAL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3384:6: Unknown port "CH0_TX_CAL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3385:6: Unknown port "CH0_TX_DRV_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3386:6: Unknown port "CH0_TX_DRV_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3387:6: Unknown port "CH0_TX_DRV_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3388:6: Unknown port "CH0_TX_DRV_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3389:6: Unknown port "CH0_TX_DRV_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3390:6: Unknown port "CH0_TX_DRV_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3391:6: Unknown port "CH0_TX_LPBK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3392:6: Unknown port "CH0_TX_LPBK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3393:6: Unknown port "CH0_TX_PCS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3394:6: Unknown port "CH0_TX_PCS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3395:6: Unknown port "CH0_TX_PCS_CFG10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3396:6: Unknown port "CH0_TX_PCS_CFG11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3397:6: Unknown port "CH0_TX_PCS_CFG12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3398:6: Unknown port "CH0_TX_PCS_CFG13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3399:6: Unknown port "CH0_TX_PCS_CFG14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3400:6: Unknown port "CH0_TX_PCS_CFG15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3401:6: Unknown port "CH0_TX_PCS_CFG16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3402:6: Unknown port "CH0_TX_PCS_CFG17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3403:6: Unknown port "CH0_TX_PCS_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3404:6: Unknown port "CH0_TX_PCS_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3405:6: Unknown port "CH0_TX_PCS_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3406:6: Unknown port "CH0_TX_PCS_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3407:6: Unknown port "CH0_TX_PCS_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3408:6: Unknown port "CH0_TX_PCS_CFG7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3409:6: Unknown port "CH0_TX_PCS_CFG8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3410:6: Unknown port "CH0_TX_PCS_CFG9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3411:6: Unknown port "CH1_A_CH_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3412:6: Unknown port "CH1_A_CH_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3413:6: Unknown port "CH1_A_CH_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3414:6: Unknown port "CH1_A_CH_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3415:6: Unknown port "CH1_A_CH_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3416:6: Unknown port "CH1_A_CH_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3417:6: Unknown port "CH1_A_CH_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3418:6: Unknown port "CH1_RST_LP_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3419:6: Unknown port "CH1_RST_LP_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3420:6: Unknown port "CH1_RST_LP_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3421:6: Unknown port "CH1_RST_LP_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3422:6: Unknown port "CH1_RST_LP_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3423:6: Unknown port "CH1_RST_LP_ID_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3424:6: Unknown port "CH1_RST_LP_ID_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3425:6: Unknown port "CH1_RST_TIME_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3426:6: Unknown port "CH1_RST_TIME_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3427:6: Unknown port "CH1_RST_TIME_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3428:6: Unknown port "CH1_RST_TIME_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3429:6: Unknown port "CH1_RST_TIME_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3430:6: Unknown port "CH1_RST_TIME_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3431:6: Unknown port "CH1_RST_TIME_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3432:6: Unknown port "CH1_RX_ADC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3433:6: Unknown port "CH1_RX_ADC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3434:6: Unknown port "CH1_RX_ANA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3435:6: Unknown port "CH1_RX_ANA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3436:6: Unknown port "CH1_RX_ANA_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3437:6: Unknown port "CH1_RX_APT_CFG0A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3438:6: Unknown port "CH1_RX_APT_CFG0B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3439:6: Unknown port "CH1_RX_APT_CFG10A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3440:6: Unknown port "CH1_RX_APT_CFG10B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3441:6: Unknown port "CH1_RX_APT_CFG11A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3442:6: Unknown port "CH1_RX_APT_CFG11B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3443:6: Unknown port "CH1_RX_APT_CFG12A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3444:6: Unknown port "CH1_RX_APT_CFG12B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3445:6: Unknown port "CH1_RX_APT_CFG13A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3446:6: Unknown port "CH1_RX_APT_CFG13B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3447:6: Unknown port "CH1_RX_APT_CFG14A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3448:6: Unknown port "CH1_RX_APT_CFG14B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3449:6: Unknown port "CH1_RX_APT_CFG15A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3450:6: Unknown port "CH1_RX_APT_CFG15B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3451:6: Unknown port "CH1_RX_APT_CFG16A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3452:6: Unknown port "CH1_RX_APT_CFG16B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3453:6: Unknown port "CH1_RX_APT_CFG17A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3454:6: Unknown port "CH1_RX_APT_CFG17B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3455:6: Unknown port "CH1_RX_APT_CFG18A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3456:6: Unknown port "CH1_RX_APT_CFG18B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3457:6: Unknown port "CH1_RX_APT_CFG19A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3458:6: Unknown port "CH1_RX_APT_CFG19B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3459:6: Unknown port "CH1_RX_APT_CFG1A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3460:6: Unknown port "CH1_RX_APT_CFG1B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3461:6: Unknown port "CH1_RX_APT_CFG20A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3462:6: Unknown port "CH1_RX_APT_CFG20B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3463:6: Unknown port "CH1_RX_APT_CFG21A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3464:6: Unknown port "CH1_RX_APT_CFG21B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3465:6: Unknown port "CH1_RX_APT_CFG22A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3466:6: Unknown port "CH1_RX_APT_CFG22B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3467:6: Unknown port "CH1_RX_APT_CFG23A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3468:6: Unknown port "CH1_RX_APT_CFG23B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3469:6: Unknown port "CH1_RX_APT_CFG24A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3470:6: Unknown port "CH1_RX_APT_CFG24B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3471:6: Unknown port "CH1_RX_APT_CFG25A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3472:6: Unknown port "CH1_RX_APT_CFG25B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3473:6: Unknown port "CH1_RX_APT_CFG26A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3474:6: Unknown port "CH1_RX_APT_CFG26B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3475:6: Unknown port "CH1_RX_APT_CFG27A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3476:6: Unknown port "CH1_RX_APT_CFG27B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3477:6: Unknown port "CH1_RX_APT_CFG28A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3478:6: Unknown port "CH1_RX_APT_CFG28B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3479:6: Unknown port "CH1_RX_APT_CFG2A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3480:6: Unknown port "CH1_RX_APT_CFG2B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3481:6: Unknown port "CH1_RX_APT_CFG3A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3482:6: Unknown port "CH1_RX_APT_CFG3B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3483:6: Unknown port "CH1_RX_APT_CFG4A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3484:6: Unknown port "CH1_RX_APT_CFG4B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3485:6: Unknown port "CH1_RX_APT_CFG5A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3486:6: Unknown port "CH1_RX_APT_CFG5B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3487:6: Unknown port "CH1_RX_APT_CFG6A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3488:6: Unknown port "CH1_RX_APT_CFG6B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3489:6: Unknown port "CH1_RX_APT_CFG7A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3490:6: Unknown port "CH1_RX_APT_CFG7B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3491:6: Unknown port "CH1_RX_APT_CFG8A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3492:6: Unknown port "CH1_RX_APT_CFG8B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3493:6: Unknown port "CH1_RX_APT_CFG9A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3494:6: Unknown port "CH1_RX_APT_CFG9B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3495:6: Unknown port "CH1_RX_APT_CTRL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3496:6: Unknown port "CH1_RX_APT_CTRL_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3497:6: Unknown port "CH1_RX_CAL_CFG0A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3498:6: Unknown port "CH1_RX_CAL_CFG0B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3499:6: Unknown port "CH1_RX_CAL_CFG1A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3500:6: Unknown port "CH1_RX_CAL_CFG1B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3501:6: Unknown port "CH1_RX_CAL_CFG2A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3502:6: Unknown port "CH1_RX_CAL_CFG2B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3503:6: Unknown port "CH1_RX_CDR_CFG0A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3504:6: Unknown port "CH1_RX_CDR_CFG0B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3505:6: Unknown port "CH1_RX_CDR_CFG1A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3506:6: Unknown port "CH1_RX_CDR_CFG1B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3507:6: Unknown port "CH1_RX_CDR_CFG2A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3508:6: Unknown port "CH1_RX_CDR_CFG2B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3509:6: Unknown port "CH1_RX_CDR_CFG3A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3510:6: Unknown port "CH1_RX_CDR_CFG3B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3511:6: Unknown port "CH1_RX_CDR_CFG4A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3512:6: Unknown port "CH1_RX_CDR_CFG4B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3513:6: Unknown port "CH1_RX_CLKGN_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3514:6: Unknown port "CH1_RX_CLKGN_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3515:6: Unknown port "CH1_RX_CTLE_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3516:6: Unknown port "CH1_RX_CTLE_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3517:6: Unknown port "CH1_RX_CTLE_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3518:6: Unknown port "CH1_RX_CTLE_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3519:6: Unknown port "CH1_RX_DSP_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3520:6: Unknown port "CH1_RX_MON_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3521:6: Unknown port "CH1_RX_PAD_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3522:6: Unknown port "CH1_RX_PAD_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3523:6: Unknown port "CH1_RX_PCS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3524:6: Unknown port "CH1_RX_PCS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3525:6: Unknown port "CH1_TX_ANA_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3526:6: Unknown port "CH1_TX_ANA_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3527:6: Unknown port "CH1_TX_ANA_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3528:6: Unknown port "CH1_TX_ANA_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3529:6: Unknown port "CH1_TX_ANA_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3530:6: Unknown port "CH1_TX_CAL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3531:6: Unknown port "CH1_TX_CAL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3532:6: Unknown port "CH1_TX_DRV_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3533:6: Unknown port "CH1_TX_DRV_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3534:6: Unknown port "CH1_TX_DRV_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3535:6: Unknown port "CH1_TX_DRV_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3536:6: Unknown port "CH1_TX_DRV_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3537:6: Unknown port "CH1_TX_DRV_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3538:6: Unknown port "CH1_TX_LPBK_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3539:6: Unknown port "CH1_TX_LPBK_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3540:6: Unknown port "CH1_TX_PCS_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3541:6: Unknown port "CH1_TX_PCS_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3542:6: Unknown port "CH1_TX_PCS_CFG10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3543:6: Unknown port "CH1_TX_PCS_CFG11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3544:6: Unknown port "CH1_TX_PCS_CFG12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3545:6: Unknown port "CH1_TX_PCS_CFG13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3546:6: Unknown port "CH1_TX_PCS_CFG14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3547:6: Unknown port "CH1_TX_PCS_CFG15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3548:6: Unknown port "CH1_TX_PCS_CFG16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3549:6: Unknown port "CH1_TX_PCS_CFG17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3550:6: Unknown port "CH1_TX_PCS_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3551:6: Unknown port "CH1_TX_PCS_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3552:6: Unknown port "CH1_TX_PCS_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3553:6: Unknown port "CH1_TX_PCS_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3554:6: Unknown port "CH1_TX_PCS_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3555:6: Unknown port "CH1_TX_PCS_CFG7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3556:6: Unknown port "CH1_TX_PCS_CFG8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3557:6: Unknown port "CH1_TX_PCS_CFG9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3558:6: Unknown port "DRPEN_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3559:6: Unknown port "FEC_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3560:6: Unknown port "FEC_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3561:6: Unknown port "FEC_CFG10".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3562:6: Unknown port "FEC_CFG11".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3563:6: Unknown port "FEC_CFG12".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3564:6: Unknown port "FEC_CFG13".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3565:6: Unknown port "FEC_CFG14".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3566:6: Unknown port "FEC_CFG15".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3567:6: Unknown port "FEC_CFG16".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3568:6: Unknown port "FEC_CFG17".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3569:6: Unknown port "FEC_CFG18".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3570:6: Unknown port "FEC_CFG19".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3571:6: Unknown port "FEC_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3572:6: Unknown port "FEC_CFG20".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3573:6: Unknown port "FEC_CFG21".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3574:6: Unknown port "FEC_CFG22".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3575:6: Unknown port "FEC_CFG23".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3576:6: Unknown port "FEC_CFG24".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3577:6: Unknown port "FEC_CFG25".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3578:6: Unknown port "FEC_CFG26".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3579:6: Unknown port "FEC_CFG27".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3580:6: Unknown port "FEC_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3581:6: Unknown port "FEC_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3582:6: Unknown port "FEC_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3583:6: Unknown port "FEC_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3584:6: Unknown port "FEC_CFG7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3585:6: Unknown port "FEC_CFG8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3586:6: Unknown port "FEC_CFG9".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3587:6: Unknown port "PLL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3588:6: Unknown port "PLL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3589:6: Unknown port "PLL_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3590:6: Unknown port "PLL_CFG3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3591:6: Unknown port "PLL_CFG4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3592:6: Unknown port "PLL_CFG5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3593:6: Unknown port "PLL_CFG6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3594:6: Unknown port "PLL_CRS_CTRL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3595:6: Unknown port "PLL_CRS_CTRL_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3596:6: Unknown port "PLL_IPS_PIN_EN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3597:6: Unknown port "PLL_IPS_REFCLK_SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3598:6: Unknown port "RCALSAP_TESTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3599:6: Unknown port "RCAL_APROBE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3600:6: Unknown port "RST_CFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3601:6: Unknown port "RST_PLL_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3602:6: Unknown port "SAP_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3603:6: Unknown port "SDM_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3604:6: Unknown port "SDM_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3605:6: Unknown port "SDM_CFG2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3606:6: Unknown port "SDM_SEED_CFG0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3607:6: Unknown port "SDM_SEED_CFG1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3608:6: Unknown port "SIM_DEVICE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3619:6: Unknown port "CH0_PCSSCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3621:6: Unknown port "CH0_PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3651:6: Unknown port "CH1_PCSSCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3653:6: Unknown port "CH1_PMASCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3705:6: Unknown port "FECSCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3717:6: Unknown port "PLLSCANOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3720:6: Unknown port "REFCLK2BUFG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3721:6: Unknown port "REFCLKPDB_SA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3732:6: Unknown port "CH0_BSRSERIAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3744:6: Unknown port "CH0_PCSSCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3745:6: Unknown port "CH0_PCSSCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3746:6: Unknown port "CH0_PCSSCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3747:6: Unknown port "CH0_PCSSCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3748:6: Unknown port "CH0_PCSSCANRSTB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3749:6: Unknown port "CH0_PCSSCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3751:6: Unknown port "CH0_PMASCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3752:6: Unknown port "CH0_PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3753:6: Unknown port "CH0_PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3754:6: Unknown port "CH0_PMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3755:6: Unknown port "CH0_PMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3790:6: Unknown port "CH0_TSTCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3791:6: Unknown port "CH0_TSTCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3823:6: Unknown port "CH1_BSRSERIAL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3835:6: Unknown port "CH1_PCSSCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3836:6: Unknown port "CH1_PCSSCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3837:6: Unknown port "CH1_PCSSCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3838:6: Unknown port "CH1_PCSSCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3839:6: Unknown port "CH1_PCSSCANRSTB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3840:6: Unknown port "CH1_PCSSCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3842:6: Unknown port "CH1_PMASCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3843:6: Unknown port "CH1_PMASCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3844:6: Unknown port "CH1_PMASCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3845:6: Unknown port "CH1_PMASCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3846:6: Unknown port "CH1_PMASCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3881:6: Unknown port "CH1_TSTCLK0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3882:6: Unknown port "CH1_TSTCLK1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3911:6: Unknown port "CLKTESTSIG".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3920:6: Unknown port "FECSCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3921:6: Unknown port "FECSCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3922:6: Unknown port "FECSCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3923:6: Unknown port "FECSCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3924:6: Unknown port "FECSCANRSTB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3928:6: Unknown port "GTREFCLKPD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3938:6: Unknown port "PLLSCANCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3939:6: Unknown port "PLLSCANENB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3940:6: Unknown port "PLLSCANIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3941:6: Unknown port "PLLSCANMODEB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3942:6: Unknown port "PLLSCANRSTEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3944:6: Unknown port "RCALSEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3945:6: Unknown port "REFCLK2HROW".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/XilinxUnisimLibrary/verilog/src/unisims/GTM_DUAL.sv:3948:6: Unknown port "GSR".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 407
[WARNING] : 0
[   NOTE] : 0
Processed 250 tests.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7645
[WARNING] : 4
[   NOTE] : 0
