// Seed: 1556941840
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 'b0;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri id_8,
    input supply1 id_9,
    input tri0 id_10,
    output tri1 id_11,
    output wand id_12,
    input uwire id_13,
    output wand id_14,
    input wor id_15,
    output uwire id_16,
    input supply1 id_17,
    output wand id_18,
    output wor id_19
);
  wire id_21;
  id_22(
      .id_0(id_14),
      .id_1(1'h0),
      .id_2(id_12),
      .id_3(1),
      .id_4(id_16 & 1'h0),
      .id_5(1'b0),
      .id_6(id_5),
      .id_7(1),
      .id_8(1)
  ); module_0(
      id_21, id_21
  );
endmodule
