

================================================================
== Vivado HLS Report for 'L1toORAN'
================================================================
* Date:           Thu Feb 17 14:19:47 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        L1toORAN
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     2.771|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   12|   12|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %L1_axis_V, i32 1)" [L1toORAN/L1toORAN_main.cpp:53]   --->   Operation 14 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %._crit_edge1326" [L1toORAN/L1toORAN_main.cpp:53]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp1 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %L1_axis_V)" [L1toORAN/L1toORAN_main.cpp:54]   --->   Operation 16 'read' 'tmp1' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_s = call i5 @_ssdm_op_PartSelect.i5.i64.i32.i32(i64 %tmp1, i32 59, i32 63)" [L1toORAN/L1toORAN_main.cpp:56]   --->   Operation 17 'partselect' 'p_Result_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "%icmp_ln879 = icmp eq i5 %p_Result_s, 13" [L1toORAN/L1toORAN_main.cpp:56]   --->   Operation 18 'icmp' 'icmp_ln879' <Predicate = (tmp)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %1, label %._crit_edge1327" [L1toORAN/L1toORAN_main.cpp:56]   --->   Operation 19 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%section_type_V = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 44, i32 51)" [L1toORAN/L1toORAN_main.cpp:57]   --->   Operation 20 'partselect' 'section_type_V' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_2 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %tmp1, i32 52, i32 53)" [L1toORAN/L1toORAN_main.cpp:58]   --->   Operation 21 'partselect' 'p_Result_2' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp1, i32 43)" [L1toORAN/L1toORAN_main.cpp:59]   --->   Operation 22 'bitselect' 'tmp_1' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "store i1 %tmp_1, i1* @seq_no_V, align 1" [L1toORAN/L1toORAN_main.cpp:59]   --->   Operation 23 'store' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_numPrbu_V = load i8* @section_hdr_numPrbu_s, align 1" [L1toORAN/L1toORAN_main.cpp:102]   --->   Operation 24 'load' 'tmp_numPrbu_V' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%icmp_ln125 = icmp eq i8 %section_type_V, 11" [L1toORAN/L1toORAN_main.cpp:125]   --->   Operation 25 'icmp' 'icmp_ln125' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %13, label %._crit_edge1331" [L1toORAN/L1toORAN_main.cpp:125]   --->   Operation 26 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %14, label %17" [L1toORAN/L1toORAN_main.cpp:128]   --->   Operation 27 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_19 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 16, i32 23)" [L1toORAN/L1toORAN_main.cpp:152]   --->   Operation 28 'partselect' 'p_Result_19' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%value_V_load = load i8* @value_V, align 1" [L1toORAN/L1toORAN_main.cpp:155]   --->   Operation 29 'load' 'value_V_load' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%icmp_ln899 = icmp ult i8 %value_V_load, 21" [L1toORAN/L1toORAN_main.cpp:155]   --->   Operation 30 'icmp' 'icmp_ln899' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %_ifconv, label %._crit_edge1335" [L1toORAN/L1toORAN_main.cpp:155]   --->   Operation 31 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 32 [12/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 32 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%icmp_ln93 = icmp eq i8 %section_type_V, 1" [L1toORAN/L1toORAN_main.cpp:93]   --->   Operation 33 'icmp' 'icmp_ln93' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %8, label %._crit_edge1330" [L1toORAN/L1toORAN_main.cpp:93]   --->   Operation 34 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %9, label %10" [L1toORAN/L1toORAN_main.cpp:95]   --->   Operation 35 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_15 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 13, i32 20)" [L1toORAN/L1toORAN_main.cpp:109]   --->   Operation 36 'partselect' 'p_Result_15' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "store i8 %p_Result_15, i8* @section_hdr_numPrbu_s, align 2" [L1toORAN/L1toORAN_main.cpp:109]   --->   Operation 37 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "store i8 %p_Result_15, i8* @value_V, align 1" [L1toORAN/L1toORAN_main.cpp:111]   --->   Operation 38 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.84ns)   --->   "%icmp_ln63 = icmp eq i8 %section_type_V, 1" [L1toORAN/L1toORAN_main.cpp:63]   --->   Operation 39 'icmp' 'icmp_ln63' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %3, label %._crit_edge1329" [L1toORAN/L1toORAN_main.cpp:63]   --->   Operation 40 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %4, label %5" [L1toORAN/L1toORAN_main.cpp:65]   --->   Operation 41 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & icmp_ln63)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 42 [11/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 42 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 43 [10/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 43 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 44 [9/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 44 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 45 [8/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 45 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 46 [7/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 46 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 47 [6/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 47 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 48 [5/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 48 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 49 [4/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 49 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 50 [3/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 50 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.89>
ST_11 : Operation 51 [2/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 51 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_17 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %tmp1, i32 13, i32 14)" [L1toORAN/L1toORAN_main.cpp:112]   --->   Operation 52 'partselect' 'p_Result_17' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "store i2 %p_Result_17, i2* @prb_bit_V, align 1" [L1toORAN/L1toORAN_main.cpp:112]   --->   Operation 53 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp1, i32 51)" [L1toORAN/L1toORAN_main.cpp:60]   --->   Operation 54 'bitselect' 'tmp_2' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %20, label %21" [L1toORAN/L1toORAN_main.cpp:176]   --->   Operation 55 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0)> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp1, i32 42)" [L1toORAN/L1toORAN_main.cpp:147]   --->   Operation 56 'bitselect' 'tmp_8' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "store i1 %tmp_8, i1* @extn_hdr_ef_V, align 2" [L1toORAN/L1toORAN_main.cpp:147]   --->   Operation 57 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_18 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp1, i32 26, i32 41)" [L1toORAN/L1toORAN_main.cpp:148]   --->   Operation 58 'partselect' 'p_Result_18' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "store i16 %p_Result_18, i16* @extn_hdr_extLen_V, align 2" [L1toORAN/L1toORAN_main.cpp:148]   --->   Operation 59 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp1, i32 25)" [L1toORAN/L1toORAN_main.cpp:149]   --->   Operation 60 'bitselect' 'tmp_9' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "store i1 %tmp_9, i1* @extn_hdr_disablebfW_s, align 2" [L1toORAN/L1toORAN_main.cpp:149]   --->   Operation 61 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp1, i32 24)" [L1toORAN/L1toORAN_main.cpp:150]   --->   Operation 62 'bitselect' 'tmp_10' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "store i1 %tmp_10, i1* @extn_hdr_RAD_V, align 1" [L1toORAN/L1toORAN_main.cpp:150]   --->   Operation 63 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "store i8 %p_Result_19, i8* @extn_hdr_numBundPRB_s, align 1" [L1toORAN/L1toORAN_main.cpp:152]   --->   Operation 64 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_20 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 8, i32 15)" [L1toORAN/L1toORAN_main.cpp:153]   --->   Operation 65 'partselect' 'p_Result_20' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "store i8 %p_Result_20, i8* @extn_hdr_bfWCompHdr_s, align 2" [L1toORAN/L1toORAN_main.cpp:153]   --->   Operation 66 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%prb_bit_V_load = load i2* @prb_bit_V, align 1" [L1toORAN/L1toORAN_main.cpp:156]   --->   Operation 67 'load' 'prb_bit_V_load' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.44ns)   --->   "%icmp_ln895 = icmp eq i2 %prb_bit_V_load, 0" [L1toORAN/L1toORAN_main.cpp:156]   --->   Operation 68 'icmp' 'icmp_ln895' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/12] (1.89ns)   --->   "%ret_V = udiv i8 %tmp_numPrbu_V, %p_Result_19" [L1toORAN/L1toORAN_main.cpp:160]   --->   Operation 69 'udiv' 'ret_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 1.89> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i8 %ret_V to i3" [L1toORAN/L1toORAN_main.cpp:157]   --->   Operation 70 'trunc' 'trunc_ln301' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.67ns)   --->   "%add_ln301 = add i3 1, %trunc_ln301" [L1toORAN/L1toORAN_main.cpp:157]   --->   Operation 71 'add' 'add_ln301' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.20ns)   --->   "%select_ln895 = select i1 %icmp_ln895, i3 %trunc_ln301, i3 %add_ln301" [L1toORAN/L1toORAN_main.cpp:156]   --->   Operation 72 'select' 'select_ln895' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "store i3 %select_ln895, i3* @numMatrix_V, align 1" [L1toORAN/L1toORAN_main.cpp:157]   --->   Operation 73 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%count_load = load i1* @count, align 1" [L1toORAN/L1toORAN_main.cpp:137]   --->   Operation 74 'load' 'count_load' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.65ns)   --->   "store i1 false, i1* @count, align 1" [L1toORAN/L1toORAN_main.cpp:138]   --->   Operation 75 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & count_load)> <Delay = 0.65>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_V_2 = load i3* @numMatrix_V, align 1" [L1toORAN/L1toORAN_main.cpp:139]   --->   Operation 76 'load' 'tmp_V_2' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & count_load)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.58ns)   --->   "%icmp_ln139 = icmp ugt i3 %tmp_V_2, -3" [L1toORAN/L1toORAN_main.cpp:139]   --->   Operation 77 'icmp' 'icmp_ln139' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & count_load)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.58ns)   --->   "%icmp_ln891 = icmp eq i3 %tmp_V_2, 0" [L1toORAN/L1toORAN_main.cpp:139]   --->   Operation 78 'icmp' 'icmp_ln891' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & count_load)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.28ns)   --->   "%or_ln139 = or i1 %icmp_ln139, %icmp_ln891" [L1toORAN/L1toORAN_main.cpp:139]   --->   Operation 79 'or' 'or_ln139' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & count_load)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %or_ln139, label %._crit_edge1331, label %16" [L1toORAN/L1toORAN_main.cpp:139]   --->   Operation 80 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & count_load)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_13 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %tmp1, i32 31, i32 42)" [L1toORAN/L1toORAN_main.cpp:105]   --->   Operation 81 'partselect' 'p_Result_13' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "store i12 %p_Result_13, i12* @section_hdr_sectionI, align 2" [L1toORAN/L1toORAN_main.cpp:105]   --->   Operation 82 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp1, i32 30)" [L1toORAN/L1toORAN_main.cpp:106]   --->   Operation 83 'bitselect' 'tmp_6' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "store i1 %tmp_6, i1* @section_hdr_rb_V, align 2" [L1toORAN/L1toORAN_main.cpp:106]   --->   Operation 84 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp1, i32 29)" [L1toORAN/L1toORAN_main.cpp:107]   --->   Operation 85 'bitselect' 'tmp_7' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "store i1 %tmp_7, i1* @section_hdr_symInc_V, align 1" [L1toORAN/L1toORAN_main.cpp:107]   --->   Operation 86 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_14 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 21, i32 28)" [L1toORAN/L1toORAN_main.cpp:108]   --->   Operation 87 'partselect' 'p_Result_14' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "store i8 %p_Result_14, i8* @section_hdr_startPrb, align 1" [L1toORAN/L1toORAN_main.cpp:108]   --->   Operation 88 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_16 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %tmp1, i32 1, i32 12)" [L1toORAN/L1toORAN_main.cpp:110]   --->   Operation 89 'partselect' 'p_Result_16' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "store i12 %p_Result_16, i12* @section_hdr_reMask_V, align 2" [L1toORAN/L1toORAN_main.cpp:110]   --->   Operation 90 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.65ns)   --->   "store i1 true, i1* @count, align 1" [L1toORAN/L1toORAN_main.cpp:103]   --->   Operation 91 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.65>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "store i1 true, i1* @appn_hdr_sectionType, align 1" [L1toORAN/L1toORAN_main.cpp:69]   --->   Operation 92 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp1, i32 42)" [L1toORAN/L1toORAN_main.cpp:70]   --->   Operation 93 'bitselect' 'tmp_3' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "store i1 %tmp_3, i1* @appn_hdr_dataDirecti, align 1" [L1toORAN/L1toORAN_main.cpp:70]   --->   Operation 94 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_9 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %tmp1, i32 39, i32 41)" [L1toORAN/L1toORAN_main.cpp:71]   --->   Operation 95 'partselect' 'p_Result_9' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "store i3 %p_Result_9, i3* @appn_hdr_payloadVers, align 1" [L1toORAN/L1toORAN_main.cpp:71]   --->   Operation 96 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp1, i32 35, i32 38)" [L1toORAN/L1toORAN_main.cpp:72]   --->   Operation 97 'partselect' 'p_Result_1' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "store i4 %p_Result_1, i4* @appn_hdr_filterIndex, align 1" [L1toORAN/L1toORAN_main.cpp:72]   --->   Operation 98 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 27, i32 34)" [L1toORAN/L1toORAN_main.cpp:73]   --->   Operation 99 'partselect' 'p_Result_3' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "store i8 %p_Result_3, i8* @appn_hdr_frameId_V, align 1" [L1toORAN/L1toORAN_main.cpp:73]   --->   Operation 100 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp1, i32 23, i32 26)" [L1toORAN/L1toORAN_main.cpp:74]   --->   Operation 101 'partselect' 'p_Result_4' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "store i4 %p_Result_4, i4* @appn_hdr_subframeId_s, align 1" [L1toORAN/L1toORAN_main.cpp:74]   --->   Operation 102 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_10 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %tmp1, i32 17, i32 22)" [L1toORAN/L1toORAN_main.cpp:75]   --->   Operation 103 'partselect' 'p_Result_10' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "store i6 %p_Result_10, i6* @appn_hdr_slotID_V, align 1" [L1toORAN/L1toORAN_main.cpp:75]   --->   Operation 104 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_11 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp1, i32 13, i32 16)" [L1toORAN/L1toORAN_main.cpp:76]   --->   Operation 105 'partselect' 'p_Result_11' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "store i4 %p_Result_11, i4* @appn_hdr_startsymbol, align 1" [L1toORAN/L1toORAN_main.cpp:76]   --->   Operation 106 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_12 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 5, i32 12)" [L1toORAN/L1toORAN_main.cpp:77]   --->   Operation 107 'partselect' 'p_Result_12' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "store i8 %p_Result_12, i8* @appn_hdr_numSections, align 1" [L1toORAN/L1toORAN_main.cpp:77]   --->   Operation 108 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.76>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i72* %extension_header_V), !map !105"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %section_header_V), !map !141"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %application_header_V), !map !169"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %L1_axis_V), !map !203"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i96* %mux_config_V_V), !map !210"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %numBeams_V_V), !map !214"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %l1toc_stateout_V), !map !218"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %rtcid_V_V), !map !222"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %CDATA_COUNTER_V), !map !226"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @L1toORAN_str) nounwind"   --->   Operation 118 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %numBeams_V_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [L1toORAN/L1toORAN_main.cpp:16]   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i96* %mux_config_V_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:17]   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:22]   --->   Operation 121 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:23]   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i72* %extension_header_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:24]   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %section_header_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:25]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %application_header_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:26]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %l1toc_stateout_V, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:27]   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %CDATA_COUNTER_V, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:28]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %L1_axis_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:30]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @state_V, i32 1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:38]   --->   Operation 129 'specreset' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @seq_no_V, i32 1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:41]   --->   Operation 130 'specreset' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%state_V_load = load i2* @state_V, align 1" [L1toORAN/L1toORAN_main.cpp:46]   --->   Operation 131 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i2 %state_V_load to i8" [L1toORAN/L1toORAN_main.cpp:46]   --->   Operation 132 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %l1toc_stateout_V, i8 %zext_ln209)" [L1toORAN/L1toORAN_main.cpp:46]   --->   Operation 133 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %rtcid_V_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [L1toORAN/L1toORAN_main.cpp:47]   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "store i2 %p_Result_2, i2* @state_V, align 1" [L1toORAN/L1toORAN_main.cpp:58]   --->   Operation 135 'store' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.72ns)   --->   "switch i2 %p_Result_2, label %._crit_edge1328 [
    i2 1, label %2
    i2 -2, label %7
    i2 -1, label %12
    i2 0, label %19
  ]" [L1toORAN/L1toORAN_main.cpp:61]   --->   Operation 136 'switch' <Predicate = (tmp & icmp_ln879)> <Delay = 0.72>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_5 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %tmp1, i32 39, i32 50)" [L1toORAN/L1toORAN_main.cpp:177]   --->   Operation 137 'partselect' 'p_Result_5' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%p_Val2_s = load i96* @mux_configs_V, align 8" [L1toORAN/L1toORAN_main.cpp:177]   --->   Operation 138 'load' 'p_Val2_s' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_6 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %tmp1, i32 27, i32 38)" [L1toORAN/L1toORAN_main.cpp:178]   --->   Operation 139 'partselect' 'p_Result_6' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_7 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %tmp1, i32 15, i32 26)" [L1toORAN/L1toORAN_main.cpp:179]   --->   Operation 140 'partselect' 'p_Result_7' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_8 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %tmp1, i32 3, i32 14)" [L1toORAN/L1toORAN_main.cpp:180]   --->   Operation 141 'partselect' 'p_Result_8' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_4 = call i48 @_ssdm_op_BitConcatenate.i48.i12.i12.i12.i12(i12 %p_Result_8, i12 %p_Result_7, i12 %p_Result_6, i12 %p_Result_5)" [L1toORAN/L1toORAN_main.cpp:180]   --->   Operation 142 'bitconcatenate' 'tmp_4' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_s_139 = call i96 @_ssdm_op_PartSet.i96.i96.i48.i32.i32(i96 %p_Val2_s, i48 %tmp_4, i32 0, i32 47)" [L1toORAN/L1toORAN_main.cpp:188]   --->   Operation 143 'partset' 'p_Result_s_139' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & !tmp_2)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.65ns)   --->   "store i96 %p_Result_s_139, i96* @mux_configs_V, align 8" [L1toORAN/L1toORAN_main.cpp:188]   --->   Operation 144 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & !tmp_2)> <Delay = 0.65>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%t_V = load i8* @cplane_data_counter_s, align 1" [L1toORAN/L1toORAN_main.cpp:189]   --->   Operation 145 'load' 't_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & !tmp_2)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.76ns)   --->   "%add_ln700 = add i8 %t_V, 1" [L1toORAN/L1toORAN_main.cpp:189]   --->   Operation 146 'add' 'add_ln700' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & !tmp_2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "store i8 %add_ln700, i8* @cplane_data_counter_s, align 1" [L1toORAN/L1toORAN_main.cpp:189]   --->   Operation 147 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & !tmp_2)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %CDATA_COUNTER_V, i8 %add_ln700)" [L1toORAN/L1toORAN_main.cpp:190]   --->   Operation 148 'write' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & !tmp_2)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "br label %22"   --->   Operation 149 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & !tmp_2)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_21 = call i96 @_ssdm_op_PartSet.i96.i96.i48.i32.i32(i96 %p_Val2_s, i48 %tmp_4, i32 48, i32 95)" [L1toORAN/L1toORAN_main.cpp:180]   --->   Operation 150 'partset' 'p_Result_21' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & tmp_2)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.65ns)   --->   "store i96 %p_Result_21, i96* @mux_configs_V, align 8" [L1toORAN/L1toORAN_main.cpp:180]   --->   Operation 151 'store' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & tmp_2)> <Delay = 0.65>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i96P(i96* %mux_config_V_V, i96 %p_Result_21)" [L1toORAN/L1toORAN_main.cpp:182]   --->   Operation 152 'write' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "br label %22" [L1toORAN/L1toORAN_main.cpp:184]   --->   Operation 153 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0 & tmp_2)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "br label %._crit_edge1328" [L1toORAN/L1toORAN_main.cpp:194]   --->   Operation 154 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 0)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge1335" [L1toORAN/L1toORAN_main.cpp:162]   --->   Operation 155 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1 & icmp_ln899)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 156 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_bfWCompParam_V = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 35, i32 42)" [L1toORAN/L1toORAN_main.cpp:129]   --->   Operation 157 'partselect' 'tmp_bfWCompParam_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_beamID_V_1 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp1, i32 20, i32 34)" [L1toORAN/L1toORAN_main.cpp:130]   --->   Operation 158 'partselect' 'tmp_beamID_V_1' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_ef_V_1 = load i1* @extn_hdr_ef_V, align 2" [L1toORAN/L1toORAN_main.cpp:132]   --->   Operation 159 'load' 'tmp_ef_V_1' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_extLen_V = load i16* @extn_hdr_extLen_V, align 2" [L1toORAN/L1toORAN_main.cpp:132]   --->   Operation 160 'load' 'tmp_extLen_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_disablebfW_V = load i1* @extn_hdr_disablebfW_s, align 2" [L1toORAN/L1toORAN_main.cpp:132]   --->   Operation 161 'load' 'tmp_disablebfW_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_RAD_V = load i1* @extn_hdr_RAD_V, align 1" [L1toORAN/L1toORAN_main.cpp:132]   --->   Operation 162 'load' 'tmp_RAD_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_numBundPRB_V = load i8* @extn_hdr_numBundPRB_s, align 1" [L1toORAN/L1toORAN_main.cpp:132]   --->   Operation 163 'load' 'tmp_numBundPRB_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_bfWCompHdr_V = load i8* @extn_hdr_bfWCompHdr_s, align 2" [L1toORAN/L1toORAN_main.cpp:132]   --->   Operation 164 'load' 'tmp_bfWCompHdr_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_3_2 = call i72 @_ssdm_op_BitConcatenate.i72.i15.i1.i8.i8.i8.i6.i1.i1.i16.i7.i1(i15 %tmp_beamID_V_1, i1 false, i8 %tmp_bfWCompParam_V, i8 %tmp_bfWCompHdr_V, i8 %tmp_numBundPRB_V, i6 0, i1 %tmp_RAD_V, i1 %tmp_disablebfW_V, i16 %tmp_extLen_V, i7 11, i1 %tmp_ef_V_1)" [L1toORAN/L1toORAN_main.cpp:132]   --->   Operation 165 'bitconcatenate' 'tmp_3_2' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i72P(i72* %extension_header_V, i72 %tmp_3_2)" [L1toORAN/L1toORAN_main.cpp:132]   --->   Operation 166 'write' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %count_load, label %15, label %._crit_edge1332" [L1toORAN/L1toORAN_main.cpp:137]   --->   Operation 167 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i3 %tmp_V_2 to i8" [L1toORAN/L1toORAN_main.cpp:140]   --->   Operation 168 'zext' 'zext_ln163' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & count_load & !or_ln139)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %numBeams_V_V, i8 %zext_ln163)" [L1toORAN/L1toORAN_main.cpp:140]   --->   Operation 169 'write' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & count_load & !or_ln139)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "br label %._crit_edge1332" [L1toORAN/L1toORAN_main.cpp:144]   --->   Operation 170 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & count_load & !or_ln139)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "br label %18" [L1toORAN/L1toORAN_main.cpp:146]   --->   Operation 171 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & !or_ln139) | (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & tmp_1 & !count_load)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "br label %._crit_edge1331" [L1toORAN/L1toORAN_main.cpp:166]   --->   Operation 172 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !or_ln139) | (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !count_load) | (tmp & icmp_ln879 & p_Result_2 == 3 & icmp_ln125 & !tmp_1)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "br label %._crit_edge1328" [L1toORAN/L1toORAN_main.cpp:172]   --->   Operation 173 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 3)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 174 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & !tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_numSymbol_V = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp1, i32 39, i32 42)" [L1toORAN/L1toORAN_main.cpp:96]   --->   Operation 175 'partselect' 'tmp_numSymbol_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_beamID_V = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp1, i32 24, i32 38)" [L1toORAN/L1toORAN_main.cpp:97]   --->   Operation 176 'partselect' 'tmp_beamID_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_ef_V = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp1, i32 23)" [L1toORAN/L1toORAN_main.cpp:98]   --->   Operation 177 'bitselect' 'tmp_ef_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp1, i32 7, i32 22)" [L1toORAN/L1toORAN_main.cpp:99]   --->   Operation 178 'partselect' 'tmp_V_1' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %rtcid_V_V, i16 %tmp_V_1)" [L1toORAN/L1toORAN_main.cpp:100]   --->   Operation 179 'write' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_sectionID_V = load i12* @section_hdr_sectionI, align 2" [L1toORAN/L1toORAN_main.cpp:102]   --->   Operation 180 'load' 'tmp_sectionID_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_rb_V = load i1* @section_hdr_rb_V, align 2" [L1toORAN/L1toORAN_main.cpp:102]   --->   Operation 181 'load' 'tmp_rb_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_symInc_V = load i1* @section_hdr_symInc_V, align 1" [L1toORAN/L1toORAN_main.cpp:102]   --->   Operation 182 'load' 'tmp_symInc_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%section_hdr_startPrb_1 = load i8* @section_hdr_startPrb, align 1" [L1toORAN/L1toORAN_main.cpp:102]   --->   Operation 183 'load' 'section_hdr_startPrb_1' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_startPrbu_V = zext i8 %section_hdr_startPrb_1 to i10" [L1toORAN/L1toORAN_main.cpp:102]   --->   Operation 184 'zext' 'tmp_startPrbu_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_reMask_V = load i12* @section_hdr_reMask_V, align 2" [L1toORAN/L1toORAN_main.cpp:102]   --->   Operation 185 'load' 'tmp_reMask_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_2_2 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i15.i4.i12.i8.i10.i1.i1.i12(i1 %tmp_ef_V, i15 %tmp_beamID_V, i4 %tmp_numSymbol_V, i12 %tmp_reMask_V, i8 %tmp_numPrbu_V, i10 %tmp_startPrbu_V, i1 %tmp_symInc_V, i1 %tmp_rb_V, i12 %tmp_sectionID_V)" [L1toORAN/L1toORAN_main.cpp:102]   --->   Operation 186 'bitconcatenate' 'tmp_2_2' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %section_header_V, i64 %tmp_2_2)" [L1toORAN/L1toORAN_main.cpp:102]   --->   Operation 187 'write' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "br label %11" [L1toORAN/L1toORAN_main.cpp:104]   --->   Operation 188 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & tmp_1 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "br label %._crit_edge1330" [L1toORAN/L1toORAN_main.cpp:116]   --->   Operation 189 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2 & icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "br label %._crit_edge1328" [L1toORAN/L1toORAN_main.cpp:122]   --->   Operation 190 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 2)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 191 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & !tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_udCompHdr_V = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 35, i32 42)" [L1toORAN/L1toORAN_main.cpp:66]   --->   Operation 192 'partselect' 'tmp_udCompHdr_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_dataDirection_V = load i1* @appn_hdr_dataDirecti, align 1" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 193 'load' 'tmp_dataDirection_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_payloadVersion_V = load i3* @appn_hdr_payloadVers, align 1" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 194 'load' 'tmp_payloadVersion_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_filterIndex_V = load i4* @appn_hdr_filterIndex, align 1" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 195 'load' 'tmp_filterIndex_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_frameId_V = load i8* @appn_hdr_frameId_V, align 1" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 196 'load' 'tmp_frameId_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_subframeId_V = load i4* @appn_hdr_subframeId_s, align 1" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 197 'load' 'tmp_subframeId_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_slotID_V = load i6* @appn_hdr_slotID_V, align 1" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 198 'load' 'tmp_slotID_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%appn_hdr_startsymbol_1 = load i4* @appn_hdr_startsymbol, align 1" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 199 'load' 'appn_hdr_startsymbol_1' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_startsymbolId_V = zext i4 %appn_hdr_startsymbol_1 to i6" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 200 'zext' 'tmp_startsymbolId_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_numSections_V = load i8* @appn_hdr_numSections, align 1" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 201 'load' 'tmp_numSections_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%appn_hdr_sectionType_1 = load i1* @appn_hdr_sectionType, align 1" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 202 'load' 'appn_hdr_sectionType_1' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_sectionType_V = zext i1 %appn_hdr_sectionType_1 to i8" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 203 'zext' 'tmp_sectionType_V' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_1_2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i6.i6.i4.i8.i4.i3.i1(i8 0, i8 %tmp_udCompHdr_V, i8 %tmp_sectionType_V, i8 %tmp_numSections_V, i6 %tmp_startsymbolId_V, i6 %tmp_slotID_V, i4 %tmp_subframeId_V, i8 %tmp_frameId_V, i4 %tmp_filterIndex_V, i3 %tmp_payloadVersion_V, i1 %tmp_dataDirection_V)" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 204 'bitconcatenate' 'tmp_1_2' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %application_header_V, i64 %tmp_1_2)" [L1toORAN/L1toORAN_main.cpp:67]   --->   Operation 205 'write' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "br label %6" [L1toORAN/L1toORAN_main.cpp:68]   --->   Operation 206 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & tmp_1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "br label %._crit_edge1329" [L1toORAN/L1toORAN_main.cpp:81]   --->   Operation 207 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1 & icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "br label %._crit_edge1328" [L1toORAN/L1toORAN_main.cpp:90]   --->   Operation 208 'br' <Predicate = (tmp & icmp_ln879 & p_Result_2 == 1)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "br label %._crit_edge1327" [L1toORAN/L1toORAN_main.cpp:195]   --->   Operation 209 'br' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "br label %._crit_edge1326" [L1toORAN/L1toORAN_main.cpp:196]   --->   Operation 210 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "ret void" [L1toORAN/L1toORAN_main.cpp:198]   --->   Operation 211 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.4ns.

 <State 1>: 1.89ns
The critical path consists of the following:
	axis read on port 'L1_axis_V' (L1toORAN/L1toORAN_main.cpp:54) [68]  (0 ns)
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 2>: 1.89ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 3>: 1.89ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 4>: 1.89ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 5>: 1.89ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 6>: 1.89ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 7>: 1.89ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 8>: 1.89ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 9>: 1.89ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 10>: 1.89ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 11>: 1.89ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'udiv' operation ('ret.V', L1toORAN/L1toORAN_main.cpp:160) [128]  (1.89 ns)
	'add' operation ('add_ln301', L1toORAN/L1toORAN_main.cpp:157) [130]  (0.673 ns)
	'select' operation ('select_ln895', L1toORAN/L1toORAN_main.cpp:156) [131]  (0.208 ns)

 <State 13>: 0.765ns
The critical path consists of the following:
	'load' operation ('t.V', L1toORAN/L1toORAN_main.cpp:189) on static variable 'cplane_data_counter_s' [92]  (0 ns)
	'add' operation ('add_ln700', L1toORAN/L1toORAN_main.cpp:189) [93]  (0.765 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
