
Lora Mesh_1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c90  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  08004e30  08004e30  00014e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800507c  0800507c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800507c  0800507c  0001507c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005084  08005084  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005084  08005084  00015084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005088  08005088  00015088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800508c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a20  20000070  080050fc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a90  080050fc  00020a90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000adf7  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021c4  00000000  00000000  0002ae97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000908  00000000  00000000  0002d060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000810  00000000  00000000  0002d968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170b8  00000000  00000000  0002e178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c44f  00000000  00000000  00045230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000878d1  00000000  00000000  0005167f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d8f50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002df4  00000000  00000000  000d8fa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004e18 	.word	0x08004e18

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004e18 	.word	0x08004e18

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <BUTTON_Press_Short_Callback>:
 */
//uint8_t tx_frame_data[] = {0x00, 0x11, 0x22, 0x33};
uint8_t tx_frame_data[255];
uint8_t tx_frame_len = 0;
void BUTTON_Press_Short_Callback(BUTTON_HandleTypedef *ButtonX)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	if(ButtonX == &btn)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4a07      	ldr	r2, [pc, #28]	; (80005bc <BUTTON_Press_Short_Callback+0x28>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d106      	bne.n	80005b2 <BUTTON_Press_Short_Callback+0x1e>
	{
		FRAME_SYNC_Transmit(1, 5, tx_frame_data, tx_frame_len);
 80005a4:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <BUTTON_Press_Short_Callback+0x2c>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	4a06      	ldr	r2, [pc, #24]	; (80005c4 <BUTTON_Press_Short_Callback+0x30>)
 80005aa:	2105      	movs	r1, #5
 80005ac:	2001      	movs	r0, #1
 80005ae:	f002 feab 	bl	8003308 <FRAME_SYNC_Transmit>
	}
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000118 	.word	0x20000118
 80005c0:	20000233 	.word	0x20000233
 80005c4:	20000134 	.word	0x20000134

080005c8 <FRAME_SYNC_RxCpltCallback>:

void FRAME_SYNC_RxCpltCallback(uint8_t *p_rx_data, uint8_t data_size)
{
 80005c8:	b590      	push	{r4, r7, lr}
 80005ca:	b09f      	sub	sp, #124	; 0x7c
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
 80005d0:	460b      	mov	r3, r1
 80005d2:	70fb      	strb	r3, [r7, #3]
	char tx_str[100] = "\nData: ";
 80005d4:	4a27      	ldr	r2, [pc, #156]	; (8000674 <FRAME_SYNC_RxCpltCallback+0xac>)
 80005d6:	f107 0310 	add.w	r3, r7, #16
 80005da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005de:	e883 0003 	stmia.w	r3, {r0, r1}
 80005e2:	f107 0318 	add.w	r3, r7, #24
 80005e6:	225c      	movs	r2, #92	; 0x5c
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f003 f9c2 	bl	8003974 <memset>
	for(int i = 0; i < data_size; i++)
 80005f0:	2300      	movs	r3, #0
 80005f2:	677b      	str	r3, [r7, #116]	; 0x74
 80005f4:	e015      	b.n	8000622 <FRAME_SYNC_RxCpltCallback+0x5a>
	{
		char temp_str[4];
		sprintf(temp_str, "%02X ", p_rx_data[i]);
 80005f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80005f8:	687a      	ldr	r2, [r7, #4]
 80005fa:	4413      	add	r3, r2
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	461a      	mov	r2, r3
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	491c      	ldr	r1, [pc, #112]	; (8000678 <FRAME_SYNC_RxCpltCallback+0xb0>)
 8000606:	4618      	mov	r0, r3
 8000608:	f003 f9bc 	bl	8003984 <siprintf>
		strcat(tx_str, temp_str);
 800060c:	f107 020c 	add.w	r2, r7, #12
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	4611      	mov	r1, r2
 8000616:	4618      	mov	r0, r3
 8000618:	f003 f9d4 	bl	80039c4 <strcat>
	for(int i = 0; i < data_size; i++)
 800061c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800061e:	3301      	adds	r3, #1
 8000620:	677b      	str	r3, [r7, #116]	; 0x74
 8000622:	78fb      	ldrb	r3, [r7, #3]
 8000624:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000626:	429a      	cmp	r2, r3
 8000628:	dbe5      	blt.n	80005f6 <FRAME_SYNC_RxCpltCallback+0x2e>
	}
	strcat(tx_str, "\nCRC Correct\n");
 800062a:	f107 0310 	add.w	r3, r7, #16
 800062e:	4618      	mov	r0, r3
 8000630:	f7ff fdd6 	bl	80001e0 <strlen>
 8000634:	4603      	mov	r3, r0
 8000636:	461a      	mov	r2, r3
 8000638:	f107 0310 	add.w	r3, r7, #16
 800063c:	4413      	add	r3, r2
 800063e:	4a0f      	ldr	r2, [pc, #60]	; (800067c <FRAME_SYNC_RxCpltCallback+0xb4>)
 8000640:	461c      	mov	r4, r3
 8000642:	4613      	mov	r3, r2
 8000644:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000646:	6020      	str	r0, [r4, #0]
 8000648:	6061      	str	r1, [r4, #4]
 800064a:	60a2      	str	r2, [r4, #8]
 800064c:	881b      	ldrh	r3, [r3, #0]
 800064e:	81a3      	strh	r3, [r4, #12]
	HAL_UART_Transmit(&huart6, (uint8_t *)tx_str, strlen(tx_str), 1000);
 8000650:	f107 0310 	add.w	r3, r7, #16
 8000654:	4618      	mov	r0, r3
 8000656:	f7ff fdc3 	bl	80001e0 <strlen>
 800065a:	4603      	mov	r3, r0
 800065c:	b29a      	uxth	r2, r3
 800065e:	f107 0110 	add.w	r1, r7, #16
 8000662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000666:	4806      	ldr	r0, [pc, #24]	; (8000680 <FRAME_SYNC_RxCpltCallback+0xb8>)
 8000668:	f001 fc2b 	bl	8001ec2 <HAL_UART_Transmit>

}
 800066c:	bf00      	nop
 800066e:	377c      	adds	r7, #124	; 0x7c
 8000670:	46bd      	mov	sp, r7
 8000672:	bd90      	pop	{r4, r7, pc}
 8000674:	08004e48 	.word	0x08004e48
 8000678:	08004e30 	.word	0x08004e30
 800067c:	08004e38 	.word	0x08004e38
 8000680:	200000d0 	.word	0x200000d0

08000684 <FRAME_SYNC_RxFailCallback>:

void FRAME_SYNC_RxFailCallback(uint8_t *p_rx_data, uint8_t data_size)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b09c      	sub	sp, #112	; 0x70
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	460b      	mov	r3, r1
 800068e:	70fb      	strb	r3, [r7, #3]
	char tx_str[100] = "\nCRC Fail\n";
 8000690:	4a10      	ldr	r2, [pc, #64]	; (80006d4 <FRAME_SYNC_RxFailCallback+0x50>)
 8000692:	f107 030c 	add.w	r3, r7, #12
 8000696:	ca07      	ldmia	r2, {r0, r1, r2}
 8000698:	c303      	stmia	r3!, {r0, r1}
 800069a:	801a      	strh	r2, [r3, #0]
 800069c:	3302      	adds	r3, #2
 800069e:	0c12      	lsrs	r2, r2, #16
 80006a0:	701a      	strb	r2, [r3, #0]
 80006a2:	f107 0317 	add.w	r3, r7, #23
 80006a6:	2259      	movs	r2, #89	; 0x59
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f003 f962 	bl	8003974 <memset>
	HAL_UART_Transmit(&huart6, (uint8_t *)tx_str, strlen(tx_str), 1000);
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff fd93 	bl	80001e0 <strlen>
 80006ba:	4603      	mov	r3, r0
 80006bc:	b29a      	uxth	r2, r3
 80006be:	f107 010c 	add.w	r1, r7, #12
 80006c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006c6:	4804      	ldr	r0, [pc, #16]	; (80006d8 <FRAME_SYNC_RxFailCallback+0x54>)
 80006c8:	f001 fbfb 	bl	8001ec2 <HAL_UART_Transmit>
}
 80006cc:	bf00      	nop
 80006ce:	3770      	adds	r7, #112	; 0x70
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	08004eac 	.word	0x08004eac
 80006d8:	200000d0 	.word	0x200000d0

080006dc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart6.Instance)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681a      	ldr	r2, [r3, #0]
 80006e8:	4b11      	ldr	r3, [pc, #68]	; (8000730 <HAL_UART_RxCpltCallback+0x54>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d10a      	bne.n	8000706 <HAL_UART_RxCpltCallback+0x2a>
	{
		COMMAND_LINE_Receive(uart_rx_buf);
 80006f0:	4b10      	ldr	r3, [pc, #64]	; (8000734 <HAL_UART_RxCpltCallback+0x58>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f002 fd41 	bl	800317c <COMMAND_LINE_Receive>
		HAL_UART_Receive_IT(&huart6, &uart_rx_buf, 1);
 80006fa:	2201      	movs	r2, #1
 80006fc:	490d      	ldr	r1, [pc, #52]	; (8000734 <HAL_UART_RxCpltCallback+0x58>)
 80006fe:	480c      	ldr	r0, [pc, #48]	; (8000730 <HAL_UART_RxCpltCallback+0x54>)
 8000700:	f001 fc71 	bl	8001fe6 <HAL_UART_Receive_IT>
	else if(huart->Instance == huart2.Instance)
	{
		UART_Receive(uart_rx_buf);
		HAL_UART_Receive_IT(&huart2, &uart_rx_buf, 1);
	}
}
 8000704:	e00f      	b.n	8000726 <HAL_UART_RxCpltCallback+0x4a>
	else if(huart->Instance == huart2.Instance)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681a      	ldr	r2, [r3, #0]
 800070a:	4b0b      	ldr	r3, [pc, #44]	; (8000738 <HAL_UART_RxCpltCallback+0x5c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	429a      	cmp	r2, r3
 8000710:	d109      	bne.n	8000726 <HAL_UART_RxCpltCallback+0x4a>
		UART_Receive(uart_rx_buf);
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <HAL_UART_RxCpltCallback+0x58>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	4618      	mov	r0, r3
 8000718:	f003 f8b6 	bl	8003888 <UART_Receive>
		HAL_UART_Receive_IT(&huart2, &uart_rx_buf, 1);
 800071c:	2201      	movs	r2, #1
 800071e:	4905      	ldr	r1, [pc, #20]	; (8000734 <HAL_UART_RxCpltCallback+0x58>)
 8000720:	4805      	ldr	r0, [pc, #20]	; (8000738 <HAL_UART_RxCpltCallback+0x5c>)
 8000722:	f001 fc60 	bl	8001fe6 <HAL_UART_Receive_IT>
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200000d0 	.word	0x200000d0
 8000734:	20000114 	.word	0x20000114
 8000738:	2000008c 	.word	0x2000008c

0800073c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000740:	f000 fb4e 	bl	8000de0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000744:	f000 f834 	bl	80007b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000748:	f000 f8ee 	bl	8000928 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800074c:	f000 f898 	bl	8000880 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000750:	f000 f8c0 	bl	80008d4 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  BUTTON_Init(&btn, GPIOA, GPIO_PIN_0, 0);
 8000754:	2300      	movs	r3, #0
 8000756:	2201      	movs	r2, #1
 8000758:	490f      	ldr	r1, [pc, #60]	; (8000798 <main+0x5c>)
 800075a:	4810      	ldr	r0, [pc, #64]	; (800079c <main+0x60>)
 800075c:	f002 ffb8 	bl	80036d0 <BUTTON_Init>
  BUTTON_Set_Callback_Function(NULL, NULL, BUTTON_Press_Short_Callback, NULL);
 8000760:	2300      	movs	r3, #0
 8000762:	4a0f      	ldr	r2, [pc, #60]	; (80007a0 <main+0x64>)
 8000764:	2100      	movs	r1, #0
 8000766:	2000      	movs	r0, #0
 8000768:	f002 ffdc 	bl	8003724 <BUTTON_Set_Callback_Function>

  HAL_UART_Receive_IT(&huart6, &uart_rx_buf, 1);
 800076c:	2201      	movs	r2, #1
 800076e:	490d      	ldr	r1, [pc, #52]	; (80007a4 <main+0x68>)
 8000770:	480d      	ldr	r0, [pc, #52]	; (80007a8 <main+0x6c>)
 8000772:	f001 fc38 	bl	8001fe6 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &uart_rx_buf, 1);
 8000776:	2201      	movs	r2, #1
 8000778:	490a      	ldr	r1, [pc, #40]	; (80007a4 <main+0x68>)
 800077a:	480c      	ldr	r0, [pc, #48]	; (80007ac <main+0x70>)
 800077c:	f001 fc33 	bl	8001fe6 <HAL_UART_Receive_IT>
  UART_Init();
 8000780:	f003 f874 	bl	800386c <UART_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  BUTTON_Handle(&btn);
 8000784:	4805      	ldr	r0, [pc, #20]	; (800079c <main+0x60>)
 8000786:	f002 ff0b 	bl	80035a0 <BUTTON_Handle>

	  UART_Handle();
 800078a:	f003 f88d 	bl	80038a8 <UART_Handle>

	  COMMAND_LINE_Handle();
 800078e:	f002 fc81 	bl	8003094 <COMMAND_LINE_Handle>

	  FRAME_SYNC_Handle();
 8000792:	f002 fefd 	bl	8003590 <FRAME_SYNC_Handle>
	  BUTTON_Handle(&btn);
 8000796:	e7f5      	b.n	8000784 <main+0x48>
 8000798:	40020000 	.word	0x40020000
 800079c:	20000118 	.word	0x20000118
 80007a0:	08000595 	.word	0x08000595
 80007a4:	20000114 	.word	0x20000114
 80007a8:	200000d0 	.word	0x200000d0
 80007ac:	2000008c 	.word	0x2000008c

080007b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b094      	sub	sp, #80	; 0x50
 80007b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007b6:	f107 0320 	add.w	r3, r7, #32
 80007ba:	2230      	movs	r2, #48	; 0x30
 80007bc:	2100      	movs	r1, #0
 80007be:	4618      	mov	r0, r3
 80007c0:	f003 f8d8 	bl	8003974 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c4:	f107 030c 	add.w	r3, r7, #12
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d4:	2300      	movs	r3, #0
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	4b27      	ldr	r3, [pc, #156]	; (8000878 <SystemClock_Config+0xc8>)
 80007da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007dc:	4a26      	ldr	r2, [pc, #152]	; (8000878 <SystemClock_Config+0xc8>)
 80007de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007e2:	6413      	str	r3, [r2, #64]	; 0x40
 80007e4:	4b24      	ldr	r3, [pc, #144]	; (8000878 <SystemClock_Config+0xc8>)
 80007e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ec:	60bb      	str	r3, [r7, #8]
 80007ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007f0:	2300      	movs	r3, #0
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	4b21      	ldr	r3, [pc, #132]	; (800087c <SystemClock_Config+0xcc>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a20      	ldr	r2, [pc, #128]	; (800087c <SystemClock_Config+0xcc>)
 80007fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007fe:	6013      	str	r3, [r2, #0]
 8000800:	4b1e      	ldr	r3, [pc, #120]	; (800087c <SystemClock_Config+0xcc>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800080c:	2302      	movs	r3, #2
 800080e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000810:	2301      	movs	r3, #1
 8000812:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000814:	2310      	movs	r3, #16
 8000816:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000818:	2302      	movs	r3, #2
 800081a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800081c:	2300      	movs	r3, #0
 800081e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000820:	2308      	movs	r3, #8
 8000822:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000824:	2364      	movs	r3, #100	; 0x64
 8000826:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000828:	2302      	movs	r3, #2
 800082a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800082c:	2304      	movs	r3, #4
 800082e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000830:	f107 0320 	add.w	r3, r7, #32
 8000834:	4618      	mov	r0, r3
 8000836:	f000 fe9f 	bl	8001578 <HAL_RCC_OscConfig>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000840:	f000 f8d2 	bl	80009e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000844:	230f      	movs	r3, #15
 8000846:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000848:	2302      	movs	r3, #2
 800084a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000854:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800085a:	f107 030c 	add.w	r3, r7, #12
 800085e:	2103      	movs	r1, #3
 8000860:	4618      	mov	r0, r3
 8000862:	f001 f901 	bl	8001a68 <HAL_RCC_ClockConfig>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800086c:	f000 f8bc 	bl	80009e8 <Error_Handler>
  }
}
 8000870:	bf00      	nop
 8000872:	3750      	adds	r7, #80	; 0x50
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40023800 	.word	0x40023800
 800087c:	40007000 	.word	0x40007000

08000880 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000884:	4b11      	ldr	r3, [pc, #68]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 8000886:	4a12      	ldr	r2, [pc, #72]	; (80008d0 <MX_USART2_UART_Init+0x50>)
 8000888:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800088a:	4b10      	ldr	r3, [pc, #64]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 800088c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000890:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000892:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000898:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 800089a:	2200      	movs	r2, #0
 800089c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800089e:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008a4:	4b09      	ldr	r3, [pc, #36]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 80008a6:	220c      	movs	r2, #12
 80008a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008aa:	4b08      	ldr	r3, [pc, #32]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b0:	4b06      	ldr	r3, [pc, #24]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008b6:	4805      	ldr	r0, [pc, #20]	; (80008cc <MX_USART2_UART_Init+0x4c>)
 80008b8:	f001 fab6 	bl	8001e28 <HAL_UART_Init>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008c2:	f000 f891 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	2000008c 	.word	0x2000008c
 80008d0:	40004400 	.word	0x40004400

080008d4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80008d8:	4b11      	ldr	r3, [pc, #68]	; (8000920 <MX_USART6_UART_Init+0x4c>)
 80008da:	4a12      	ldr	r2, [pc, #72]	; (8000924 <MX_USART6_UART_Init+0x50>)
 80008dc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80008de:	4b10      	ldr	r3, [pc, #64]	; (8000920 <MX_USART6_UART_Init+0x4c>)
 80008e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008e4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	; (8000920 <MX_USART6_UART_Init+0x4c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <MX_USART6_UART_Init+0x4c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80008f2:	4b0b      	ldr	r3, [pc, #44]	; (8000920 <MX_USART6_UART_Init+0x4c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80008f8:	4b09      	ldr	r3, [pc, #36]	; (8000920 <MX_USART6_UART_Init+0x4c>)
 80008fa:	220c      	movs	r2, #12
 80008fc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008fe:	4b08      	ldr	r3, [pc, #32]	; (8000920 <MX_USART6_UART_Init+0x4c>)
 8000900:	2200      	movs	r2, #0
 8000902:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <MX_USART6_UART_Init+0x4c>)
 8000906:	2200      	movs	r2, #0
 8000908:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800090a:	4805      	ldr	r0, [pc, #20]	; (8000920 <MX_USART6_UART_Init+0x4c>)
 800090c:	f001 fa8c 	bl	8001e28 <HAL_UART_Init>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000916:	f000 f867 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	200000d0 	.word	0x200000d0
 8000924:	40011400 	.word	0x40011400

08000928 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b088      	sub	sp, #32
 800092c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800092e:	f107 030c 	add.w	r3, r7, #12
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	605a      	str	r2, [r3, #4]
 8000938:	609a      	str	r2, [r3, #8]
 800093a:	60da      	str	r2, [r3, #12]
 800093c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]
 8000942:	4b26      	ldr	r3, [pc, #152]	; (80009dc <MX_GPIO_Init+0xb4>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	4a25      	ldr	r2, [pc, #148]	; (80009dc <MX_GPIO_Init+0xb4>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	6313      	str	r3, [r2, #48]	; 0x30
 800094e:	4b23      	ldr	r3, [pc, #140]	; (80009dc <MX_GPIO_Init+0xb4>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	60bb      	str	r3, [r7, #8]
 8000958:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	607b      	str	r3, [r7, #4]
 800095e:	4b1f      	ldr	r3, [pc, #124]	; (80009dc <MX_GPIO_Init+0xb4>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	4a1e      	ldr	r2, [pc, #120]	; (80009dc <MX_GPIO_Init+0xb4>)
 8000964:	f043 0308 	orr.w	r3, r3, #8
 8000968:	6313      	str	r3, [r2, #48]	; 0x30
 800096a:	4b1c      	ldr	r3, [pc, #112]	; (80009dc <MX_GPIO_Init+0xb4>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096e:	f003 0308 	and.w	r3, r3, #8
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	603b      	str	r3, [r7, #0]
 800097a:	4b18      	ldr	r3, [pc, #96]	; (80009dc <MX_GPIO_Init+0xb4>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097e:	4a17      	ldr	r2, [pc, #92]	; (80009dc <MX_GPIO_Init+0xb4>)
 8000980:	f043 0304 	orr.w	r3, r3, #4
 8000984:	6313      	str	r3, [r2, #48]	; 0x30
 8000986:	4b15      	ldr	r3, [pc, #84]	; (80009dc <MX_GPIO_Init+0xb4>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098a:	f003 0304 	and.w	r3, r3, #4
 800098e:	603b      	str	r3, [r7, #0]
 8000990:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000998:	4811      	ldr	r0, [pc, #68]	; (80009e0 <MX_GPIO_Init+0xb8>)
 800099a:	f000 fdd3 	bl	8001544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800099e:	2301      	movs	r3, #1
 80009a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a2:	2300      	movs	r3, #0
 80009a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009aa:	f107 030c 	add.w	r3, r7, #12
 80009ae:	4619      	mov	r1, r3
 80009b0:	480c      	ldr	r0, [pc, #48]	; (80009e4 <MX_GPIO_Init+0xbc>)
 80009b2:	f000 fc2b 	bl	800120c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80009b6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80009ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009bc:	2301      	movs	r3, #1
 80009be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c4:	2300      	movs	r3, #0
 80009c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009c8:	f107 030c 	add.w	r3, r7, #12
 80009cc:	4619      	mov	r1, r3
 80009ce:	4804      	ldr	r0, [pc, #16]	; (80009e0 <MX_GPIO_Init+0xb8>)
 80009d0:	f000 fc1c 	bl	800120c <HAL_GPIO_Init>

}
 80009d4:	bf00      	nop
 80009d6:	3720      	adds	r7, #32
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40020c00 	.word	0x40020c00
 80009e4:	40020000 	.word	0x40020000

080009e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ec:	b672      	cpsid	i
}
 80009ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f0:	e7fe      	b.n	80009f0 <Error_Handler+0x8>
	...

080009f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	607b      	str	r3, [r7, #4]
 80009fe:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a02:	4a0f      	ldr	r2, [pc, #60]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a08:	6453      	str	r3, [r2, #68]	; 0x44
 8000a0a:	4b0d      	ldr	r3, [pc, #52]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	603b      	str	r3, [r7, #0]
 8000a1a:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1e:	4a08      	ldr	r2, [pc, #32]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a24:	6413      	str	r3, [r2, #64]	; 0x40
 8000a26:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <HAL_MspInit+0x4c>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	40023800 	.word	0x40023800

08000a44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b08c      	sub	sp, #48	; 0x30
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4c:	f107 031c 	add.w	r3, r7, #28
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a3a      	ldr	r2, [pc, #232]	; (8000b4c <HAL_UART_MspInit+0x108>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d134      	bne.n	8000ad0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	61bb      	str	r3, [r7, #24]
 8000a6a:	4b39      	ldr	r3, [pc, #228]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a6e:	4a38      	ldr	r2, [pc, #224]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a74:	6413      	str	r3, [r2, #64]	; 0x40
 8000a76:	4b36      	ldr	r3, [pc, #216]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a7e:	61bb      	str	r3, [r7, #24]
 8000a80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
 8000a86:	4b32      	ldr	r3, [pc, #200]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	4a31      	ldr	r2, [pc, #196]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	6313      	str	r3, [r2, #48]	; 0x30
 8000a92:	4b2f      	ldr	r3, [pc, #188]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	617b      	str	r3, [r7, #20]
 8000a9c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a9e:	230c      	movs	r3, #12
 8000aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aaa:	2303      	movs	r3, #3
 8000aac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aae:	2307      	movs	r3, #7
 8000ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab2:	f107 031c 	add.w	r3, r7, #28
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4826      	ldr	r0, [pc, #152]	; (8000b54 <HAL_UART_MspInit+0x110>)
 8000aba:	f000 fba7 	bl	800120c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	2026      	movs	r0, #38	; 0x26
 8000ac4:	f000 fad9 	bl	800107a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ac8:	2026      	movs	r0, #38	; 0x26
 8000aca:	f000 faf2 	bl	80010b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000ace:	e038      	b.n	8000b42 <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a20      	ldr	r2, [pc, #128]	; (8000b58 <HAL_UART_MspInit+0x114>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d133      	bne.n	8000b42 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	613b      	str	r3, [r7, #16]
 8000ade:	4b1c      	ldr	r3, [pc, #112]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae2:	4a1b      	ldr	r2, [pc, #108]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000ae4:	f043 0320 	orr.w	r3, r3, #32
 8000ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8000aea:	4b19      	ldr	r3, [pc, #100]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aee:	f003 0320 	and.w	r3, r3, #32
 8000af2:	613b      	str	r3, [r7, #16]
 8000af4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	4b15      	ldr	r3, [pc, #84]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afe:	4a14      	ldr	r2, [pc, #80]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000b00:	f043 0304 	orr.w	r3, r3, #4
 8000b04:	6313      	str	r3, [r2, #48]	; 0x30
 8000b06:	4b12      	ldr	r3, [pc, #72]	; (8000b50 <HAL_UART_MspInit+0x10c>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0a:	f003 0304 	and.w	r3, r3, #4
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b12:	23c0      	movs	r3, #192	; 0xc0
 8000b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b16:	2302      	movs	r3, #2
 8000b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000b22:	2308      	movs	r3, #8
 8000b24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b26:	f107 031c 	add.w	r3, r7, #28
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480b      	ldr	r0, [pc, #44]	; (8000b5c <HAL_UART_MspInit+0x118>)
 8000b2e:	f000 fb6d 	bl	800120c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8000b32:	2200      	movs	r2, #0
 8000b34:	2100      	movs	r1, #0
 8000b36:	2047      	movs	r0, #71	; 0x47
 8000b38:	f000 fa9f 	bl	800107a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000b3c:	2047      	movs	r0, #71	; 0x47
 8000b3e:	f000 fab8 	bl	80010b2 <HAL_NVIC_EnableIRQ>
}
 8000b42:	bf00      	nop
 8000b44:	3730      	adds	r7, #48	; 0x30
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40004400 	.word	0x40004400
 8000b50:	40023800 	.word	0x40023800
 8000b54:	40020000 	.word	0x40020000
 8000b58:	40011400 	.word	0x40011400
 8000b5c:	40020800 	.word	0x40020800

08000b60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b64:	e7fe      	b.n	8000b64 <NMI_Handler+0x4>

08000b66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b66:	b480      	push	{r7}
 8000b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b6a:	e7fe      	b.n	8000b6a <HardFault_Handler+0x4>

08000b6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b70:	e7fe      	b.n	8000b70 <MemManage_Handler+0x4>

08000b72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b72:	b480      	push	{r7}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b76:	e7fe      	b.n	8000b76 <BusFault_Handler+0x4>

08000b78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <UsageFault_Handler+0x4>

08000b7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b82:	bf00      	nop
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr

08000b8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr

08000b9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bac:	f000 f96a 	bl	8000e84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bb0:	bf00      	nop
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bb8:	4802      	ldr	r0, [pc, #8]	; (8000bc4 <USART2_IRQHandler+0x10>)
 8000bba:	f001 fa45 	bl	8002048 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	2000008c 	.word	0x2000008c

08000bc8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8000bcc:	4802      	ldr	r0, [pc, #8]	; (8000bd8 <USART6_IRQHandler+0x10>)
 8000bce:	f001 fa3b 	bl	8002048 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	200000d0 	.word	0x200000d0

08000bdc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
	return 1;
 8000be0:	2301      	movs	r3, #1
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <_kill>:

int _kill(int pid, int sig)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000bf6:	f002 fe85 	bl	8003904 <__errno>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2216      	movs	r2, #22
 8000bfe:	601a      	str	r2, [r3, #0]
	return -1;
 8000c00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <_exit>:

void _exit (int status)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000c14:	f04f 31ff 	mov.w	r1, #4294967295
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f7ff ffe7 	bl	8000bec <_kill>
	while (1) {}		/* Make sure we hang here */
 8000c1e:	e7fe      	b.n	8000c1e <_exit+0x12>

08000c20 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b086      	sub	sp, #24
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	60f8      	str	r0, [r7, #12]
 8000c28:	60b9      	str	r1, [r7, #8]
 8000c2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	e00a      	b.n	8000c48 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c32:	f3af 8000 	nop.w
 8000c36:	4601      	mov	r1, r0
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	1c5a      	adds	r2, r3, #1
 8000c3c:	60ba      	str	r2, [r7, #8]
 8000c3e:	b2ca      	uxtb	r2, r1
 8000c40:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	3301      	adds	r3, #1
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	697a      	ldr	r2, [r7, #20]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	dbf0      	blt.n	8000c32 <_read+0x12>
	}

return len;
 8000c50:	687b      	ldr	r3, [r7, #4]
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3718      	adds	r7, #24
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b086      	sub	sp, #24
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	60f8      	str	r0, [r7, #12]
 8000c62:	60b9      	str	r1, [r7, #8]
 8000c64:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c66:	2300      	movs	r3, #0
 8000c68:	617b      	str	r3, [r7, #20]
 8000c6a:	e009      	b.n	8000c80 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	1c5a      	adds	r2, r3, #1
 8000c70:	60ba      	str	r2, [r7, #8]
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	617b      	str	r3, [r7, #20]
 8000c80:	697a      	ldr	r2, [r7, #20]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	dbf1      	blt.n	8000c6c <_write+0x12>
	}
	return len;
 8000c88:	687b      	ldr	r3, [r7, #4]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <_close>:

int _close(int file)
{
 8000c92:	b480      	push	{r7}
 8000c94:	b083      	sub	sp, #12
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
	return -1;
 8000c9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
 8000cb2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cba:	605a      	str	r2, [r3, #4]
	return 0;
 8000cbc:	2300      	movs	r3, #0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr

08000cca <_isatty>:

int _isatty(int file)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	b083      	sub	sp, #12
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
	return 1;
 8000cd2:	2301      	movs	r3, #1
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr

08000ce0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	607a      	str	r2, [r7, #4]
	return 0;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3714      	adds	r7, #20
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
	...

08000cfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d04:	4a14      	ldr	r2, [pc, #80]	; (8000d58 <_sbrk+0x5c>)
 8000d06:	4b15      	ldr	r3, [pc, #84]	; (8000d5c <_sbrk+0x60>)
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d10:	4b13      	ldr	r3, [pc, #76]	; (8000d60 <_sbrk+0x64>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d102      	bne.n	8000d1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d18:	4b11      	ldr	r3, [pc, #68]	; (8000d60 <_sbrk+0x64>)
 8000d1a:	4a12      	ldr	r2, [pc, #72]	; (8000d64 <_sbrk+0x68>)
 8000d1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d1e:	4b10      	ldr	r3, [pc, #64]	; (8000d60 <_sbrk+0x64>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4413      	add	r3, r2
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d207      	bcs.n	8000d3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d2c:	f002 fdea 	bl	8003904 <__errno>
 8000d30:	4603      	mov	r3, r0
 8000d32:	220c      	movs	r2, #12
 8000d34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d36:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3a:	e009      	b.n	8000d50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d3c:	4b08      	ldr	r3, [pc, #32]	; (8000d60 <_sbrk+0x64>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d42:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <_sbrk+0x64>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4413      	add	r3, r2
 8000d4a:	4a05      	ldr	r2, [pc, #20]	; (8000d60 <_sbrk+0x64>)
 8000d4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d4e:	68fb      	ldr	r3, [r7, #12]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3718      	adds	r7, #24
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20020000 	.word	0x20020000
 8000d5c:	00000400 	.word	0x00000400
 8000d60:	20000234 	.word	0x20000234
 8000d64:	20000a90 	.word	0x20000a90

08000d68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d6c:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <SystemInit+0x20>)
 8000d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d72:	4a05      	ldr	r2, [pc, #20]	; (8000d88 <SystemInit+0x20>)
 8000d74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dc4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d90:	480d      	ldr	r0, [pc, #52]	; (8000dc8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d92:	490e      	ldr	r1, [pc, #56]	; (8000dcc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d94:	4a0e      	ldr	r2, [pc, #56]	; (8000dd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d98:	e002      	b.n	8000da0 <LoopCopyDataInit>

08000d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d9e:	3304      	adds	r3, #4

08000da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da4:	d3f9      	bcc.n	8000d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000da6:	4a0b      	ldr	r2, [pc, #44]	; (8000dd4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000da8:	4c0b      	ldr	r4, [pc, #44]	; (8000dd8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dac:	e001      	b.n	8000db2 <LoopFillZerobss>

08000dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000db0:	3204      	adds	r2, #4

08000db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db4:	d3fb      	bcc.n	8000dae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000db6:	f7ff ffd7 	bl	8000d68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dba:	f002 fda9 	bl	8003910 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dbe:	f7ff fcbd 	bl	800073c <main>
  bx  lr    
 8000dc2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000dc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dcc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000dd0:	0800508c 	.word	0x0800508c
  ldr r2, =_sbss
 8000dd4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000dd8:	20000a90 	.word	0x20000a90

08000ddc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ddc:	e7fe      	b.n	8000ddc <ADC_IRQHandler>
	...

08000de0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000de4:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <HAL_Init+0x40>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a0d      	ldr	r2, [pc, #52]	; (8000e20 <HAL_Init+0x40>)
 8000dea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000df0:	4b0b      	ldr	r3, [pc, #44]	; (8000e20 <HAL_Init+0x40>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a0a      	ldr	r2, [pc, #40]	; (8000e20 <HAL_Init+0x40>)
 8000df6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dfc:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <HAL_Init+0x40>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a07      	ldr	r2, [pc, #28]	; (8000e20 <HAL_Init+0x40>)
 8000e02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e08:	2003      	movs	r0, #3
 8000e0a:	f000 f92b 	bl	8001064 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e0e:	200f      	movs	r0, #15
 8000e10:	f000 f808 	bl	8000e24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e14:	f7ff fdee 	bl	80009f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40023c00 	.word	0x40023c00

08000e24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e2c:	4b12      	ldr	r3, [pc, #72]	; (8000e78 <HAL_InitTick+0x54>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <HAL_InitTick+0x58>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	4619      	mov	r1, r3
 8000e36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e42:	4618      	mov	r0, r3
 8000e44:	f000 f943 	bl	80010ce <HAL_SYSTICK_Config>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e00e      	b.n	8000e70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2b0f      	cmp	r3, #15
 8000e56:	d80a      	bhi.n	8000e6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	6879      	ldr	r1, [r7, #4]
 8000e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e60:	f000 f90b 	bl	800107a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e64:	4a06      	ldr	r2, [pc, #24]	; (8000e80 <HAL_InitTick+0x5c>)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e000      	b.n	8000e70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e6e:	2301      	movs	r3, #1
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	20000000 	.word	0x20000000
 8000e7c:	20000008 	.word	0x20000008
 8000e80:	20000004 	.word	0x20000004

08000e84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <HAL_IncTick+0x20>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <HAL_IncTick+0x24>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4413      	add	r3, r2
 8000e94:	4a04      	ldr	r2, [pc, #16]	; (8000ea8 <HAL_IncTick+0x24>)
 8000e96:	6013      	str	r3, [r2, #0]
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	20000008 	.word	0x20000008
 8000ea8:	20000238 	.word	0x20000238

08000eac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb0:	4b03      	ldr	r3, [pc, #12]	; (8000ec0 <HAL_GetTick+0x14>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	20000238 	.word	0x20000238

08000ec4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eda:	68ba      	ldr	r2, [r7, #8]
 8000edc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ef6:	4a04      	ldr	r2, [pc, #16]	; (8000f08 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	60d3      	str	r3, [r2, #12]
}
 8000efc:	bf00      	nop
 8000efe:	3714      	adds	r7, #20
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f10:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <__NVIC_GetPriorityGrouping+0x18>)
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	0a1b      	lsrs	r3, r3, #8
 8000f16:	f003 0307 	and.w	r3, r3, #7
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	e000ed00 	.word	0xe000ed00

08000f28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	db0b      	blt.n	8000f52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	f003 021f 	and.w	r2, r3, #31
 8000f40:	4907      	ldr	r1, [pc, #28]	; (8000f60 <__NVIC_EnableIRQ+0x38>)
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	095b      	lsrs	r3, r3, #5
 8000f48:	2001      	movs	r0, #1
 8000f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	e000e100 	.word	0xe000e100

08000f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	6039      	str	r1, [r7, #0]
 8000f6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	db0a      	blt.n	8000f8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	490c      	ldr	r1, [pc, #48]	; (8000fb0 <__NVIC_SetPriority+0x4c>)
 8000f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f82:	0112      	lsls	r2, r2, #4
 8000f84:	b2d2      	uxtb	r2, r2
 8000f86:	440b      	add	r3, r1
 8000f88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f8c:	e00a      	b.n	8000fa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	b2da      	uxtb	r2, r3
 8000f92:	4908      	ldr	r1, [pc, #32]	; (8000fb4 <__NVIC_SetPriority+0x50>)
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	f003 030f 	and.w	r3, r3, #15
 8000f9a:	3b04      	subs	r3, #4
 8000f9c:	0112      	lsls	r2, r2, #4
 8000f9e:	b2d2      	uxtb	r2, r2
 8000fa0:	440b      	add	r3, r1
 8000fa2:	761a      	strb	r2, [r3, #24]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000e100 	.word	0xe000e100
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b089      	sub	sp, #36	; 0x24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	f003 0307 	and.w	r3, r3, #7
 8000fca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	f1c3 0307 	rsb	r3, r3, #7
 8000fd2:	2b04      	cmp	r3, #4
 8000fd4:	bf28      	it	cs
 8000fd6:	2304      	movcs	r3, #4
 8000fd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	3304      	adds	r3, #4
 8000fde:	2b06      	cmp	r3, #6
 8000fe0:	d902      	bls.n	8000fe8 <NVIC_EncodePriority+0x30>
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	3b03      	subs	r3, #3
 8000fe6:	e000      	b.n	8000fea <NVIC_EncodePriority+0x32>
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fec:	f04f 32ff 	mov.w	r2, #4294967295
 8000ff0:	69bb      	ldr	r3, [r7, #24]
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	43da      	mvns	r2, r3
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	401a      	ands	r2, r3
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001000:	f04f 31ff 	mov.w	r1, #4294967295
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	fa01 f303 	lsl.w	r3, r1, r3
 800100a:	43d9      	mvns	r1, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001010:	4313      	orrs	r3, r2
         );
}
 8001012:	4618      	mov	r0, r3
 8001014:	3724      	adds	r7, #36	; 0x24
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
	...

08001020 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	3b01      	subs	r3, #1
 800102c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001030:	d301      	bcc.n	8001036 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001032:	2301      	movs	r3, #1
 8001034:	e00f      	b.n	8001056 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001036:	4a0a      	ldr	r2, [pc, #40]	; (8001060 <SysTick_Config+0x40>)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3b01      	subs	r3, #1
 800103c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800103e:	210f      	movs	r1, #15
 8001040:	f04f 30ff 	mov.w	r0, #4294967295
 8001044:	f7ff ff8e 	bl	8000f64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001048:	4b05      	ldr	r3, [pc, #20]	; (8001060 <SysTick_Config+0x40>)
 800104a:	2200      	movs	r2, #0
 800104c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800104e:	4b04      	ldr	r3, [pc, #16]	; (8001060 <SysTick_Config+0x40>)
 8001050:	2207      	movs	r2, #7
 8001052:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001054:	2300      	movs	r3, #0
}
 8001056:	4618      	mov	r0, r3
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	e000e010 	.word	0xe000e010

08001064 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff ff29 	bl	8000ec4 <__NVIC_SetPriorityGrouping>
}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800107a:	b580      	push	{r7, lr}
 800107c:	b086      	sub	sp, #24
 800107e:	af00      	add	r7, sp, #0
 8001080:	4603      	mov	r3, r0
 8001082:	60b9      	str	r1, [r7, #8]
 8001084:	607a      	str	r2, [r7, #4]
 8001086:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001088:	2300      	movs	r3, #0
 800108a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800108c:	f7ff ff3e 	bl	8000f0c <__NVIC_GetPriorityGrouping>
 8001090:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001092:	687a      	ldr	r2, [r7, #4]
 8001094:	68b9      	ldr	r1, [r7, #8]
 8001096:	6978      	ldr	r0, [r7, #20]
 8001098:	f7ff ff8e 	bl	8000fb8 <NVIC_EncodePriority>
 800109c:	4602      	mov	r2, r0
 800109e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010a2:	4611      	mov	r1, r2
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ff5d 	bl	8000f64 <__NVIC_SetPriority>
}
 80010aa:	bf00      	nop
 80010ac:	3718      	adds	r7, #24
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	4603      	mov	r3, r0
 80010ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ff31 	bl	8000f28 <__NVIC_EnableIRQ>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b082      	sub	sp, #8
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f7ff ffa2 	bl	8001020 <SysTick_Config>
 80010dc:	4603      	mov	r3, r0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b084      	sub	sp, #16
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010f2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80010f4:	f7ff feda 	bl	8000eac <HAL_GetTick>
 80010f8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b02      	cmp	r3, #2
 8001104:	d008      	beq.n	8001118 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2280      	movs	r2, #128	; 0x80
 800110a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e052      	b.n	80011be <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f022 0216 	bic.w	r2, r2, #22
 8001126:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	695a      	ldr	r2, [r3, #20]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001136:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113c:	2b00      	cmp	r3, #0
 800113e:	d103      	bne.n	8001148 <HAL_DMA_Abort+0x62>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001144:	2b00      	cmp	r3, #0
 8001146:	d007      	beq.n	8001158 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f022 0208 	bic.w	r2, r2, #8
 8001156:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f022 0201 	bic.w	r2, r2, #1
 8001166:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001168:	e013      	b.n	8001192 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800116a:	f7ff fe9f 	bl	8000eac <HAL_GetTick>
 800116e:	4602      	mov	r2, r0
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	2b05      	cmp	r3, #5
 8001176:	d90c      	bls.n	8001192 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2220      	movs	r2, #32
 800117c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2203      	movs	r2, #3
 8001182:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e015      	b.n	80011be <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0301 	and.w	r3, r3, #1
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1e4      	bne.n	800116a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011a4:	223f      	movs	r2, #63	; 0x3f
 80011a6:	409a      	lsls	r2, r3
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2201      	movs	r2, #1
 80011b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80011bc:	2300      	movs	r3, #0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80011c6:	b480      	push	{r7}
 80011c8:	b083      	sub	sp, #12
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d004      	beq.n	80011e4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2280      	movs	r2, #128	; 0x80
 80011de:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e00c      	b.n	80011fe <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2205      	movs	r2, #5
 80011e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f022 0201 	bic.w	r2, r2, #1
 80011fa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
	...

0800120c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800120c:	b480      	push	{r7}
 800120e:	b089      	sub	sp, #36	; 0x24
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001216:	2300      	movs	r3, #0
 8001218:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800121a:	2300      	movs	r3, #0
 800121c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800121e:	2300      	movs	r3, #0
 8001220:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
 8001226:	e159      	b.n	80014dc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001228:	2201      	movs	r2, #1
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	697a      	ldr	r2, [r7, #20]
 8001238:	4013      	ands	r3, r2
 800123a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800123c:	693a      	ldr	r2, [r7, #16]
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	429a      	cmp	r2, r3
 8001242:	f040 8148 	bne.w	80014d6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f003 0303 	and.w	r3, r3, #3
 800124e:	2b01      	cmp	r3, #1
 8001250:	d005      	beq.n	800125e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800125a:	2b02      	cmp	r3, #2
 800125c:	d130      	bne.n	80012c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	2203      	movs	r2, #3
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4013      	ands	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	68da      	ldr	r2, [r3, #12]
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	4313      	orrs	r3, r2
 8001286:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001294:	2201      	movs	r2, #1
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	091b      	lsrs	r3, r3, #4
 80012aa:	f003 0201 	and.w	r2, r3, #1
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f003 0303 	and.w	r3, r3, #3
 80012c8:	2b03      	cmp	r3, #3
 80012ca:	d017      	beq.n	80012fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	2203      	movs	r2, #3
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	43db      	mvns	r3, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4013      	ands	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	689a      	ldr	r2, [r3, #8]
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f003 0303 	and.w	r3, r3, #3
 8001304:	2b02      	cmp	r3, #2
 8001306:	d123      	bne.n	8001350 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	08da      	lsrs	r2, r3, #3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3208      	adds	r2, #8
 8001310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001314:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	f003 0307 	and.w	r3, r3, #7
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	220f      	movs	r2, #15
 8001320:	fa02 f303 	lsl.w	r3, r2, r3
 8001324:	43db      	mvns	r3, r3
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	4013      	ands	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	691a      	ldr	r2, [r3, #16]
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	f003 0307 	and.w	r3, r3, #7
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	4313      	orrs	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	08da      	lsrs	r2, r3, #3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	3208      	adds	r2, #8
 800134a:	69b9      	ldr	r1, [r7, #24]
 800134c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	2203      	movs	r2, #3
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	43db      	mvns	r3, r3
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	4013      	ands	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f003 0203 	and.w	r2, r3, #3
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4313      	orrs	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800138c:	2b00      	cmp	r3, #0
 800138e:	f000 80a2 	beq.w	80014d6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	4b57      	ldr	r3, [pc, #348]	; (80014f4 <HAL_GPIO_Init+0x2e8>)
 8001398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139a:	4a56      	ldr	r2, [pc, #344]	; (80014f4 <HAL_GPIO_Init+0x2e8>)
 800139c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a0:	6453      	str	r3, [r2, #68]	; 0x44
 80013a2:	4b54      	ldr	r3, [pc, #336]	; (80014f4 <HAL_GPIO_Init+0x2e8>)
 80013a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013ae:	4a52      	ldr	r2, [pc, #328]	; (80014f8 <HAL_GPIO_Init+0x2ec>)
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	089b      	lsrs	r3, r3, #2
 80013b4:	3302      	adds	r3, #2
 80013b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f003 0303 	and.w	r3, r3, #3
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	220f      	movs	r2, #15
 80013c6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ca:	43db      	mvns	r3, r3
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	4013      	ands	r3, r2
 80013d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a49      	ldr	r2, [pc, #292]	; (80014fc <HAL_GPIO_Init+0x2f0>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d019      	beq.n	800140e <HAL_GPIO_Init+0x202>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a48      	ldr	r2, [pc, #288]	; (8001500 <HAL_GPIO_Init+0x2f4>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d013      	beq.n	800140a <HAL_GPIO_Init+0x1fe>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a47      	ldr	r2, [pc, #284]	; (8001504 <HAL_GPIO_Init+0x2f8>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d00d      	beq.n	8001406 <HAL_GPIO_Init+0x1fa>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a46      	ldr	r2, [pc, #280]	; (8001508 <HAL_GPIO_Init+0x2fc>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d007      	beq.n	8001402 <HAL_GPIO_Init+0x1f6>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a45      	ldr	r2, [pc, #276]	; (800150c <HAL_GPIO_Init+0x300>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d101      	bne.n	80013fe <HAL_GPIO_Init+0x1f2>
 80013fa:	2304      	movs	r3, #4
 80013fc:	e008      	b.n	8001410 <HAL_GPIO_Init+0x204>
 80013fe:	2307      	movs	r3, #7
 8001400:	e006      	b.n	8001410 <HAL_GPIO_Init+0x204>
 8001402:	2303      	movs	r3, #3
 8001404:	e004      	b.n	8001410 <HAL_GPIO_Init+0x204>
 8001406:	2302      	movs	r3, #2
 8001408:	e002      	b.n	8001410 <HAL_GPIO_Init+0x204>
 800140a:	2301      	movs	r3, #1
 800140c:	e000      	b.n	8001410 <HAL_GPIO_Init+0x204>
 800140e:	2300      	movs	r3, #0
 8001410:	69fa      	ldr	r2, [r7, #28]
 8001412:	f002 0203 	and.w	r2, r2, #3
 8001416:	0092      	lsls	r2, r2, #2
 8001418:	4093      	lsls	r3, r2
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4313      	orrs	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001420:	4935      	ldr	r1, [pc, #212]	; (80014f8 <HAL_GPIO_Init+0x2ec>)
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	089b      	lsrs	r3, r3, #2
 8001426:	3302      	adds	r3, #2
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800142e:	4b38      	ldr	r3, [pc, #224]	; (8001510 <HAL_GPIO_Init+0x304>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	43db      	mvns	r3, r3
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	4013      	ands	r3, r2
 800143c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d003      	beq.n	8001452 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800144a:	69ba      	ldr	r2, [r7, #24]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	4313      	orrs	r3, r2
 8001450:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001452:	4a2f      	ldr	r2, [pc, #188]	; (8001510 <HAL_GPIO_Init+0x304>)
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001458:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <HAL_GPIO_Init+0x304>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	43db      	mvns	r3, r3
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	4013      	ands	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001470:	2b00      	cmp	r3, #0
 8001472:	d003      	beq.n	800147c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	4313      	orrs	r3, r2
 800147a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800147c:	4a24      	ldr	r2, [pc, #144]	; (8001510 <HAL_GPIO_Init+0x304>)
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001482:	4b23      	ldr	r3, [pc, #140]	; (8001510 <HAL_GPIO_Init+0x304>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	43db      	mvns	r3, r3
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	4013      	ands	r3, r2
 8001490:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d003      	beq.n	80014a6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014a6:	4a1a      	ldr	r2, [pc, #104]	; (8001510 <HAL_GPIO_Init+0x304>)
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014ac:	4b18      	ldr	r3, [pc, #96]	; (8001510 <HAL_GPIO_Init+0x304>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	43db      	mvns	r3, r3
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	4013      	ands	r3, r2
 80014ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d003      	beq.n	80014d0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80014c8:	69ba      	ldr	r2, [r7, #24]
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014d0:	4a0f      	ldr	r2, [pc, #60]	; (8001510 <HAL_GPIO_Init+0x304>)
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3301      	adds	r3, #1
 80014da:	61fb      	str	r3, [r7, #28]
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	2b0f      	cmp	r3, #15
 80014e0:	f67f aea2 	bls.w	8001228 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014e4:	bf00      	nop
 80014e6:	bf00      	nop
 80014e8:	3724      	adds	r7, #36	; 0x24
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	40023800 	.word	0x40023800
 80014f8:	40013800 	.word	0x40013800
 80014fc:	40020000 	.word	0x40020000
 8001500:	40020400 	.word	0x40020400
 8001504:	40020800 	.word	0x40020800
 8001508:	40020c00 	.word	0x40020c00
 800150c:	40021000 	.word	0x40021000
 8001510:	40013c00 	.word	0x40013c00

08001514 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	460b      	mov	r3, r1
 800151e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	691a      	ldr	r2, [r3, #16]
 8001524:	887b      	ldrh	r3, [r7, #2]
 8001526:	4013      	ands	r3, r2
 8001528:	2b00      	cmp	r3, #0
 800152a:	d002      	beq.n	8001532 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800152c:	2301      	movs	r3, #1
 800152e:	73fb      	strb	r3, [r7, #15]
 8001530:	e001      	b.n	8001536 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001532:	2300      	movs	r3, #0
 8001534:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001536:	7bfb      	ldrb	r3, [r7, #15]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3714      	adds	r7, #20
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	460b      	mov	r3, r1
 800154e:	807b      	strh	r3, [r7, #2]
 8001550:	4613      	mov	r3, r2
 8001552:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001554:	787b      	ldrb	r3, [r7, #1]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d003      	beq.n	8001562 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800155a:	887a      	ldrh	r2, [r7, #2]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001560:	e003      	b.n	800156a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001562:	887b      	ldrh	r3, [r7, #2]
 8001564:	041a      	lsls	r2, r3, #16
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	619a      	str	r2, [r3, #24]
}
 800156a:	bf00      	nop
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
	...

08001578 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d101      	bne.n	800158a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e267      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	2b00      	cmp	r3, #0
 8001594:	d075      	beq.n	8001682 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001596:	4b88      	ldr	r3, [pc, #544]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f003 030c 	and.w	r3, r3, #12
 800159e:	2b04      	cmp	r3, #4
 80015a0:	d00c      	beq.n	80015bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015a2:	4b85      	ldr	r3, [pc, #532]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015aa:	2b08      	cmp	r3, #8
 80015ac:	d112      	bne.n	80015d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015ae:	4b82      	ldr	r3, [pc, #520]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015ba:	d10b      	bne.n	80015d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015bc:	4b7e      	ldr	r3, [pc, #504]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d05b      	beq.n	8001680 <HAL_RCC_OscConfig+0x108>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d157      	bne.n	8001680 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e242      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015dc:	d106      	bne.n	80015ec <HAL_RCC_OscConfig+0x74>
 80015de:	4b76      	ldr	r3, [pc, #472]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a75      	ldr	r2, [pc, #468]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80015e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015e8:	6013      	str	r3, [r2, #0]
 80015ea:	e01d      	b.n	8001628 <HAL_RCC_OscConfig+0xb0>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015f4:	d10c      	bne.n	8001610 <HAL_RCC_OscConfig+0x98>
 80015f6:	4b70      	ldr	r3, [pc, #448]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a6f      	ldr	r2, [pc, #444]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80015fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001600:	6013      	str	r3, [r2, #0]
 8001602:	4b6d      	ldr	r3, [pc, #436]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a6c      	ldr	r2, [pc, #432]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 8001608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800160c:	6013      	str	r3, [r2, #0]
 800160e:	e00b      	b.n	8001628 <HAL_RCC_OscConfig+0xb0>
 8001610:	4b69      	ldr	r3, [pc, #420]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a68      	ldr	r2, [pc, #416]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 8001616:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800161a:	6013      	str	r3, [r2, #0]
 800161c:	4b66      	ldr	r3, [pc, #408]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a65      	ldr	r2, [pc, #404]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 8001622:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001626:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d013      	beq.n	8001658 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001630:	f7ff fc3c 	bl	8000eac <HAL_GetTick>
 8001634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001636:	e008      	b.n	800164a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001638:	f7ff fc38 	bl	8000eac <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b64      	cmp	r3, #100	; 0x64
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e207      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800164a:	4b5b      	ldr	r3, [pc, #364]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d0f0      	beq.n	8001638 <HAL_RCC_OscConfig+0xc0>
 8001656:	e014      	b.n	8001682 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fc28 	bl	8000eac <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001660:	f7ff fc24 	bl	8000eac <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b64      	cmp	r3, #100	; 0x64
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e1f3      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001672:	4b51      	ldr	r3, [pc, #324]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0xe8>
 800167e:	e000      	b.n	8001682 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001680:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d063      	beq.n	8001756 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800168e:	4b4a      	ldr	r3, [pc, #296]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f003 030c 	and.w	r3, r3, #12
 8001696:	2b00      	cmp	r3, #0
 8001698:	d00b      	beq.n	80016b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800169a:	4b47      	ldr	r3, [pc, #284]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016a2:	2b08      	cmp	r3, #8
 80016a4:	d11c      	bne.n	80016e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016a6:	4b44      	ldr	r3, [pc, #272]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d116      	bne.n	80016e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016b2:	4b41      	ldr	r3, [pc, #260]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d005      	beq.n	80016ca <HAL_RCC_OscConfig+0x152>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	68db      	ldr	r3, [r3, #12]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d001      	beq.n	80016ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e1c7      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ca:	4b3b      	ldr	r3, [pc, #236]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	691b      	ldr	r3, [r3, #16]
 80016d6:	00db      	lsls	r3, r3, #3
 80016d8:	4937      	ldr	r1, [pc, #220]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 80016da:	4313      	orrs	r3, r2
 80016dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016de:	e03a      	b.n	8001756 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d020      	beq.n	800172a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016e8:	4b34      	ldr	r3, [pc, #208]	; (80017bc <HAL_RCC_OscConfig+0x244>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ee:	f7ff fbdd 	bl	8000eac <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f4:	e008      	b.n	8001708 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016f6:	f7ff fbd9 	bl	8000eac <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d901      	bls.n	8001708 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e1a8      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001708:	4b2b      	ldr	r3, [pc, #172]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0302 	and.w	r3, r3, #2
 8001710:	2b00      	cmp	r3, #0
 8001712:	d0f0      	beq.n	80016f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001714:	4b28      	ldr	r3, [pc, #160]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	691b      	ldr	r3, [r3, #16]
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	4925      	ldr	r1, [pc, #148]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 8001724:	4313      	orrs	r3, r2
 8001726:	600b      	str	r3, [r1, #0]
 8001728:	e015      	b.n	8001756 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800172a:	4b24      	ldr	r3, [pc, #144]	; (80017bc <HAL_RCC_OscConfig+0x244>)
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001730:	f7ff fbbc 	bl	8000eac <HAL_GetTick>
 8001734:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001736:	e008      	b.n	800174a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001738:	f7ff fbb8 	bl	8000eac <HAL_GetTick>
 800173c:	4602      	mov	r2, r0
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	2b02      	cmp	r3, #2
 8001744:	d901      	bls.n	800174a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e187      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800174a:	4b1b      	ldr	r3, [pc, #108]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d1f0      	bne.n	8001738 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0308 	and.w	r3, r3, #8
 800175e:	2b00      	cmp	r3, #0
 8001760:	d036      	beq.n	80017d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d016      	beq.n	8001798 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800176a:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <HAL_RCC_OscConfig+0x248>)
 800176c:	2201      	movs	r2, #1
 800176e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001770:	f7ff fb9c 	bl	8000eac <HAL_GetTick>
 8001774:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001778:	f7ff fb98 	bl	8000eac <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e167      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800178a:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <HAL_RCC_OscConfig+0x240>)
 800178c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b00      	cmp	r3, #0
 8001794:	d0f0      	beq.n	8001778 <HAL_RCC_OscConfig+0x200>
 8001796:	e01b      	b.n	80017d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001798:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <HAL_RCC_OscConfig+0x248>)
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800179e:	f7ff fb85 	bl	8000eac <HAL_GetTick>
 80017a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017a4:	e00e      	b.n	80017c4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017a6:	f7ff fb81 	bl	8000eac <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d907      	bls.n	80017c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e150      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
 80017b8:	40023800 	.word	0x40023800
 80017bc:	42470000 	.word	0x42470000
 80017c0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017c4:	4b88      	ldr	r3, [pc, #544]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 80017c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017c8:	f003 0302 	and.w	r3, r3, #2
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1ea      	bne.n	80017a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0304 	and.w	r3, r3, #4
 80017d8:	2b00      	cmp	r3, #0
 80017da:	f000 8097 	beq.w	800190c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017de:	2300      	movs	r3, #0
 80017e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017e2:	4b81      	ldr	r3, [pc, #516]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d10f      	bne.n	800180e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	60bb      	str	r3, [r7, #8]
 80017f2:	4b7d      	ldr	r3, [pc, #500]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	4a7c      	ldr	r2, [pc, #496]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 80017f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017fc:	6413      	str	r3, [r2, #64]	; 0x40
 80017fe:	4b7a      	ldr	r3, [pc, #488]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001806:	60bb      	str	r3, [r7, #8]
 8001808:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800180a:	2301      	movs	r3, #1
 800180c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800180e:	4b77      	ldr	r3, [pc, #476]	; (80019ec <HAL_RCC_OscConfig+0x474>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001816:	2b00      	cmp	r3, #0
 8001818:	d118      	bne.n	800184c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800181a:	4b74      	ldr	r3, [pc, #464]	; (80019ec <HAL_RCC_OscConfig+0x474>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a73      	ldr	r2, [pc, #460]	; (80019ec <HAL_RCC_OscConfig+0x474>)
 8001820:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001824:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001826:	f7ff fb41 	bl	8000eac <HAL_GetTick>
 800182a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800182c:	e008      	b.n	8001840 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800182e:	f7ff fb3d 	bl	8000eac <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	2b02      	cmp	r3, #2
 800183a:	d901      	bls.n	8001840 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	e10c      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001840:	4b6a      	ldr	r3, [pc, #424]	; (80019ec <HAL_RCC_OscConfig+0x474>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001848:	2b00      	cmp	r3, #0
 800184a:	d0f0      	beq.n	800182e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d106      	bne.n	8001862 <HAL_RCC_OscConfig+0x2ea>
 8001854:	4b64      	ldr	r3, [pc, #400]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 8001856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001858:	4a63      	ldr	r2, [pc, #396]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 800185a:	f043 0301 	orr.w	r3, r3, #1
 800185e:	6713      	str	r3, [r2, #112]	; 0x70
 8001860:	e01c      	b.n	800189c <HAL_RCC_OscConfig+0x324>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	2b05      	cmp	r3, #5
 8001868:	d10c      	bne.n	8001884 <HAL_RCC_OscConfig+0x30c>
 800186a:	4b5f      	ldr	r3, [pc, #380]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 800186c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800186e:	4a5e      	ldr	r2, [pc, #376]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 8001870:	f043 0304 	orr.w	r3, r3, #4
 8001874:	6713      	str	r3, [r2, #112]	; 0x70
 8001876:	4b5c      	ldr	r3, [pc, #368]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 8001878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800187a:	4a5b      	ldr	r2, [pc, #364]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6713      	str	r3, [r2, #112]	; 0x70
 8001882:	e00b      	b.n	800189c <HAL_RCC_OscConfig+0x324>
 8001884:	4b58      	ldr	r3, [pc, #352]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 8001886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001888:	4a57      	ldr	r2, [pc, #348]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 800188a:	f023 0301 	bic.w	r3, r3, #1
 800188e:	6713      	str	r3, [r2, #112]	; 0x70
 8001890:	4b55      	ldr	r3, [pc, #340]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 8001892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001894:	4a54      	ldr	r2, [pc, #336]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 8001896:	f023 0304 	bic.w	r3, r3, #4
 800189a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d015      	beq.n	80018d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a4:	f7ff fb02 	bl	8000eac <HAL_GetTick>
 80018a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018aa:	e00a      	b.n	80018c2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018ac:	f7ff fafe 	bl	8000eac <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e0cb      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c2:	4b49      	ldr	r3, [pc, #292]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 80018c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d0ee      	beq.n	80018ac <HAL_RCC_OscConfig+0x334>
 80018ce:	e014      	b.n	80018fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018d0:	f7ff faec 	bl	8000eac <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d6:	e00a      	b.n	80018ee <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018d8:	f7ff fae8 	bl	8000eac <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e0b5      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018ee:	4b3e      	ldr	r3, [pc, #248]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 80018f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d1ee      	bne.n	80018d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018fa:	7dfb      	ldrb	r3, [r7, #23]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d105      	bne.n	800190c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001900:	4b39      	ldr	r3, [pc, #228]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 8001902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001904:	4a38      	ldr	r2, [pc, #224]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 8001906:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800190a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	2b00      	cmp	r3, #0
 8001912:	f000 80a1 	beq.w	8001a58 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001916:	4b34      	ldr	r3, [pc, #208]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f003 030c 	and.w	r3, r3, #12
 800191e:	2b08      	cmp	r3, #8
 8001920:	d05c      	beq.n	80019dc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	2b02      	cmp	r3, #2
 8001928:	d141      	bne.n	80019ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800192a:	4b31      	ldr	r3, [pc, #196]	; (80019f0 <HAL_RCC_OscConfig+0x478>)
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001930:	f7ff fabc 	bl	8000eac <HAL_GetTick>
 8001934:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001938:	f7ff fab8 	bl	8000eac <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e087      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800194a:	4b27      	ldr	r3, [pc, #156]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1f0      	bne.n	8001938 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	69da      	ldr	r2, [r3, #28]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a1b      	ldr	r3, [r3, #32]
 800195e:	431a      	orrs	r2, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001964:	019b      	lsls	r3, r3, #6
 8001966:	431a      	orrs	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196c:	085b      	lsrs	r3, r3, #1
 800196e:	3b01      	subs	r3, #1
 8001970:	041b      	lsls	r3, r3, #16
 8001972:	431a      	orrs	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001978:	061b      	lsls	r3, r3, #24
 800197a:	491b      	ldr	r1, [pc, #108]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 800197c:	4313      	orrs	r3, r2
 800197e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001980:	4b1b      	ldr	r3, [pc, #108]	; (80019f0 <HAL_RCC_OscConfig+0x478>)
 8001982:	2201      	movs	r2, #1
 8001984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001986:	f7ff fa91 	bl	8000eac <HAL_GetTick>
 800198a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800198c:	e008      	b.n	80019a0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800198e:	f7ff fa8d 	bl	8000eac <HAL_GetTick>
 8001992:	4602      	mov	r2, r0
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d901      	bls.n	80019a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e05c      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019a0:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0f0      	beq.n	800198e <HAL_RCC_OscConfig+0x416>
 80019ac:	e054      	b.n	8001a58 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ae:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <HAL_RCC_OscConfig+0x478>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b4:	f7ff fa7a 	bl	8000eac <HAL_GetTick>
 80019b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019ba:	e008      	b.n	80019ce <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019bc:	f7ff fa76 	bl	8000eac <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e045      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019ce:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <HAL_RCC_OscConfig+0x470>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1f0      	bne.n	80019bc <HAL_RCC_OscConfig+0x444>
 80019da:	e03d      	b.n	8001a58 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	699b      	ldr	r3, [r3, #24]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d107      	bne.n	80019f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e038      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40007000 	.word	0x40007000
 80019f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80019f4:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <HAL_RCC_OscConfig+0x4ec>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d028      	beq.n	8001a54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d121      	bne.n	8001a54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d11a      	bne.n	8001a54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a24:	4013      	ands	r3, r2
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a2a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d111      	bne.n	8001a54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a3a:	085b      	lsrs	r3, r3, #1
 8001a3c:	3b01      	subs	r3, #1
 8001a3e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d107      	bne.n	8001a54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a4e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d001      	beq.n	8001a58 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e000      	b.n	8001a5a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40023800 	.word	0x40023800

08001a68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d101      	bne.n	8001a7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e0cc      	b.n	8001c16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a7c:	4b68      	ldr	r3, [pc, #416]	; (8001c20 <HAL_RCC_ClockConfig+0x1b8>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0307 	and.w	r3, r3, #7
 8001a84:	683a      	ldr	r2, [r7, #0]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d90c      	bls.n	8001aa4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a8a:	4b65      	ldr	r3, [pc, #404]	; (8001c20 <HAL_RCC_ClockConfig+0x1b8>)
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	b2d2      	uxtb	r2, r2
 8001a90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a92:	4b63      	ldr	r3, [pc, #396]	; (8001c20 <HAL_RCC_ClockConfig+0x1b8>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0307 	and.w	r3, r3, #7
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d001      	beq.n	8001aa4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e0b8      	b.n	8001c16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d020      	beq.n	8001af2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d005      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001abc:	4b59      	ldr	r3, [pc, #356]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	4a58      	ldr	r2, [pc, #352]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001ac6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0308 	and.w	r3, r3, #8
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d005      	beq.n	8001ae0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ad4:	4b53      	ldr	r3, [pc, #332]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	4a52      	ldr	r2, [pc, #328]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001ada:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001ade:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae0:	4b50      	ldr	r3, [pc, #320]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	494d      	ldr	r1, [pc, #308]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001aee:	4313      	orrs	r3, r2
 8001af0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d044      	beq.n	8001b88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d107      	bne.n	8001b16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b06:	4b47      	ldr	r3, [pc, #284]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d119      	bne.n	8001b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e07f      	b.n	8001c16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d003      	beq.n	8001b26 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b22:	2b03      	cmp	r3, #3
 8001b24:	d107      	bne.n	8001b36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b26:	4b3f      	ldr	r3, [pc, #252]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d109      	bne.n	8001b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e06f      	b.n	8001c16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b36:	4b3b      	ldr	r3, [pc, #236]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d101      	bne.n	8001b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e067      	b.n	8001c16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b46:	4b37      	ldr	r3, [pc, #220]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f023 0203 	bic.w	r2, r3, #3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	4934      	ldr	r1, [pc, #208]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001b54:	4313      	orrs	r3, r2
 8001b56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b58:	f7ff f9a8 	bl	8000eac <HAL_GetTick>
 8001b5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b5e:	e00a      	b.n	8001b76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b60:	f7ff f9a4 	bl	8000eac <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e04f      	b.n	8001c16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b76:	4b2b      	ldr	r3, [pc, #172]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 020c 	and.w	r2, r3, #12
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d1eb      	bne.n	8001b60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b88:	4b25      	ldr	r3, [pc, #148]	; (8001c20 <HAL_RCC_ClockConfig+0x1b8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d20c      	bcs.n	8001bb0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b96:	4b22      	ldr	r3, [pc, #136]	; (8001c20 <HAL_RCC_ClockConfig+0x1b8>)
 8001b98:	683a      	ldr	r2, [r7, #0]
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b9e:	4b20      	ldr	r3, [pc, #128]	; (8001c20 <HAL_RCC_ClockConfig+0x1b8>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d001      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e032      	b.n	8001c16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0304 	and.w	r3, r3, #4
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d008      	beq.n	8001bce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bbc:	4b19      	ldr	r3, [pc, #100]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	4916      	ldr	r1, [pc, #88]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0308 	and.w	r3, r3, #8
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d009      	beq.n	8001bee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bda:	4b12      	ldr	r3, [pc, #72]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	691b      	ldr	r3, [r3, #16]
 8001be6:	00db      	lsls	r3, r3, #3
 8001be8:	490e      	ldr	r1, [pc, #56]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bee:	f000 f821 	bl	8001c34 <HAL_RCC_GetSysClockFreq>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	4b0b      	ldr	r3, [pc, #44]	; (8001c24 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	091b      	lsrs	r3, r3, #4
 8001bfa:	f003 030f 	and.w	r3, r3, #15
 8001bfe:	490a      	ldr	r1, [pc, #40]	; (8001c28 <HAL_RCC_ClockConfig+0x1c0>)
 8001c00:	5ccb      	ldrb	r3, [r1, r3]
 8001c02:	fa22 f303 	lsr.w	r3, r2, r3
 8001c06:	4a09      	ldr	r2, [pc, #36]	; (8001c2c <HAL_RCC_ClockConfig+0x1c4>)
 8001c08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c0a:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <HAL_RCC_ClockConfig+0x1c8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff f908 	bl	8000e24 <HAL_InitTick>

  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40023c00 	.word	0x40023c00
 8001c24:	40023800 	.word	0x40023800
 8001c28:	08004f1c 	.word	0x08004f1c
 8001c2c:	20000000 	.word	0x20000000
 8001c30:	20000004 	.word	0x20000004

08001c34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c38:	b090      	sub	sp, #64	; 0x40
 8001c3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	637b      	str	r3, [r7, #52]	; 0x34
 8001c40:	2300      	movs	r3, #0
 8001c42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c44:	2300      	movs	r3, #0
 8001c46:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c4c:	4b59      	ldr	r3, [pc, #356]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f003 030c 	and.w	r3, r3, #12
 8001c54:	2b08      	cmp	r3, #8
 8001c56:	d00d      	beq.n	8001c74 <HAL_RCC_GetSysClockFreq+0x40>
 8001c58:	2b08      	cmp	r3, #8
 8001c5a:	f200 80a1 	bhi.w	8001da0 <HAL_RCC_GetSysClockFreq+0x16c>
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d002      	beq.n	8001c68 <HAL_RCC_GetSysClockFreq+0x34>
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	d003      	beq.n	8001c6e <HAL_RCC_GetSysClockFreq+0x3a>
 8001c66:	e09b      	b.n	8001da0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c68:	4b53      	ldr	r3, [pc, #332]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001c6a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001c6c:	e09b      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c6e:	4b53      	ldr	r3, [pc, #332]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x188>)
 8001c70:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c72:	e098      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c74:	4b4f      	ldr	r3, [pc, #316]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c7c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c7e:	4b4d      	ldr	r3, [pc, #308]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d028      	beq.n	8001cdc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c8a:	4b4a      	ldr	r3, [pc, #296]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	099b      	lsrs	r3, r3, #6
 8001c90:	2200      	movs	r2, #0
 8001c92:	623b      	str	r3, [r7, #32]
 8001c94:	627a      	str	r2, [r7, #36]	; 0x24
 8001c96:	6a3b      	ldr	r3, [r7, #32]
 8001c98:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4b47      	ldr	r3, [pc, #284]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x188>)
 8001ca0:	fb03 f201 	mul.w	r2, r3, r1
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	fb00 f303 	mul.w	r3, r0, r3
 8001caa:	4413      	add	r3, r2
 8001cac:	4a43      	ldr	r2, [pc, #268]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x188>)
 8001cae:	fba0 1202 	umull	r1, r2, r0, r2
 8001cb2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001cb4:	460a      	mov	r2, r1
 8001cb6:	62ba      	str	r2, [r7, #40]	; 0x28
 8001cb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001cba:	4413      	add	r3, r2
 8001cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	61bb      	str	r3, [r7, #24]
 8001cc4:	61fa      	str	r2, [r7, #28]
 8001cc6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001cce:	f7fe fadf 	bl	8000290 <__aeabi_uldivmod>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cda:	e053      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cdc:	4b35      	ldr	r3, [pc, #212]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	099b      	lsrs	r3, r3, #6
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	613b      	str	r3, [r7, #16]
 8001ce6:	617a      	str	r2, [r7, #20]
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001cee:	f04f 0b00 	mov.w	fp, #0
 8001cf2:	4652      	mov	r2, sl
 8001cf4:	465b      	mov	r3, fp
 8001cf6:	f04f 0000 	mov.w	r0, #0
 8001cfa:	f04f 0100 	mov.w	r1, #0
 8001cfe:	0159      	lsls	r1, r3, #5
 8001d00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d04:	0150      	lsls	r0, r2, #5
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	ebb2 080a 	subs.w	r8, r2, sl
 8001d0e:	eb63 090b 	sbc.w	r9, r3, fp
 8001d12:	f04f 0200 	mov.w	r2, #0
 8001d16:	f04f 0300 	mov.w	r3, #0
 8001d1a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d1e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d22:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d26:	ebb2 0408 	subs.w	r4, r2, r8
 8001d2a:	eb63 0509 	sbc.w	r5, r3, r9
 8001d2e:	f04f 0200 	mov.w	r2, #0
 8001d32:	f04f 0300 	mov.w	r3, #0
 8001d36:	00eb      	lsls	r3, r5, #3
 8001d38:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d3c:	00e2      	lsls	r2, r4, #3
 8001d3e:	4614      	mov	r4, r2
 8001d40:	461d      	mov	r5, r3
 8001d42:	eb14 030a 	adds.w	r3, r4, sl
 8001d46:	603b      	str	r3, [r7, #0]
 8001d48:	eb45 030b 	adc.w	r3, r5, fp
 8001d4c:	607b      	str	r3, [r7, #4]
 8001d4e:	f04f 0200 	mov.w	r2, #0
 8001d52:	f04f 0300 	mov.w	r3, #0
 8001d56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d5a:	4629      	mov	r1, r5
 8001d5c:	028b      	lsls	r3, r1, #10
 8001d5e:	4621      	mov	r1, r4
 8001d60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d64:	4621      	mov	r1, r4
 8001d66:	028a      	lsls	r2, r1, #10
 8001d68:	4610      	mov	r0, r2
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d6e:	2200      	movs	r2, #0
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	60fa      	str	r2, [r7, #12]
 8001d74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d78:	f7fe fa8a 	bl	8000290 <__aeabi_uldivmod>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4613      	mov	r3, r2
 8001d82:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d84:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	0c1b      	lsrs	r3, r3, #16
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	3301      	adds	r3, #1
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001d94:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001d9e:	e002      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001da0:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001da2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001da4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3740      	adds	r7, #64	; 0x40
 8001dac:	46bd      	mov	sp, r7
 8001dae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001db2:	bf00      	nop
 8001db4:	40023800 	.word	0x40023800
 8001db8:	00f42400 	.word	0x00f42400
 8001dbc:	017d7840 	.word	0x017d7840

08001dc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dc4:	4b03      	ldr	r3, [pc, #12]	; (8001dd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	20000000 	.word	0x20000000

08001dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ddc:	f7ff fff0 	bl	8001dc0 <HAL_RCC_GetHCLKFreq>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	0a9b      	lsrs	r3, r3, #10
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	4903      	ldr	r1, [pc, #12]	; (8001dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dee:	5ccb      	ldrb	r3, [r1, r3]
 8001df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	08004f2c 	.word	0x08004f2c

08001e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e04:	f7ff ffdc 	bl	8001dc0 <HAL_RCC_GetHCLKFreq>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	4b05      	ldr	r3, [pc, #20]	; (8001e20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	0b5b      	lsrs	r3, r3, #13
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	4903      	ldr	r1, [pc, #12]	; (8001e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e16:	5ccb      	ldrb	r3, [r1, r3]
 8001e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40023800 	.word	0x40023800
 8001e24:	08004f2c 	.word	0x08004f2c

08001e28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e03f      	b.n	8001eba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d106      	bne.n	8001e54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7fe fdf8 	bl	8000a44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2224      	movs	r2, #36	; 0x24
 8001e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68da      	ldr	r2, [r3, #12]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f000 fddf 	bl	8002a30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	691a      	ldr	r2, [r3, #16]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	695a      	ldr	r2, [r3, #20]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68da      	ldr	r2, [r3, #12]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ea0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2220      	movs	r2, #32
 8001eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b08a      	sub	sp, #40	; 0x28
 8001ec6:	af02      	add	r7, sp, #8
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	603b      	str	r3, [r7, #0]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b20      	cmp	r3, #32
 8001ee0:	d17c      	bne.n	8001fdc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d002      	beq.n	8001eee <HAL_UART_Transmit+0x2c>
 8001ee8:	88fb      	ldrh	r3, [r7, #6]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d101      	bne.n	8001ef2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e075      	b.n	8001fde <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d101      	bne.n	8001f00 <HAL_UART_Transmit+0x3e>
 8001efc:	2302      	movs	r3, #2
 8001efe:	e06e      	b.n	8001fde <HAL_UART_Transmit+0x11c>
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2221      	movs	r2, #33	; 0x21
 8001f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f16:	f7fe ffc9 	bl	8000eac <HAL_GetTick>
 8001f1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	88fa      	ldrh	r2, [r7, #6]
 8001f20:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	88fa      	ldrh	r2, [r7, #6]
 8001f26:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f30:	d108      	bne.n	8001f44 <HAL_UART_Transmit+0x82>
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d104      	bne.n	8001f44 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	61bb      	str	r3, [r7, #24]
 8001f42:	e003      	b.n	8001f4c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001f54:	e02a      	b.n	8001fac <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2180      	movs	r1, #128	; 0x80
 8001f60:	68f8      	ldr	r0, [r7, #12]
 8001f62:	f000 fb1f 	bl	80025a4 <UART_WaitOnFlagUntilTimeout>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e036      	b.n	8001fde <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d10b      	bne.n	8001f8e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	3302      	adds	r3, #2
 8001f8a:	61bb      	str	r3, [r7, #24]
 8001f8c:	e007      	b.n	8001f9e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	781a      	ldrb	r2, [r3, #0]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1cf      	bne.n	8001f56 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	2140      	movs	r1, #64	; 0x40
 8001fc0:	68f8      	ldr	r0, [r7, #12]
 8001fc2:	f000 faef 	bl	80025a4 <UART_WaitOnFlagUntilTimeout>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e006      	b.n	8001fde <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2220      	movs	r2, #32
 8001fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	e000      	b.n	8001fde <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001fdc:	2302      	movs	r3, #2
  }
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3720      	adds	r7, #32
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b084      	sub	sp, #16
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	60f8      	str	r0, [r7, #12]
 8001fee:	60b9      	str	r1, [r7, #8]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b20      	cmp	r3, #32
 8001ffe:	d11d      	bne.n	800203c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d002      	beq.n	800200c <HAL_UART_Receive_IT+0x26>
 8002006:	88fb      	ldrh	r3, [r7, #6]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e016      	b.n	800203e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002016:	2b01      	cmp	r3, #1
 8002018:	d101      	bne.n	800201e <HAL_UART_Receive_IT+0x38>
 800201a:	2302      	movs	r3, #2
 800201c:	e00f      	b.n	800203e <HAL_UART_Receive_IT+0x58>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2201      	movs	r2, #1
 8002022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2200      	movs	r2, #0
 800202a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800202c:	88fb      	ldrh	r3, [r7, #6]
 800202e:	461a      	mov	r2, r3
 8002030:	68b9      	ldr	r1, [r7, #8]
 8002032:	68f8      	ldr	r0, [r7, #12]
 8002034:	f000 fb24 	bl	8002680 <UART_Start_Receive_IT>
 8002038:	4603      	mov	r3, r0
 800203a:	e000      	b.n	800203e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800203c:	2302      	movs	r3, #2
  }
}
 800203e:	4618      	mov	r0, r3
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b0ba      	sub	sp, #232	; 0xe8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800206e:	2300      	movs	r3, #0
 8002070:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002074:	2300      	movs	r3, #0
 8002076:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800207a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002086:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10f      	bne.n	80020ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800208e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002092:	f003 0320 	and.w	r3, r3, #32
 8002096:	2b00      	cmp	r3, #0
 8002098:	d009      	beq.n	80020ae <HAL_UART_IRQHandler+0x66>
 800209a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800209e:	f003 0320 	and.w	r3, r3, #32
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 fc07 	bl	80028ba <UART_Receive_IT>
      return;
 80020ac:	e256      	b.n	800255c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80020ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f000 80de 	beq.w	8002274 <HAL_UART_IRQHandler+0x22c>
 80020b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d106      	bne.n	80020d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80020c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020c8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	f000 80d1 	beq.w	8002274 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80020d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00b      	beq.n	80020f6 <HAL_UART_IRQHandler+0xae>
 80020de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	f043 0201 	orr.w	r2, r3, #1
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020fa:	f003 0304 	and.w	r3, r3, #4
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00b      	beq.n	800211a <HAL_UART_IRQHandler+0xd2>
 8002102:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d005      	beq.n	800211a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	f043 0202 	orr.w	r2, r3, #2
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800211a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00b      	beq.n	800213e <HAL_UART_IRQHandler+0xf6>
 8002126:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d005      	beq.n	800213e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	f043 0204 	orr.w	r2, r3, #4
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800213e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	2b00      	cmp	r3, #0
 8002148:	d011      	beq.n	800216e <HAL_UART_IRQHandler+0x126>
 800214a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800214e:	f003 0320 	and.w	r3, r3, #32
 8002152:	2b00      	cmp	r3, #0
 8002154:	d105      	bne.n	8002162 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b00      	cmp	r3, #0
 8002160:	d005      	beq.n	800216e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	f043 0208 	orr.w	r2, r3, #8
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	2b00      	cmp	r3, #0
 8002174:	f000 81ed 	beq.w	8002552 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800217c:	f003 0320 	and.w	r3, r3, #32
 8002180:	2b00      	cmp	r3, #0
 8002182:	d008      	beq.n	8002196 <HAL_UART_IRQHandler+0x14e>
 8002184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002188:	f003 0320 	and.w	r3, r3, #32
 800218c:	2b00      	cmp	r3, #0
 800218e:	d002      	beq.n	8002196 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f000 fb92 	bl	80028ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	695b      	ldr	r3, [r3, #20]
 800219c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021a0:	2b40      	cmp	r3, #64	; 0x40
 80021a2:	bf0c      	ite	eq
 80021a4:	2301      	moveq	r3, #1
 80021a6:	2300      	movne	r3, #0
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b2:	f003 0308 	and.w	r3, r3, #8
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d103      	bne.n	80021c2 <HAL_UART_IRQHandler+0x17a>
 80021ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d04f      	beq.n	8002262 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 fa9a 	bl	80026fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d2:	2b40      	cmp	r3, #64	; 0x40
 80021d4:	d141      	bne.n	800225a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	3314      	adds	r3, #20
 80021dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021e4:	e853 3f00 	ldrex	r3, [r3]
 80021e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80021ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80021f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	3314      	adds	r3, #20
 80021fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002202:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002206:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800220a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800220e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002212:	e841 2300 	strex	r3, r2, [r1]
 8002216:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800221a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1d9      	bne.n	80021d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002226:	2b00      	cmp	r3, #0
 8002228:	d013      	beq.n	8002252 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800222e:	4a7d      	ldr	r2, [pc, #500]	; (8002424 <HAL_UART_IRQHandler+0x3dc>)
 8002230:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002236:	4618      	mov	r0, r3
 8002238:	f7fe ffc5 	bl	80011c6 <HAL_DMA_Abort_IT>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d016      	beq.n	8002270 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002246:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800224c:	4610      	mov	r0, r2
 800224e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002250:	e00e      	b.n	8002270 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f000 f990 	bl	8002578 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002258:	e00a      	b.n	8002270 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f98c 	bl	8002578 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002260:	e006      	b.n	8002270 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f988 	bl	8002578 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800226e:	e170      	b.n	8002552 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002270:	bf00      	nop
    return;
 8002272:	e16e      	b.n	8002552 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002278:	2b01      	cmp	r3, #1
 800227a:	f040 814a 	bne.w	8002512 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800227e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002282:	f003 0310 	and.w	r3, r3, #16
 8002286:	2b00      	cmp	r3, #0
 8002288:	f000 8143 	beq.w	8002512 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800228c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002290:	f003 0310 	and.w	r3, r3, #16
 8002294:	2b00      	cmp	r3, #0
 8002296:	f000 813c 	beq.w	8002512 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800229a:	2300      	movs	r3, #0
 800229c:	60bb      	str	r3, [r7, #8]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	60bb      	str	r3, [r7, #8]
 80022ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ba:	2b40      	cmp	r3, #64	; 0x40
 80022bc:	f040 80b4 	bne.w	8002428 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80022cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 8140 	beq.w	8002556 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80022da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022de:	429a      	cmp	r2, r3
 80022e0:	f080 8139 	bcs.w	8002556 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022ea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022f6:	f000 8088 	beq.w	800240a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	330c      	adds	r3, #12
 8002300:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002304:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002308:	e853 3f00 	ldrex	r3, [r3]
 800230c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002310:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002314:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002318:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	330c      	adds	r3, #12
 8002322:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002326:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800232a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800232e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002332:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002336:	e841 2300 	strex	r3, r2, [r1]
 800233a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800233e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1d9      	bne.n	80022fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	3314      	adds	r3, #20
 800234c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800234e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002350:	e853 3f00 	ldrex	r3, [r3]
 8002354:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002356:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002358:	f023 0301 	bic.w	r3, r3, #1
 800235c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	3314      	adds	r3, #20
 8002366:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800236a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800236e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002370:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002372:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002376:	e841 2300 	strex	r3, r2, [r1]
 800237a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800237c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1e1      	bne.n	8002346 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	3314      	adds	r3, #20
 8002388:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800238a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800238c:	e853 3f00 	ldrex	r3, [r3]
 8002390:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002392:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002394:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002398:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	3314      	adds	r3, #20
 80023a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80023a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80023a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80023ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80023ae:	e841 2300 	strex	r3, r2, [r1]
 80023b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80023b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1e3      	bne.n	8002382 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2220      	movs	r2, #32
 80023be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	330c      	adds	r3, #12
 80023ce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023d2:	e853 3f00 	ldrex	r3, [r3]
 80023d6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80023d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023da:	f023 0310 	bic.w	r3, r3, #16
 80023de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	330c      	adds	r3, #12
 80023e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80023ec:	65ba      	str	r2, [r7, #88]	; 0x58
 80023ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80023f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80023f4:	e841 2300 	strex	r3, r2, [r1]
 80023f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80023fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1e3      	bne.n	80023c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002404:	4618      	mov	r0, r3
 8002406:	f7fe fe6e 	bl	80010e6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002412:	b29b      	uxth	r3, r3
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	b29b      	uxth	r3, r3
 8002418:	4619      	mov	r1, r3
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 f8b6 	bl	800258c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002420:	e099      	b.n	8002556 <HAL_UART_IRQHandler+0x50e>
 8002422:	bf00      	nop
 8002424:	080027c3 	.word	0x080027c3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002430:	b29b      	uxth	r3, r3
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800243c:	b29b      	uxth	r3, r3
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 808b 	beq.w	800255a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002444:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002448:	2b00      	cmp	r3, #0
 800244a:	f000 8086 	beq.w	800255a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	330c      	adds	r3, #12
 8002454:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002458:	e853 3f00 	ldrex	r3, [r3]
 800245c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800245e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002460:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002464:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	330c      	adds	r3, #12
 800246e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002472:	647a      	str	r2, [r7, #68]	; 0x44
 8002474:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002476:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002478:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800247a:	e841 2300 	strex	r3, r2, [r1]
 800247e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002480:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1e3      	bne.n	800244e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	3314      	adds	r3, #20
 800248c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800248e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002490:	e853 3f00 	ldrex	r3, [r3]
 8002494:	623b      	str	r3, [r7, #32]
   return(result);
 8002496:	6a3b      	ldr	r3, [r7, #32]
 8002498:	f023 0301 	bic.w	r3, r3, #1
 800249c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	3314      	adds	r3, #20
 80024a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80024aa:	633a      	str	r2, [r7, #48]	; 0x30
 80024ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80024b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024b2:	e841 2300 	strex	r3, r2, [r1]
 80024b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80024b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1e3      	bne.n	8002486 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2220      	movs	r2, #32
 80024c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	330c      	adds	r3, #12
 80024d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	e853 3f00 	ldrex	r3, [r3]
 80024da:	60fb      	str	r3, [r7, #12]
   return(result);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f023 0310 	bic.w	r3, r3, #16
 80024e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	330c      	adds	r3, #12
 80024ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80024f0:	61fa      	str	r2, [r7, #28]
 80024f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024f4:	69b9      	ldr	r1, [r7, #24]
 80024f6:	69fa      	ldr	r2, [r7, #28]
 80024f8:	e841 2300 	strex	r3, r2, [r1]
 80024fc:	617b      	str	r3, [r7, #20]
   return(result);
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1e3      	bne.n	80024cc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002504:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002508:	4619      	mov	r1, r3
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 f83e 	bl	800258c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002510:	e023      	b.n	800255a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800251a:	2b00      	cmp	r3, #0
 800251c:	d009      	beq.n	8002532 <HAL_UART_IRQHandler+0x4ea>
 800251e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002526:	2b00      	cmp	r3, #0
 8002528:	d003      	beq.n	8002532 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f000 f95d 	bl	80027ea <UART_Transmit_IT>
    return;
 8002530:	e014      	b.n	800255c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00e      	beq.n	800255c <HAL_UART_IRQHandler+0x514>
 800253e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002546:	2b00      	cmp	r3, #0
 8002548:	d008      	beq.n	800255c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 f99d 	bl	800288a <UART_EndTransmit_IT>
    return;
 8002550:	e004      	b.n	800255c <HAL_UART_IRQHandler+0x514>
    return;
 8002552:	bf00      	nop
 8002554:	e002      	b.n	800255c <HAL_UART_IRQHandler+0x514>
      return;
 8002556:	bf00      	nop
 8002558:	e000      	b.n	800255c <HAL_UART_IRQHandler+0x514>
      return;
 800255a:	bf00      	nop
  }
}
 800255c:	37e8      	adds	r7, #232	; 0xe8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop

08002564 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	460b      	mov	r3, r1
 8002596:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b090      	sub	sp, #64	; 0x40
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	4613      	mov	r3, r2
 80025b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025b4:	e050      	b.n	8002658 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025bc:	d04c      	beq.n	8002658 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80025be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d007      	beq.n	80025d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80025c4:	f7fe fc72 	bl	8000eac <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d241      	bcs.n	8002658 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	330c      	adds	r3, #12
 80025da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025de:	e853 3f00 	ldrex	r3, [r3]
 80025e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80025ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	330c      	adds	r3, #12
 80025f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025f4:	637a      	str	r2, [r7, #52]	; 0x34
 80025f6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025fc:	e841 2300 	strex	r3, r2, [r1]
 8002600:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002604:	2b00      	cmp	r3, #0
 8002606:	d1e5      	bne.n	80025d4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	3314      	adds	r3, #20
 800260e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	e853 3f00 	ldrex	r3, [r3]
 8002616:	613b      	str	r3, [r7, #16]
   return(result);
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	f023 0301 	bic.w	r3, r3, #1
 800261e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	3314      	adds	r3, #20
 8002626:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002628:	623a      	str	r2, [r7, #32]
 800262a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800262c:	69f9      	ldr	r1, [r7, #28]
 800262e:	6a3a      	ldr	r2, [r7, #32]
 8002630:	e841 2300 	strex	r3, r2, [r1]
 8002634:	61bb      	str	r3, [r7, #24]
   return(result);
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d1e5      	bne.n	8002608 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2220      	movs	r2, #32
 8002640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2220      	movs	r2, #32
 8002648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e00f      	b.n	8002678 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	4013      	ands	r3, r2
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	429a      	cmp	r2, r3
 8002666:	bf0c      	ite	eq
 8002668:	2301      	moveq	r3, #1
 800266a:	2300      	movne	r3, #0
 800266c:	b2db      	uxtb	r3, r3
 800266e:	461a      	mov	r2, r3
 8002670:	79fb      	ldrb	r3, [r7, #7]
 8002672:	429a      	cmp	r2, r3
 8002674:	d09f      	beq.n	80025b6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3740      	adds	r7, #64	; 0x40
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	4613      	mov	r3, r2
 800268c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	68ba      	ldr	r2, [r7, #8]
 8002692:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	88fa      	ldrh	r2, [r7, #6]
 8002698:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	88fa      	ldrh	r2, [r7, #6]
 800269e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2200      	movs	r2, #0
 80026a4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2222      	movs	r2, #34	; 0x22
 80026aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	691b      	ldr	r3, [r3, #16]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d007      	beq.n	80026ce <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68da      	ldr	r2, [r3, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026cc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	695a      	ldr	r2, [r3, #20]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f042 0201 	orr.w	r2, r2, #1
 80026dc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	68da      	ldr	r2, [r3, #12]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f042 0220 	orr.w	r2, r2, #32
 80026ec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80026ee:	2300      	movs	r3, #0
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3714      	adds	r7, #20
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b095      	sub	sp, #84	; 0x54
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	330c      	adds	r3, #12
 800270a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800270c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800270e:	e853 3f00 	ldrex	r3, [r3]
 8002712:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002716:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800271a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	330c      	adds	r3, #12
 8002722:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002724:	643a      	str	r2, [r7, #64]	; 0x40
 8002726:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002728:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800272a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800272c:	e841 2300 	strex	r3, r2, [r1]
 8002730:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1e5      	bne.n	8002704 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	3314      	adds	r3, #20
 800273e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002740:	6a3b      	ldr	r3, [r7, #32]
 8002742:	e853 3f00 	ldrex	r3, [r3]
 8002746:	61fb      	str	r3, [r7, #28]
   return(result);
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	f023 0301 	bic.w	r3, r3, #1
 800274e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	3314      	adds	r3, #20
 8002756:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002758:	62fa      	str	r2, [r7, #44]	; 0x2c
 800275a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800275c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800275e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002760:	e841 2300 	strex	r3, r2, [r1]
 8002764:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1e5      	bne.n	8002738 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002770:	2b01      	cmp	r3, #1
 8002772:	d119      	bne.n	80027a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	330c      	adds	r3, #12
 800277a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	e853 3f00 	ldrex	r3, [r3]
 8002782:	60bb      	str	r3, [r7, #8]
   return(result);
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	f023 0310 	bic.w	r3, r3, #16
 800278a:	647b      	str	r3, [r7, #68]	; 0x44
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	330c      	adds	r3, #12
 8002792:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002794:	61ba      	str	r2, [r7, #24]
 8002796:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002798:	6979      	ldr	r1, [r7, #20]
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	e841 2300 	strex	r3, r2, [r1]
 80027a0:	613b      	str	r3, [r7, #16]
   return(result);
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1e5      	bne.n	8002774 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2220      	movs	r2, #32
 80027ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80027b6:	bf00      	nop
 80027b8:	3754      	adds	r7, #84	; 0x54
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b084      	sub	sp, #16
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2200      	movs	r2, #0
 80027da:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f7ff fecb 	bl	8002578 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80027e2:	bf00      	nop
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b085      	sub	sp, #20
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b21      	cmp	r3, #33	; 0x21
 80027fc:	d13e      	bne.n	800287c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002806:	d114      	bne.n	8002832 <UART_Transmit_IT+0x48>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	691b      	ldr	r3, [r3, #16]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d110      	bne.n	8002832 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	881b      	ldrh	r3, [r3, #0]
 800281a:	461a      	mov	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002824:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	1c9a      	adds	r2, r3, #2
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	621a      	str	r2, [r3, #32]
 8002830:	e008      	b.n	8002844 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a1b      	ldr	r3, [r3, #32]
 8002836:	1c59      	adds	r1, r3, #1
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	6211      	str	r1, [r2, #32]
 800283c:	781a      	ldrb	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002848:	b29b      	uxth	r3, r3
 800284a:	3b01      	subs	r3, #1
 800284c:	b29b      	uxth	r3, r3
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	4619      	mov	r1, r3
 8002852:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10f      	bne.n	8002878 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68da      	ldr	r2, [r3, #12]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002866:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68da      	ldr	r2, [r3, #12]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002876:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002878:	2300      	movs	r3, #0
 800287a:	e000      	b.n	800287e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800287c:	2302      	movs	r3, #2
  }
}
 800287e:	4618      	mov	r0, r3
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2220      	movs	r2, #32
 80028a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7ff fe5a 	bl	8002564 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b08c      	sub	sp, #48	; 0x30
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b22      	cmp	r3, #34	; 0x22
 80028cc:	f040 80ab 	bne.w	8002a26 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028d8:	d117      	bne.n	800290a <UART_Receive_IT+0x50>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d113      	bne.n	800290a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ea:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002902:	1c9a      	adds	r2, r3, #2
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	629a      	str	r2, [r3, #40]	; 0x28
 8002908:	e026      	b.n	8002958 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002910:	2300      	movs	r3, #0
 8002912:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291c:	d007      	beq.n	800292e <UART_Receive_IT+0x74>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10a      	bne.n	800293c <UART_Receive_IT+0x82>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d106      	bne.n	800293c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	b2da      	uxtb	r2, r3
 8002936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002938:	701a      	strb	r2, [r3, #0]
 800293a:	e008      	b.n	800294e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	b2db      	uxtb	r3, r3
 8002944:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002948:	b2da      	uxtb	r2, r3
 800294a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800294c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002952:	1c5a      	adds	r2, r3, #1
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800295c:	b29b      	uxth	r3, r3
 800295e:	3b01      	subs	r3, #1
 8002960:	b29b      	uxth	r3, r3
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	4619      	mov	r1, r3
 8002966:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002968:	2b00      	cmp	r3, #0
 800296a:	d15a      	bne.n	8002a22 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68da      	ldr	r2, [r3, #12]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0220 	bic.w	r2, r2, #32
 800297a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68da      	ldr	r2, [r3, #12]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800298a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	695a      	ldr	r2, [r3, #20]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0201 	bic.w	r2, r2, #1
 800299a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2220      	movs	r2, #32
 80029a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d135      	bne.n	8002a18 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	330c      	adds	r3, #12
 80029b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	e853 3f00 	ldrex	r3, [r3]
 80029c0:	613b      	str	r3, [r7, #16]
   return(result);
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	f023 0310 	bic.w	r3, r3, #16
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	330c      	adds	r3, #12
 80029d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d2:	623a      	str	r2, [r7, #32]
 80029d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d6:	69f9      	ldr	r1, [r7, #28]
 80029d8:	6a3a      	ldr	r2, [r7, #32]
 80029da:	e841 2300 	strex	r3, r2, [r1]
 80029de:	61bb      	str	r3, [r7, #24]
   return(result);
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1e5      	bne.n	80029b2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0310 	and.w	r3, r3, #16
 80029f0:	2b10      	cmp	r3, #16
 80029f2:	d10a      	bne.n	8002a0a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80029f4:	2300      	movs	r3, #0
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	60fb      	str	r3, [r7, #12]
 8002a08:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002a0e:	4619      	mov	r1, r3
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f7ff fdbb 	bl	800258c <HAL_UARTEx_RxEventCallback>
 8002a16:	e002      	b.n	8002a1e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f7fd fe5f 	bl	80006dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	e002      	b.n	8002a28 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002a22:	2300      	movs	r3, #0
 8002a24:	e000      	b.n	8002a28 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002a26:	2302      	movs	r3, #2
  }
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3730      	adds	r7, #48	; 0x30
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a34:	b0c0      	sub	sp, #256	; 0x100
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a4c:	68d9      	ldr	r1, [r3, #12]
 8002a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	ea40 0301 	orr.w	r3, r0, r1
 8002a58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	431a      	orrs	r2, r3
 8002a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	431a      	orrs	r2, r3
 8002a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002a88:	f021 010c 	bic.w	r1, r1, #12
 8002a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002a96:	430b      	orrs	r3, r1
 8002a98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aaa:	6999      	ldr	r1, [r3, #24]
 8002aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	ea40 0301 	orr.w	r3, r0, r1
 8002ab6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	4b8f      	ldr	r3, [pc, #572]	; (8002cfc <UART_SetConfig+0x2cc>)
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d005      	beq.n	8002ad0 <UART_SetConfig+0xa0>
 8002ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	4b8d      	ldr	r3, [pc, #564]	; (8002d00 <UART_SetConfig+0x2d0>)
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d104      	bne.n	8002ada <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ad0:	f7ff f996 	bl	8001e00 <HAL_RCC_GetPCLK2Freq>
 8002ad4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002ad8:	e003      	b.n	8002ae2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ada:	f7ff f97d 	bl	8001dd8 <HAL_RCC_GetPCLK1Freq>
 8002ade:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ae6:	69db      	ldr	r3, [r3, #28]
 8002ae8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002aec:	f040 810c 	bne.w	8002d08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002af0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002af4:	2200      	movs	r2, #0
 8002af6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002afa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002afe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002b02:	4622      	mov	r2, r4
 8002b04:	462b      	mov	r3, r5
 8002b06:	1891      	adds	r1, r2, r2
 8002b08:	65b9      	str	r1, [r7, #88]	; 0x58
 8002b0a:	415b      	adcs	r3, r3
 8002b0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002b0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002b12:	4621      	mov	r1, r4
 8002b14:	eb12 0801 	adds.w	r8, r2, r1
 8002b18:	4629      	mov	r1, r5
 8002b1a:	eb43 0901 	adc.w	r9, r3, r1
 8002b1e:	f04f 0200 	mov.w	r2, #0
 8002b22:	f04f 0300 	mov.w	r3, #0
 8002b26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b32:	4690      	mov	r8, r2
 8002b34:	4699      	mov	r9, r3
 8002b36:	4623      	mov	r3, r4
 8002b38:	eb18 0303 	adds.w	r3, r8, r3
 8002b3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002b40:	462b      	mov	r3, r5
 8002b42:	eb49 0303 	adc.w	r3, r9, r3
 8002b46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002b56:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002b5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002b5e:	460b      	mov	r3, r1
 8002b60:	18db      	adds	r3, r3, r3
 8002b62:	653b      	str	r3, [r7, #80]	; 0x50
 8002b64:	4613      	mov	r3, r2
 8002b66:	eb42 0303 	adc.w	r3, r2, r3
 8002b6a:	657b      	str	r3, [r7, #84]	; 0x54
 8002b6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002b70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002b74:	f7fd fb8c 	bl	8000290 <__aeabi_uldivmod>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	4b61      	ldr	r3, [pc, #388]	; (8002d04 <UART_SetConfig+0x2d4>)
 8002b7e:	fba3 2302 	umull	r2, r3, r3, r2
 8002b82:	095b      	lsrs	r3, r3, #5
 8002b84:	011c      	lsls	r4, r3, #4
 8002b86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002b90:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002b94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002b98:	4642      	mov	r2, r8
 8002b9a:	464b      	mov	r3, r9
 8002b9c:	1891      	adds	r1, r2, r2
 8002b9e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002ba0:	415b      	adcs	r3, r3
 8002ba2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ba4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ba8:	4641      	mov	r1, r8
 8002baa:	eb12 0a01 	adds.w	sl, r2, r1
 8002bae:	4649      	mov	r1, r9
 8002bb0:	eb43 0b01 	adc.w	fp, r3, r1
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	f04f 0300 	mov.w	r3, #0
 8002bbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002bc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002bc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bc8:	4692      	mov	sl, r2
 8002bca:	469b      	mov	fp, r3
 8002bcc:	4643      	mov	r3, r8
 8002bce:	eb1a 0303 	adds.w	r3, sl, r3
 8002bd2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002bd6:	464b      	mov	r3, r9
 8002bd8:	eb4b 0303 	adc.w	r3, fp, r3
 8002bdc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002bec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002bf0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	18db      	adds	r3, r3, r3
 8002bf8:	643b      	str	r3, [r7, #64]	; 0x40
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	eb42 0303 	adc.w	r3, r2, r3
 8002c00:	647b      	str	r3, [r7, #68]	; 0x44
 8002c02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002c06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002c0a:	f7fd fb41 	bl	8000290 <__aeabi_uldivmod>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	460b      	mov	r3, r1
 8002c12:	4611      	mov	r1, r2
 8002c14:	4b3b      	ldr	r3, [pc, #236]	; (8002d04 <UART_SetConfig+0x2d4>)
 8002c16:	fba3 2301 	umull	r2, r3, r3, r1
 8002c1a:	095b      	lsrs	r3, r3, #5
 8002c1c:	2264      	movs	r2, #100	; 0x64
 8002c1e:	fb02 f303 	mul.w	r3, r2, r3
 8002c22:	1acb      	subs	r3, r1, r3
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002c2a:	4b36      	ldr	r3, [pc, #216]	; (8002d04 <UART_SetConfig+0x2d4>)
 8002c2c:	fba3 2302 	umull	r2, r3, r3, r2
 8002c30:	095b      	lsrs	r3, r3, #5
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002c38:	441c      	add	r4, r3
 8002c3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002c44:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002c48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002c4c:	4642      	mov	r2, r8
 8002c4e:	464b      	mov	r3, r9
 8002c50:	1891      	adds	r1, r2, r2
 8002c52:	63b9      	str	r1, [r7, #56]	; 0x38
 8002c54:	415b      	adcs	r3, r3
 8002c56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002c5c:	4641      	mov	r1, r8
 8002c5e:	1851      	adds	r1, r2, r1
 8002c60:	6339      	str	r1, [r7, #48]	; 0x30
 8002c62:	4649      	mov	r1, r9
 8002c64:	414b      	adcs	r3, r1
 8002c66:	637b      	str	r3, [r7, #52]	; 0x34
 8002c68:	f04f 0200 	mov.w	r2, #0
 8002c6c:	f04f 0300 	mov.w	r3, #0
 8002c70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002c74:	4659      	mov	r1, fp
 8002c76:	00cb      	lsls	r3, r1, #3
 8002c78:	4651      	mov	r1, sl
 8002c7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c7e:	4651      	mov	r1, sl
 8002c80:	00ca      	lsls	r2, r1, #3
 8002c82:	4610      	mov	r0, r2
 8002c84:	4619      	mov	r1, r3
 8002c86:	4603      	mov	r3, r0
 8002c88:	4642      	mov	r2, r8
 8002c8a:	189b      	adds	r3, r3, r2
 8002c8c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002c90:	464b      	mov	r3, r9
 8002c92:	460a      	mov	r2, r1
 8002c94:	eb42 0303 	adc.w	r3, r2, r3
 8002c98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002ca8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002cac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	18db      	adds	r3, r3, r3
 8002cb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	eb42 0303 	adc.w	r3, r2, r3
 8002cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002cc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002cc6:	f7fd fae3 	bl	8000290 <__aeabi_uldivmod>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	460b      	mov	r3, r1
 8002cce:	4b0d      	ldr	r3, [pc, #52]	; (8002d04 <UART_SetConfig+0x2d4>)
 8002cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8002cd4:	095b      	lsrs	r3, r3, #5
 8002cd6:	2164      	movs	r1, #100	; 0x64
 8002cd8:	fb01 f303 	mul.w	r3, r1, r3
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	00db      	lsls	r3, r3, #3
 8002ce0:	3332      	adds	r3, #50	; 0x32
 8002ce2:	4a08      	ldr	r2, [pc, #32]	; (8002d04 <UART_SetConfig+0x2d4>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	095b      	lsrs	r3, r3, #5
 8002cea:	f003 0207 	and.w	r2, r3, #7
 8002cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4422      	add	r2, r4
 8002cf6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002cf8:	e105      	b.n	8002f06 <UART_SetConfig+0x4d6>
 8002cfa:	bf00      	nop
 8002cfc:	40011000 	.word	0x40011000
 8002d00:	40011400 	.word	0x40011400
 8002d04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002d12:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002d16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002d1a:	4642      	mov	r2, r8
 8002d1c:	464b      	mov	r3, r9
 8002d1e:	1891      	adds	r1, r2, r2
 8002d20:	6239      	str	r1, [r7, #32]
 8002d22:	415b      	adcs	r3, r3
 8002d24:	627b      	str	r3, [r7, #36]	; 0x24
 8002d26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d2a:	4641      	mov	r1, r8
 8002d2c:	1854      	adds	r4, r2, r1
 8002d2e:	4649      	mov	r1, r9
 8002d30:	eb43 0501 	adc.w	r5, r3, r1
 8002d34:	f04f 0200 	mov.w	r2, #0
 8002d38:	f04f 0300 	mov.w	r3, #0
 8002d3c:	00eb      	lsls	r3, r5, #3
 8002d3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d42:	00e2      	lsls	r2, r4, #3
 8002d44:	4614      	mov	r4, r2
 8002d46:	461d      	mov	r5, r3
 8002d48:	4643      	mov	r3, r8
 8002d4a:	18e3      	adds	r3, r4, r3
 8002d4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002d50:	464b      	mov	r3, r9
 8002d52:	eb45 0303 	adc.w	r3, r5, r3
 8002d56:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002d66:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002d6a:	f04f 0200 	mov.w	r2, #0
 8002d6e:	f04f 0300 	mov.w	r3, #0
 8002d72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002d76:	4629      	mov	r1, r5
 8002d78:	008b      	lsls	r3, r1, #2
 8002d7a:	4621      	mov	r1, r4
 8002d7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d80:	4621      	mov	r1, r4
 8002d82:	008a      	lsls	r2, r1, #2
 8002d84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002d88:	f7fd fa82 	bl	8000290 <__aeabi_uldivmod>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	460b      	mov	r3, r1
 8002d90:	4b60      	ldr	r3, [pc, #384]	; (8002f14 <UART_SetConfig+0x4e4>)
 8002d92:	fba3 2302 	umull	r2, r3, r3, r2
 8002d96:	095b      	lsrs	r3, r3, #5
 8002d98:	011c      	lsls	r4, r3, #4
 8002d9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002da4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002da8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002dac:	4642      	mov	r2, r8
 8002dae:	464b      	mov	r3, r9
 8002db0:	1891      	adds	r1, r2, r2
 8002db2:	61b9      	str	r1, [r7, #24]
 8002db4:	415b      	adcs	r3, r3
 8002db6:	61fb      	str	r3, [r7, #28]
 8002db8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dbc:	4641      	mov	r1, r8
 8002dbe:	1851      	adds	r1, r2, r1
 8002dc0:	6139      	str	r1, [r7, #16]
 8002dc2:	4649      	mov	r1, r9
 8002dc4:	414b      	adcs	r3, r1
 8002dc6:	617b      	str	r3, [r7, #20]
 8002dc8:	f04f 0200 	mov.w	r2, #0
 8002dcc:	f04f 0300 	mov.w	r3, #0
 8002dd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002dd4:	4659      	mov	r1, fp
 8002dd6:	00cb      	lsls	r3, r1, #3
 8002dd8:	4651      	mov	r1, sl
 8002dda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002dde:	4651      	mov	r1, sl
 8002de0:	00ca      	lsls	r2, r1, #3
 8002de2:	4610      	mov	r0, r2
 8002de4:	4619      	mov	r1, r3
 8002de6:	4603      	mov	r3, r0
 8002de8:	4642      	mov	r2, r8
 8002dea:	189b      	adds	r3, r3, r2
 8002dec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002df0:	464b      	mov	r3, r9
 8002df2:	460a      	mov	r2, r1
 8002df4:	eb42 0303 	adc.w	r3, r2, r3
 8002df8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	67bb      	str	r3, [r7, #120]	; 0x78
 8002e06:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002e14:	4649      	mov	r1, r9
 8002e16:	008b      	lsls	r3, r1, #2
 8002e18:	4641      	mov	r1, r8
 8002e1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e1e:	4641      	mov	r1, r8
 8002e20:	008a      	lsls	r2, r1, #2
 8002e22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002e26:	f7fd fa33 	bl	8000290 <__aeabi_uldivmod>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	4b39      	ldr	r3, [pc, #228]	; (8002f14 <UART_SetConfig+0x4e4>)
 8002e30:	fba3 1302 	umull	r1, r3, r3, r2
 8002e34:	095b      	lsrs	r3, r3, #5
 8002e36:	2164      	movs	r1, #100	; 0x64
 8002e38:	fb01 f303 	mul.w	r3, r1, r3
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	011b      	lsls	r3, r3, #4
 8002e40:	3332      	adds	r3, #50	; 0x32
 8002e42:	4a34      	ldr	r2, [pc, #208]	; (8002f14 <UART_SetConfig+0x4e4>)
 8002e44:	fba2 2303 	umull	r2, r3, r2, r3
 8002e48:	095b      	lsrs	r3, r3, #5
 8002e4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e4e:	441c      	add	r4, r3
 8002e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e54:	2200      	movs	r2, #0
 8002e56:	673b      	str	r3, [r7, #112]	; 0x70
 8002e58:	677a      	str	r2, [r7, #116]	; 0x74
 8002e5a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002e5e:	4642      	mov	r2, r8
 8002e60:	464b      	mov	r3, r9
 8002e62:	1891      	adds	r1, r2, r2
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	415b      	adcs	r3, r3
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e6e:	4641      	mov	r1, r8
 8002e70:	1851      	adds	r1, r2, r1
 8002e72:	6039      	str	r1, [r7, #0]
 8002e74:	4649      	mov	r1, r9
 8002e76:	414b      	adcs	r3, r1
 8002e78:	607b      	str	r3, [r7, #4]
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	f04f 0300 	mov.w	r3, #0
 8002e82:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002e86:	4659      	mov	r1, fp
 8002e88:	00cb      	lsls	r3, r1, #3
 8002e8a:	4651      	mov	r1, sl
 8002e8c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e90:	4651      	mov	r1, sl
 8002e92:	00ca      	lsls	r2, r1, #3
 8002e94:	4610      	mov	r0, r2
 8002e96:	4619      	mov	r1, r3
 8002e98:	4603      	mov	r3, r0
 8002e9a:	4642      	mov	r2, r8
 8002e9c:	189b      	adds	r3, r3, r2
 8002e9e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002ea0:	464b      	mov	r3, r9
 8002ea2:	460a      	mov	r2, r1
 8002ea4:	eb42 0303 	adc.w	r3, r2, r3
 8002ea8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	663b      	str	r3, [r7, #96]	; 0x60
 8002eb4:	667a      	str	r2, [r7, #100]	; 0x64
 8002eb6:	f04f 0200 	mov.w	r2, #0
 8002eba:	f04f 0300 	mov.w	r3, #0
 8002ebe:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002ec2:	4649      	mov	r1, r9
 8002ec4:	008b      	lsls	r3, r1, #2
 8002ec6:	4641      	mov	r1, r8
 8002ec8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ecc:	4641      	mov	r1, r8
 8002ece:	008a      	lsls	r2, r1, #2
 8002ed0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002ed4:	f7fd f9dc 	bl	8000290 <__aeabi_uldivmod>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	4b0d      	ldr	r3, [pc, #52]	; (8002f14 <UART_SetConfig+0x4e4>)
 8002ede:	fba3 1302 	umull	r1, r3, r3, r2
 8002ee2:	095b      	lsrs	r3, r3, #5
 8002ee4:	2164      	movs	r1, #100	; 0x64
 8002ee6:	fb01 f303 	mul.w	r3, r1, r3
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	011b      	lsls	r3, r3, #4
 8002eee:	3332      	adds	r3, #50	; 0x32
 8002ef0:	4a08      	ldr	r2, [pc, #32]	; (8002f14 <UART_SetConfig+0x4e4>)
 8002ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef6:	095b      	lsrs	r3, r3, #5
 8002ef8:	f003 020f 	and.w	r2, r3, #15
 8002efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4422      	add	r2, r4
 8002f04:	609a      	str	r2, [r3, #8]
}
 8002f06:	bf00      	nop
 8002f08:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f12:	bf00      	nop
 8002f14:	51eb851f 	.word	0x51eb851f

08002f18 <update_crc_32>:
 *
 * The function update_crc_32() calculates a new CRC-32 value based on the
 * previous value of the CRC and the next byte of the data to be checked.
 */

uint32_t update_crc_32( uint32_t crc, unsigned char c ) {
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	460b      	mov	r3, r1
 8002f22:	70fb      	strb	r3, [r7, #3]

	uint32_t tmp;
	uint32_t long_c;

	long_c = 0x000000ffL & (uint32_t) c;
 8002f24:	78fb      	ldrb	r3, [r7, #3]
 8002f26:	60fb      	str	r3, [r7, #12]

	if ( ! crc_tab32_init ) init_crc32_tab();
 8002f28:	4b0d      	ldr	r3, [pc, #52]	; (8002f60 <update_crc_32+0x48>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	f083 0301 	eor.w	r3, r3, #1
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <update_crc_32+0x22>
 8002f36:	f000 f817 	bl	8002f68 <init_crc32_tab>

	tmp = crc ^ long_c;
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	4053      	eors	r3, r2
 8002f40:	60bb      	str	r3, [r7, #8]
	crc = (crc >> 8) ^ crc_tab32[ tmp & 0xff ];
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	0a1a      	lsrs	r2, r3, #8
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	4906      	ldr	r1, [pc, #24]	; (8002f64 <update_crc_32+0x4c>)
 8002f4c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f50:	4053      	eors	r3, r2
 8002f52:	607b      	str	r3, [r7, #4]

	return crc & 0xffffffffL;;
 8002f54:	687b      	ldr	r3, [r7, #4]

}  /* update_crc_32 */
 8002f56:	4618      	mov	r0, r3
 8002f58:	3710      	adds	r7, #16
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	2000023c 	.word	0x2000023c
 8002f64:	20000240 	.word	0x20000240

08002f68 <init_crc32_tab>:
 * For optimal speed, the CRC32 calculation uses a table with pre-calculated
 * bit patterns which are used in the XOR operations in the program. This table
 * is generated once, the first time the CRC update routine is called.
 */

static void init_crc32_tab( void ) {
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0

	uint32_t i;
	uint32_t j;
	uint32_t crc;

	for (i=0; i<256; i++) {
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	e020      	b.n	8002fb6 <init_crc32_tab+0x4e>

		crc = i;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	607b      	str	r3, [r7, #4]

		for (j=0; j<8; j++) {
 8002f78:	2300      	movs	r3, #0
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	e010      	b.n	8002fa0 <init_crc32_tab+0x38>

			if ( crc & 0x00000001L ) crc = ( crc >> 1 ) ^ CRC_POLY_32;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <init_crc32_tab+0x2c>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	085a      	lsrs	r2, r3, #1
 8002f8c:	4b10      	ldr	r3, [pc, #64]	; (8002fd0 <init_crc32_tab+0x68>)
 8002f8e:	4053      	eors	r3, r2
 8002f90:	607b      	str	r3, [r7, #4]
 8002f92:	e002      	b.n	8002f9a <init_crc32_tab+0x32>
			else                     crc =   crc >> 1;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	085b      	lsrs	r3, r3, #1
 8002f98:	607b      	str	r3, [r7, #4]
		for (j=0; j<8; j++) {
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	60bb      	str	r3, [r7, #8]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	2b07      	cmp	r3, #7
 8002fa4:	d9eb      	bls.n	8002f7e <init_crc32_tab+0x16>
		}

		crc_tab32[i] = crc;
 8002fa6:	490b      	ldr	r1, [pc, #44]	; (8002fd4 <init_crc32_tab+0x6c>)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (i=0; i<256; i++) {
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	60fb      	str	r3, [r7, #12]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2bff      	cmp	r3, #255	; 0xff
 8002fba:	d9db      	bls.n	8002f74 <init_crc32_tab+0xc>
	}

	crc_tab32_init = true;
 8002fbc:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <init_crc32_tab+0x70>)
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	701a      	strb	r2, [r3, #0]

}  /* init_crc32_tab */
 8002fc2:	bf00      	nop
 8002fc4:	3714      	adds	r7, #20
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	edb88320 	.word	0xedb88320
 8002fd4:	20000240 	.word	0x20000240
 8002fd8:	2000023c 	.word	0x2000023c

08002fdc <str2hex>:
uint8_t cl_buf[255];
uint8_t cl_pointer = 0;
uint8_t cl_flag = 0;

static uint8_t str2hex(char *str)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b087      	sub	sp, #28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
	uint8_t result = 0;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < 2; i++)
 8002fe8:	2300      	movs	r3, #0
 8002fea:	613b      	str	r3, [r7, #16]
 8002fec:	e047      	b.n	800307e <str2hex+0xa2>
	{
		uint8_t temp_data;
		if(str[i] >= '0' && str[i] <= '9')
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	4413      	add	r3, r2
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	2b2f      	cmp	r3, #47	; 0x2f
 8002ff8:	d90c      	bls.n	8003014 <str2hex+0x38>
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	4413      	add	r3, r2
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	2b39      	cmp	r3, #57	; 0x39
 8003004:	d806      	bhi.n	8003014 <str2hex+0x38>
		{
			temp_data = str[i] - '0';
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	4413      	add	r3, r2
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	3b30      	subs	r3, #48	; 0x30
 8003010:	73fb      	strb	r3, [r7, #15]
 8003012:	e024      	b.n	800305e <str2hex+0x82>
		}
		else if(str[i] >= 'A' && str[i] <= 'F')
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	4413      	add	r3, r2
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	2b40      	cmp	r3, #64	; 0x40
 800301e:	d90c      	bls.n	800303a <str2hex+0x5e>
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	4413      	add	r3, r2
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	2b46      	cmp	r3, #70	; 0x46
 800302a:	d806      	bhi.n	800303a <str2hex+0x5e>
		{
			temp_data = str[i] - 55;
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	4413      	add	r3, r2
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	3b37      	subs	r3, #55	; 0x37
 8003036:	73fb      	strb	r3, [r7, #15]
 8003038:	e011      	b.n	800305e <str2hex+0x82>
		}
		else if(str[i] >= 'a' && str[i] <= 'f')
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	4413      	add	r3, r2
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	2b60      	cmp	r3, #96	; 0x60
 8003044:	d90b      	bls.n	800305e <str2hex+0x82>
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	4413      	add	r3, r2
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	2b66      	cmp	r3, #102	; 0x66
 8003050:	d805      	bhi.n	800305e <str2hex+0x82>
		{
			temp_data = str[i] - 87;
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	4413      	add	r3, r2
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	3b57      	subs	r3, #87	; 0x57
 800305c:	73fb      	strb	r3, [r7, #15]
		}
		result |= temp_data << ((1 - i) * 4);
 800305e:	7bfa      	ldrb	r2, [r7, #15]
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	f1c3 0301 	rsb	r3, r3, #1
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	b25a      	sxtb	r2, r3
 800306e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003072:	4313      	orrs	r3, r2
 8003074:	b25b      	sxtb	r3, r3
 8003076:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < 2; i++)
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	3301      	adds	r3, #1
 800307c:	613b      	str	r3, [r7, #16]
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	2b01      	cmp	r3, #1
 8003082:	ddb4      	ble.n	8002fee <str2hex+0x12>
	}
	return result;
 8003084:	7dfb      	ldrb	r3, [r7, #23]
}
 8003086:	4618      	mov	r0, r3
 8003088:	371c      	adds	r7, #28
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
	...

08003094 <COMMAND_LINE_Handle>:
void COMMAND_LINE_Init()
{

}

void COMMAND_LINE_Handle(){
 8003094:	b580      	push	{r7, lr}
 8003096:	b08e      	sub	sp, #56	; 0x38
 8003098:	af00      	add	r7, sp, #0
	if(cl_flag)
 800309a:	4b2f      	ldr	r3, [pc, #188]	; (8003158 <COMMAND_LINE_Handle+0xc4>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d055      	beq.n	800314e <COMMAND_LINE_Handle+0xba>
	{
		char *arg_list[10];
		uint8_t arg_num = 0;
 80030a2:	2300      	movs	r3, #0
 80030a4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

		char *temp_token = strtok((char *)cl_buf, " ");
 80030a8:	492c      	ldr	r1, [pc, #176]	; (800315c <COMMAND_LINE_Handle+0xc8>)
 80030aa:	482d      	ldr	r0, [pc, #180]	; (8003160 <COMMAND_LINE_Handle+0xcc>)
 80030ac:	f000 fcb0 	bl	8003a10 <strtok>
 80030b0:	6338      	str	r0, [r7, #48]	; 0x30
		while(temp_token != NULL)
 80030b2:	e00f      	b.n	80030d4 <COMMAND_LINE_Handle+0x40>
		{
			arg_list[arg_num++] = temp_token;
 80030b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80030b8:	1c5a      	adds	r2, r3, #1
 80030ba:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	3338      	adds	r3, #56	; 0x38
 80030c2:	443b      	add	r3, r7
 80030c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030c6:	f843 2c38 	str.w	r2, [r3, #-56]
			temp_token = strtok(NULL, " ");
 80030ca:	4924      	ldr	r1, [pc, #144]	; (800315c <COMMAND_LINE_Handle+0xc8>)
 80030cc:	2000      	movs	r0, #0
 80030ce:	f000 fc9f 	bl	8003a10 <strtok>
 80030d2:	6338      	str	r0, [r7, #48]	; 0x30
		while(temp_token != NULL)
 80030d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1ec      	bne.n	80030b4 <COMMAND_LINE_Handle+0x20>
		}

		if(strstr(arg_list[0], "DATA") != NULL)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	4921      	ldr	r1, [pc, #132]	; (8003164 <COMMAND_LINE_Handle+0xd0>)
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 fc7f 	bl	80039e2 <strstr>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d02b      	beq.n	8003142 <COMMAND_LINE_Handle+0xae>
		{
			tx_frame_len = arg_num - 1;
 80030ea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80030ee:	3b01      	subs	r3, #1
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	4b1d      	ldr	r3, [pc, #116]	; (8003168 <COMMAND_LINE_Handle+0xd4>)
 80030f4:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < arg_num - 1; i++)
 80030f6:	2300      	movs	r3, #0
 80030f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030fa:	e013      	b.n	8003124 <COMMAND_LINE_Handle+0x90>
			{
				tx_frame_data[i] = str2hex(arg_list[i + 1]);
 80030fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030fe:	3301      	adds	r3, #1
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	3338      	adds	r3, #56	; 0x38
 8003104:	443b      	add	r3, r7
 8003106:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff ff66 	bl	8002fdc <str2hex>
 8003110:	4603      	mov	r3, r0
 8003112:	4619      	mov	r1, r3
 8003114:	4a15      	ldr	r2, [pc, #84]	; (800316c <COMMAND_LINE_Handle+0xd8>)
 8003116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003118:	4413      	add	r3, r2
 800311a:	460a      	mov	r2, r1
 800311c:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < arg_num - 1; i++)
 800311e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003120:	3301      	adds	r3, #1
 8003122:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003124:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003128:	3b01      	subs	r3, #1
 800312a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800312c:	429a      	cmp	r2, r3
 800312e:	dbe5      	blt.n	80030fc <COMMAND_LINE_Handle+0x68>
			}
			uint8_t temp_str[] = "OK\n";
 8003130:	4b0f      	ldr	r3, [pc, #60]	; (8003170 <COMMAND_LINE_Handle+0xdc>)
 8003132:	62bb      	str	r3, [r7, #40]	; 0x28
			HAL_UART_Transmit(&huart6, temp_str, 3, 100);
 8003134:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003138:	2364      	movs	r3, #100	; 0x64
 800313a:	2203      	movs	r2, #3
 800313c:	480d      	ldr	r0, [pc, #52]	; (8003174 <COMMAND_LINE_Handle+0xe0>)
 800313e:	f7fe fec0 	bl	8001ec2 <HAL_UART_Transmit>
		}

		cl_pointer = 0;
 8003142:	4b0d      	ldr	r3, [pc, #52]	; (8003178 <COMMAND_LINE_Handle+0xe4>)
 8003144:	2200      	movs	r2, #0
 8003146:	701a      	strb	r2, [r3, #0]
		cl_flag = 0;
 8003148:	4b03      	ldr	r3, [pc, #12]	; (8003158 <COMMAND_LINE_Handle+0xc4>)
 800314a:	2200      	movs	r2, #0
 800314c:	701a      	strb	r2, [r3, #0]
	}
}
 800314e:	bf00      	nop
 8003150:	3738      	adds	r7, #56	; 0x38
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	20000740 	.word	0x20000740
 800315c:	08004f10 	.word	0x08004f10
 8003160:	20000640 	.word	0x20000640
 8003164:	08004f14 	.word	0x08004f14
 8003168:	20000233 	.word	0x20000233
 800316c:	20000134 	.word	0x20000134
 8003170:	000a4b4f 	.word	0x000a4b4f
 8003174:	200000d0 	.word	0x200000d0
 8003178:	2000073f 	.word	0x2000073f

0800317c <COMMAND_LINE_Receive>:

void COMMAND_LINE_Receive(uint8_t rx_data)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	71fb      	strb	r3, [r7, #7]
	if(rx_data != '\n')
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	2b0a      	cmp	r3, #10
 800318a:	d00a      	beq.n	80031a2 <COMMAND_LINE_Receive+0x26>
	{
		cl_buf[cl_pointer++] = rx_data;
 800318c:	4b0c      	ldr	r3, [pc, #48]	; (80031c0 <COMMAND_LINE_Receive+0x44>)
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	b2d1      	uxtb	r1, r2
 8003194:	4a0a      	ldr	r2, [pc, #40]	; (80031c0 <COMMAND_LINE_Receive+0x44>)
 8003196:	7011      	strb	r1, [r2, #0]
 8003198:	4619      	mov	r1, r3
 800319a:	4a0a      	ldr	r2, [pc, #40]	; (80031c4 <COMMAND_LINE_Receive+0x48>)
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	5453      	strb	r3, [r2, r1]
	else
	{
		cl_buf[cl_pointer] = '\0';
		cl_flag = 1;
	}
}
 80031a0:	e008      	b.n	80031b4 <COMMAND_LINE_Receive+0x38>
		cl_buf[cl_pointer] = '\0';
 80031a2:	4b07      	ldr	r3, [pc, #28]	; (80031c0 <COMMAND_LINE_Receive+0x44>)
 80031a4:	781b      	ldrb	r3, [r3, #0]
 80031a6:	461a      	mov	r2, r3
 80031a8:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <COMMAND_LINE_Receive+0x48>)
 80031aa:	2100      	movs	r1, #0
 80031ac:	5499      	strb	r1, [r3, r2]
		cl_flag = 1;
 80031ae:	4b06      	ldr	r3, [pc, #24]	; (80031c8 <COMMAND_LINE_Receive+0x4c>)
 80031b0:	2201      	movs	r2, #1
 80031b2:	701a      	strb	r2, [r3, #0]
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr
 80031c0:	2000073f 	.word	0x2000073f
 80031c4:	20000640 	.word	0x20000640
 80031c8:	20000740 	.word	0x20000740

080031cc <FRAME_SYNC_Byte_Transmit>:
extern UART_HandleTypeDef FRAME_SYNC_huart;

FRAME_SYNC_DATA_t FS_Data = {};

__weak void FRAME_SYNC_Byte_Transmit(uint8_t tx_data)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	4603      	mov	r3, r0
 80031d4:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&FRAME_SYNC_huart, &tx_data, 1, 100);
 80031d6:	1df9      	adds	r1, r7, #7
 80031d8:	2364      	movs	r3, #100	; 0x64
 80031da:	2201      	movs	r2, #1
 80031dc:	4803      	ldr	r0, [pc, #12]	; (80031ec <FRAME_SYNC_Byte_Transmit+0x20>)
 80031de:	f7fe fe70 	bl	8001ec2 <HAL_UART_Transmit>
}
 80031e2:	bf00      	nop
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	2000008c 	.word	0x2000008c

080031f0 <Rx_Reset>:

static void Rx_Reset()
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
	FS_Data.rx_checksum = 0xFFFFFFFF;
 80031f4:	4b0a      	ldr	r3, [pc, #40]	; (8003220 <Rx_Reset+0x30>)
 80031f6:	f04f 32ff 	mov.w	r2, #4294967295
 80031fa:	609a      	str	r2, [r3, #8]
	FS_Data.rx_state = SEARCHING_STX;
 80031fc:	4b08      	ldr	r3, [pc, #32]	; (8003220 <Rx_Reset+0x30>)
 80031fe:	2200      	movs	r2, #0
 8003200:	731a      	strb	r2, [r3, #12]
	FS_Data.rx_num_crc_byte = 0;
 8003202:	4b07      	ldr	r3, [pc, #28]	; (8003220 <Rx_Reset+0x30>)
 8003204:	2200      	movs	r2, #0
 8003206:	749a      	strb	r2, [r3, #18]
	FS_Data.rx_crc = 0;
 8003208:	4b05      	ldr	r3, [pc, #20]	; (8003220 <Rx_Reset+0x30>)
 800320a:	2200      	movs	r2, #0
 800320c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	FS_Data.rx_pointer = 0;
 8003210:	4b03      	ldr	r3, [pc, #12]	; (8003220 <Rx_Reset+0x30>)
 8003212:	2200      	movs	r2, #0
 8003214:	735a      	strb	r2, [r3, #13]
}
 8003216:	bf00      	nop
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	20000744 	.word	0x20000744

08003224 <CRC_Update>:

static void CRC_Update(uint32_t *crc, uint8_t data)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	460b      	mov	r3, r1
 800322e:	70fb      	strb	r3, [r7, #3]
	*crc = update_crc_32(*crc, data);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	78fa      	ldrb	r2, [r7, #3]
 8003236:	4611      	mov	r1, r2
 8003238:	4618      	mov	r0, r3
 800323a:	f7ff fe6d 	bl	8002f18 <update_crc_32>
 800323e:	4602      	mov	r2, r0
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	601a      	str	r2, [r3, #0]
}
 8003244:	bf00      	nop
 8003246:	3708      	adds	r7, #8
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <validate_packet>:

static void validate_packet()
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
	uint8_t temp_data = 0;
 8003252:	2300      	movs	r3, #0
 8003254:	71fb      	strb	r3, [r7, #7]
	FS_Data.rx_checksum = ~FS_Data.rx_checksum;
 8003256:	4b2a      	ldr	r3, [pc, #168]	; (8003300 <validate_packet+0xb4>)
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	43db      	mvns	r3, r3
 800325c:	4a28      	ldr	r2, [pc, #160]	; (8003300 <validate_packet+0xb4>)
 800325e:	6093      	str	r3, [r2, #8]
	if(FS_Data.rx_crc != FS_Data.rx_checksum)
 8003260:	4b27      	ldr	r3, [pc, #156]	; (8003300 <validate_packet+0xb4>)
 8003262:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8003266:	4b26      	ldr	r3, [pc, #152]	; (8003300 <validate_packet+0xb4>)
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	429a      	cmp	r2, r3
 800326c:	d011      	beq.n	8003292 <validate_packet+0x46>
	{
		temp_data = NACK;
 800326e:	23fe      	movs	r3, #254	; 0xfe
 8003270:	71fb      	strb	r3, [r7, #7]
		FRAME_SYNC_Transmit(FS_Data.rx_src_id, 1, &temp_data, 1);
 8003272:	4b23      	ldr	r3, [pc, #140]	; (8003300 <validate_packet+0xb4>)
 8003274:	7bd8      	ldrb	r0, [r3, #15]
 8003276:	1dfa      	adds	r2, r7, #7
 8003278:	2301      	movs	r3, #1
 800327a:	2101      	movs	r1, #1
 800327c:	f000 f844 	bl	8003308 <FRAME_SYNC_Transmit>
		FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
 8003280:	4b1f      	ldr	r3, [pc, #124]	; (8003300 <validate_packet+0xb4>)
 8003282:	7c5b      	ldrb	r3, [r3, #17]
 8003284:	4619      	mov	r1, r3
 8003286:	481f      	ldr	r0, [pc, #124]	; (8003304 <validate_packet+0xb8>)
 8003288:	f7fd f9fc 	bl	8000684 <FRAME_SYNC_RxFailCallback>
		Rx_Reset();
 800328c:	f7ff ffb0 	bl	80031f0 <Rx_Reset>
 8003290:	e033      	b.n	80032fa <validate_packet+0xae>
		return;
	}

	switch(FS_Data.rx_buf[0])
 8003292:	4b1b      	ldr	r3, [pc, #108]	; (8003300 <validate_packet+0xb4>)
 8003294:	7cdb      	ldrb	r3, [r3, #19]
 8003296:	2bfe      	cmp	r3, #254	; 0xfe
 8003298:	d00f      	beq.n	80032ba <validate_packet+0x6e>
 800329a:	2bff      	cmp	r3, #255	; 0xff
 800329c:	d118      	bne.n	80032d0 <validate_packet+0x84>
	{
		case ACK:
			if(FS_Data.device_state == WAITING_ACK)
 800329e:	4b18      	ldr	r3, [pc, #96]	; (8003300 <validate_packet+0xb4>)
 80032a0:	785b      	ldrb	r3, [r3, #1]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d124      	bne.n	80032f0 <validate_packet+0xa4>
			{
				FS_Data.device_state = READY_TO_TRANSMIT;
 80032a6:	4b16      	ldr	r3, [pc, #88]	; (8003300 <validate_packet+0xb4>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	705a      	strb	r2, [r3, #1]
				FRAME_SYNC_RxCpltCallback(FS_Data.rx_buf, FS_Data.rx_length);
 80032ac:	4b14      	ldr	r3, [pc, #80]	; (8003300 <validate_packet+0xb4>)
 80032ae:	7c5b      	ldrb	r3, [r3, #17]
 80032b0:	4619      	mov	r1, r3
 80032b2:	4814      	ldr	r0, [pc, #80]	; (8003304 <validate_packet+0xb8>)
 80032b4:	f7fd f988 	bl	80005c8 <FRAME_SYNC_RxCpltCallback>
			}
			break;
 80032b8:	e01a      	b.n	80032f0 <validate_packet+0xa4>
		case NACK:
			// Re-transmit
			if(FS_Data.device_state == WAITING_ACK)
 80032ba:	4b11      	ldr	r3, [pc, #68]	; (8003300 <validate_packet+0xb4>)
 80032bc:	785b      	ldrb	r3, [r3, #1]
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d118      	bne.n	80032f4 <validate_packet+0xa8>
			{
				FRAME_SYNC_RxCpltCallback(FS_Data.rx_buf, FS_Data.rx_length);
 80032c2:	4b0f      	ldr	r3, [pc, #60]	; (8003300 <validate_packet+0xb4>)
 80032c4:	7c5b      	ldrb	r3, [r3, #17]
 80032c6:	4619      	mov	r1, r3
 80032c8:	480e      	ldr	r0, [pc, #56]	; (8003304 <validate_packet+0xb8>)
 80032ca:	f7fd f97d 	bl	80005c8 <FRAME_SYNC_RxCpltCallback>
			}
			break;
 80032ce:	e011      	b.n	80032f4 <validate_packet+0xa8>
		default:
			temp_data = ACK;
 80032d0:	23ff      	movs	r3, #255	; 0xff
 80032d2:	71fb      	strb	r3, [r7, #7]
			FRAME_SYNC_Transmit(FS_Data.rx_src_id, 1, &temp_data, 1);
 80032d4:	4b0a      	ldr	r3, [pc, #40]	; (8003300 <validate_packet+0xb4>)
 80032d6:	7bd8      	ldrb	r0, [r3, #15]
 80032d8:	1dfa      	adds	r2, r7, #7
 80032da:	2301      	movs	r3, #1
 80032dc:	2101      	movs	r1, #1
 80032de:	f000 f813 	bl	8003308 <FRAME_SYNC_Transmit>
			FRAME_SYNC_RxCpltCallback(FS_Data.rx_buf, FS_Data.rx_length);
 80032e2:	4b07      	ldr	r3, [pc, #28]	; (8003300 <validate_packet+0xb4>)
 80032e4:	7c5b      	ldrb	r3, [r3, #17]
 80032e6:	4619      	mov	r1, r3
 80032e8:	4806      	ldr	r0, [pc, #24]	; (8003304 <validate_packet+0xb8>)
 80032ea:	f7fd f96d 	bl	80005c8 <FRAME_SYNC_RxCpltCallback>
			break;
 80032ee:	e002      	b.n	80032f6 <validate_packet+0xaa>
			break;
 80032f0:	bf00      	nop
 80032f2:	e000      	b.n	80032f6 <validate_packet+0xaa>
			break;
 80032f4:	bf00      	nop
	}
	Rx_Reset();
 80032f6:	f7ff ff7b 	bl	80031f0 <Rx_Reset>
}
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	20000744 	.word	0x20000744
 8003304:	20000757 	.word	0x20000757

08003308 <FRAME_SYNC_Transmit>:
{
	FS_Data = *p_new_data;
}

void FRAME_SYNC_Transmit(uint8_t des_id, uint8_t time_to_live, uint8_t *tx_frame, uint8_t size)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	603a      	str	r2, [r7, #0]
 8003310:	461a      	mov	r2, r3
 8003312:	4603      	mov	r3, r0
 8003314:	71fb      	strb	r3, [r7, #7]
 8003316:	460b      	mov	r3, r1
 8003318:	71bb      	strb	r3, [r7, #6]
 800331a:	4613      	mov	r3, r2
 800331c:	717b      	strb	r3, [r7, #5]
	if(FS_Data.device_state != READY_TO_TRANSMIT) return;
 800331e:	4b39      	ldr	r3, [pc, #228]	; (8003404 <FRAME_SYNC_Transmit+0xfc>)
 8003320:	785b      	ldrb	r3, [r3, #1]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d168      	bne.n	80033f8 <FRAME_SYNC_Transmit+0xf0>
	if(time_to_live == 0) return;
 8003326:	79bb      	ldrb	r3, [r7, #6]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d067      	beq.n	80033fc <FRAME_SYNC_Transmit+0xf4>
	FS_Data.tx_checksum = 0xFFFFFFFF;
 800332c:	4b35      	ldr	r3, [pc, #212]	; (8003404 <FRAME_SYNC_Transmit+0xfc>)
 800332e:	f04f 32ff 	mov.w	r2, #4294967295
 8003332:	605a      	str	r2, [r3, #4]

	// Transmit STX
	FRAME_SYNC_Byte_Transmit(STX);
 8003334:	2002      	movs	r0, #2
 8003336:	f7ff ff49 	bl	80031cc <FRAME_SYNC_Byte_Transmit>

	// Transmit destination device id
	CRC_Update(&FS_Data.tx_checksum, des_id);
 800333a:	79fb      	ldrb	r3, [r7, #7]
 800333c:	4619      	mov	r1, r3
 800333e:	4832      	ldr	r0, [pc, #200]	; (8003408 <FRAME_SYNC_Transmit+0x100>)
 8003340:	f7ff ff70 	bl	8003224 <CRC_Update>
	FRAME_SYNC_Byte_Transmit(des_id);
 8003344:	79fb      	ldrb	r3, [r7, #7]
 8003346:	4618      	mov	r0, r3
 8003348:	f7ff ff40 	bl	80031cc <FRAME_SYNC_Byte_Transmit>

	// Transmit source device id
	CRC_Update(&FS_Data.tx_checksum, FS_Data.id);
 800334c:	4b2d      	ldr	r3, [pc, #180]	; (8003404 <FRAME_SYNC_Transmit+0xfc>)
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	4619      	mov	r1, r3
 8003352:	482d      	ldr	r0, [pc, #180]	; (8003408 <FRAME_SYNC_Transmit+0x100>)
 8003354:	f7ff ff66 	bl	8003224 <CRC_Update>
	FRAME_SYNC_Byte_Transmit(FS_Data.id);
 8003358:	4b2a      	ldr	r3, [pc, #168]	; (8003404 <FRAME_SYNC_Transmit+0xfc>)
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff ff35 	bl	80031cc <FRAME_SYNC_Byte_Transmit>

	// Transmit time to live
	CRC_Update(&FS_Data.tx_checksum, time_to_live);
 8003362:	79bb      	ldrb	r3, [r7, #6]
 8003364:	4619      	mov	r1, r3
 8003366:	4828      	ldr	r0, [pc, #160]	; (8003408 <FRAME_SYNC_Transmit+0x100>)
 8003368:	f7ff ff5c 	bl	8003224 <CRC_Update>
	FRAME_SYNC_Byte_Transmit(time_to_live);
 800336c:	79bb      	ldrb	r3, [r7, #6]
 800336e:	4618      	mov	r0, r3
 8003370:	f7ff ff2c 	bl	80031cc <FRAME_SYNC_Byte_Transmit>

	// Transmit data length
	CRC_Update(&FS_Data.tx_checksum, size);
 8003374:	797b      	ldrb	r3, [r7, #5]
 8003376:	4619      	mov	r1, r3
 8003378:	4823      	ldr	r0, [pc, #140]	; (8003408 <FRAME_SYNC_Transmit+0x100>)
 800337a:	f7ff ff53 	bl	8003224 <CRC_Update>
	FRAME_SYNC_Byte_Transmit(size);
 800337e:	797b      	ldrb	r3, [r7, #5]
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff ff23 	bl	80031cc <FRAME_SYNC_Byte_Transmit>

	// Transmit data
	for(int i = 0; i < size; i++)
 8003386:	2300      	movs	r3, #0
 8003388:	60fb      	str	r3, [r7, #12]
 800338a:	e011      	b.n	80033b0 <FRAME_SYNC_Transmit+0xa8>
	{
		CRC_Update(&FS_Data.tx_checksum, tx_frame[i]);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	4413      	add	r3, r2
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	4619      	mov	r1, r3
 8003396:	481c      	ldr	r0, [pc, #112]	; (8003408 <FRAME_SYNC_Transmit+0x100>)
 8003398:	f7ff ff44 	bl	8003224 <CRC_Update>
		FRAME_SYNC_Byte_Transmit(tx_frame[i]);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	4413      	add	r3, r2
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff ff11 	bl	80031cc <FRAME_SYNC_Byte_Transmit>
	for(int i = 0; i < size; i++)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	3301      	adds	r3, #1
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	797b      	ldrb	r3, [r7, #5]
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	dbe9      	blt.n	800338c <FRAME_SYNC_Transmit+0x84>
	}

	// Transmit crc
	FS_Data.tx_checksum = ~FS_Data.tx_checksum;
 80033b8:	4b12      	ldr	r3, [pc, #72]	; (8003404 <FRAME_SYNC_Transmit+0xfc>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	43db      	mvns	r3, r3
 80033be:	4a11      	ldr	r2, [pc, #68]	; (8003404 <FRAME_SYNC_Transmit+0xfc>)
 80033c0:	6053      	str	r3, [r2, #4]
	FRAME_SYNC_Byte_Transmit(*((uint8_t *)&FS_Data.tx_checksum + 0));
 80033c2:	4b11      	ldr	r3, [pc, #68]	; (8003408 <FRAME_SYNC_Transmit+0x100>)
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff ff00 	bl	80031cc <FRAME_SYNC_Byte_Transmit>
	FRAME_SYNC_Byte_Transmit(*((uint8_t *)&FS_Data.tx_checksum + 1));
 80033cc:	4b0f      	ldr	r3, [pc, #60]	; (800340c <FRAME_SYNC_Transmit+0x104>)
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7ff fefb 	bl	80031cc <FRAME_SYNC_Byte_Transmit>
	FRAME_SYNC_Byte_Transmit(*((uint8_t *)&FS_Data.tx_checksum + 2));
 80033d6:	4b0e      	ldr	r3, [pc, #56]	; (8003410 <FRAME_SYNC_Transmit+0x108>)
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff fef6 	bl	80031cc <FRAME_SYNC_Byte_Transmit>
	FRAME_SYNC_Byte_Transmit(*((uint8_t *)&FS_Data.tx_checksum + 3));
 80033e0:	4b0c      	ldr	r3, [pc, #48]	; (8003414 <FRAME_SYNC_Transmit+0x10c>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff fef1 	bl	80031cc <FRAME_SYNC_Byte_Transmit>

	// Transmit ETX
	FRAME_SYNC_Byte_Transmit(ETX);
 80033ea:	2003      	movs	r0, #3
 80033ec:	f7ff feee 	bl	80031cc <FRAME_SYNC_Byte_Transmit>

	FS_Data.device_state = WAITING_ACK;
 80033f0:	4b04      	ldr	r3, [pc, #16]	; (8003404 <FRAME_SYNC_Transmit+0xfc>)
 80033f2:	2201      	movs	r2, #1
 80033f4:	705a      	strb	r2, [r3, #1]
 80033f6:	e002      	b.n	80033fe <FRAME_SYNC_Transmit+0xf6>
	if(FS_Data.device_state != READY_TO_TRANSMIT) return;
 80033f8:	bf00      	nop
 80033fa:	e000      	b.n	80033fe <FRAME_SYNC_Transmit+0xf6>
	if(time_to_live == 0) return;
 80033fc:	bf00      	nop
}
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	20000744 	.word	0x20000744
 8003408:	20000748 	.word	0x20000748
 800340c:	20000749 	.word	0x20000749
 8003410:	2000074a 	.word	0x2000074a
 8003414:	2000074b 	.word	0x2000074b

08003418 <FRAME_SYNC_Receive>:

void FRAME_SYNC_Receive(uint8_t rx_data)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	71fb      	strb	r3, [r7, #7]
	switch(FS_Data.rx_state)
 8003422:	4b58      	ldr	r3, [pc, #352]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003424:	7b1b      	ldrb	r3, [r3, #12]
 8003426:	2b07      	cmp	r3, #7
 8003428:	f200 809c 	bhi.w	8003564 <FRAME_SYNC_Receive+0x14c>
 800342c:	a201      	add	r2, pc, #4	; (adr r2, 8003434 <FRAME_SYNC_Receive+0x1c>)
 800342e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003432:	bf00      	nop
 8003434:	08003455 	.word	0x08003455
 8003438:	0800347d 	.word	0x0800347d
 800343c:	08003495 	.word	0x08003495
 8003440:	080034ad 	.word	0x080034ad
 8003444:	080034c5 	.word	0x080034c5
 8003448:	080034dd 	.word	0x080034dd
 800344c:	08003511 	.word	0x08003511
 8003450:	08003547 	.word	0x08003547
	{
		case SEARCHING_STX:
			if(rx_data == STX)
 8003454:	79fb      	ldrb	r3, [r7, #7]
 8003456:	2b02      	cmp	r3, #2
 8003458:	d107      	bne.n	800346a <FRAME_SYNC_Receive+0x52>
			{
				FS_Data.rx_checksum = 0xFFFFFFFF;
 800345a:	4b4a      	ldr	r3, [pc, #296]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 800345c:	f04f 32ff 	mov.w	r2, #4294967295
 8003460:	609a      	str	r2, [r3, #8]
				FS_Data.rx_state = RECEIVING_DES_ID;
 8003462:	4b48      	ldr	r3, [pc, #288]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003464:	2201      	movs	r2, #1
 8003466:	731a      	strb	r2, [r3, #12]
			else
			{
				Rx_Reset();
				FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
			}
			break;
 8003468:	e081      	b.n	800356e <FRAME_SYNC_Receive+0x156>
				Rx_Reset();
 800346a:	f7ff fec1 	bl	80031f0 <Rx_Reset>
				FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
 800346e:	4b45      	ldr	r3, [pc, #276]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003470:	7c5b      	ldrb	r3, [r3, #17]
 8003472:	4619      	mov	r1, r3
 8003474:	4844      	ldr	r0, [pc, #272]	; (8003588 <FRAME_SYNC_Receive+0x170>)
 8003476:	f7fd f905 	bl	8000684 <FRAME_SYNC_RxFailCallback>
			break;
 800347a:	e078      	b.n	800356e <FRAME_SYNC_Receive+0x156>
		case RECEIVING_DES_ID:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 800347c:	79fb      	ldrb	r3, [r7, #7]
 800347e:	4619      	mov	r1, r3
 8003480:	4842      	ldr	r0, [pc, #264]	; (800358c <FRAME_SYNC_Receive+0x174>)
 8003482:	f7ff fecf 	bl	8003224 <CRC_Update>
			FS_Data.rx_des_id = rx_data;
 8003486:	4a3f      	ldr	r2, [pc, #252]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003488:	79fb      	ldrb	r3, [r7, #7]
 800348a:	7393      	strb	r3, [r2, #14]
			FS_Data.rx_state = RECEIVING_SRC_ID;
 800348c:	4b3d      	ldr	r3, [pc, #244]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 800348e:	2202      	movs	r2, #2
 8003490:	731a      	strb	r2, [r3, #12]
			break;
 8003492:	e06c      	b.n	800356e <FRAME_SYNC_Receive+0x156>
		case RECEIVING_SRC_ID:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 8003494:	79fb      	ldrb	r3, [r7, #7]
 8003496:	4619      	mov	r1, r3
 8003498:	483c      	ldr	r0, [pc, #240]	; (800358c <FRAME_SYNC_Receive+0x174>)
 800349a:	f7ff fec3 	bl	8003224 <CRC_Update>
			FS_Data.rx_src_id = rx_data;
 800349e:	4a39      	ldr	r2, [pc, #228]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 80034a0:	79fb      	ldrb	r3, [r7, #7]
 80034a2:	73d3      	strb	r3, [r2, #15]
			FS_Data.rx_state = RECEIVING_TIME_TO_LIVE;
 80034a4:	4b37      	ldr	r3, [pc, #220]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 80034a6:	2203      	movs	r2, #3
 80034a8:	731a      	strb	r2, [r3, #12]
			break;
 80034aa:	e060      	b.n	800356e <FRAME_SYNC_Receive+0x156>
		case RECEIVING_TIME_TO_LIVE:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 80034ac:	79fb      	ldrb	r3, [r7, #7]
 80034ae:	4619      	mov	r1, r3
 80034b0:	4836      	ldr	r0, [pc, #216]	; (800358c <FRAME_SYNC_Receive+0x174>)
 80034b2:	f7ff feb7 	bl	8003224 <CRC_Update>
			FS_Data.rx_time_to_live = rx_data;
 80034b6:	4a33      	ldr	r2, [pc, #204]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 80034b8:	79fb      	ldrb	r3, [r7, #7]
 80034ba:	7413      	strb	r3, [r2, #16]
			FS_Data.rx_state = RECEIVING_DATA_LEN;
 80034bc:	4b31      	ldr	r3, [pc, #196]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 80034be:	2204      	movs	r2, #4
 80034c0:	731a      	strb	r2, [r3, #12]
			break;
 80034c2:	e054      	b.n	800356e <FRAME_SYNC_Receive+0x156>
		case RECEIVING_DATA_LEN:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 80034c4:	79fb      	ldrb	r3, [r7, #7]
 80034c6:	4619      	mov	r1, r3
 80034c8:	4830      	ldr	r0, [pc, #192]	; (800358c <FRAME_SYNC_Receive+0x174>)
 80034ca:	f7ff feab 	bl	8003224 <CRC_Update>
			FS_Data.rx_length = rx_data;
 80034ce:	4a2d      	ldr	r2, [pc, #180]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 80034d0:	79fb      	ldrb	r3, [r7, #7]
 80034d2:	7453      	strb	r3, [r2, #17]
			FS_Data.rx_state = RECEIVING_DATA;
 80034d4:	4b2b      	ldr	r3, [pc, #172]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 80034d6:	2205      	movs	r2, #5
 80034d8:	731a      	strb	r2, [r3, #12]
			break;
 80034da:	e048      	b.n	800356e <FRAME_SYNC_Receive+0x156>
		case RECEIVING_DATA:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 80034dc:	79fb      	ldrb	r3, [r7, #7]
 80034de:	4619      	mov	r1, r3
 80034e0:	482a      	ldr	r0, [pc, #168]	; (800358c <FRAME_SYNC_Receive+0x174>)
 80034e2:	f7ff fe9f 	bl	8003224 <CRC_Update>
			FS_Data.rx_buf[FS_Data.rx_pointer++] = rx_data;
 80034e6:	4b27      	ldr	r3, [pc, #156]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 80034e8:	7b5b      	ldrb	r3, [r3, #13]
 80034ea:	1c5a      	adds	r2, r3, #1
 80034ec:	b2d1      	uxtb	r1, r2
 80034ee:	4a25      	ldr	r2, [pc, #148]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 80034f0:	7351      	strb	r1, [r2, #13]
 80034f2:	461a      	mov	r2, r3
 80034f4:	4b23      	ldr	r3, [pc, #140]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 80034f6:	4413      	add	r3, r2
 80034f8:	79fa      	ldrb	r2, [r7, #7]
 80034fa:	74da      	strb	r2, [r3, #19]
			if(FS_Data.rx_pointer == FS_Data.rx_length)
 80034fc:	4b21      	ldr	r3, [pc, #132]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 80034fe:	7b5a      	ldrb	r2, [r3, #13]
 8003500:	4b20      	ldr	r3, [pc, #128]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003502:	7c5b      	ldrb	r3, [r3, #17]
 8003504:	429a      	cmp	r2, r3
 8003506:	d12f      	bne.n	8003568 <FRAME_SYNC_Receive+0x150>
			{
				FS_Data.rx_state = RECEIVING_CRC;
 8003508:	4b1e      	ldr	r3, [pc, #120]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 800350a:	2206      	movs	r2, #6
 800350c:	731a      	strb	r2, [r3, #12]
			}
			break;
 800350e:	e02b      	b.n	8003568 <FRAME_SYNC_Receive+0x150>
		case RECEIVING_CRC:
			FS_Data.rx_crc |= (uint32_t)rx_data << ((FS_Data.rx_num_crc_byte) * 8);
 8003510:	4b1c      	ldr	r3, [pc, #112]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003512:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8003516:	79f9      	ldrb	r1, [r7, #7]
 8003518:	4b1a      	ldr	r3, [pc, #104]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 800351a:	7c9b      	ldrb	r3, [r3, #18]
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	fa01 f303 	lsl.w	r3, r1, r3
 8003522:	4313      	orrs	r3, r2
 8003524:	4a17      	ldr	r2, [pc, #92]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003526:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
			FS_Data.rx_num_crc_byte++;
 800352a:	4b16      	ldr	r3, [pc, #88]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 800352c:	7c9b      	ldrb	r3, [r3, #18]
 800352e:	3301      	adds	r3, #1
 8003530:	b2da      	uxtb	r2, r3
 8003532:	4b14      	ldr	r3, [pc, #80]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003534:	749a      	strb	r2, [r3, #18]
			if(FS_Data.rx_num_crc_byte == 4)
 8003536:	4b13      	ldr	r3, [pc, #76]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003538:	7c9b      	ldrb	r3, [r3, #18]
 800353a:	2b04      	cmp	r3, #4
 800353c:	d116      	bne.n	800356c <FRAME_SYNC_Receive+0x154>
			{
				FS_Data.rx_state = RECEIVING_ETX;
 800353e:	4b11      	ldr	r3, [pc, #68]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003540:	2207      	movs	r2, #7
 8003542:	731a      	strb	r2, [r3, #12]
			}
			break;
 8003544:	e012      	b.n	800356c <FRAME_SYNC_Receive+0x154>
		case RECEIVING_ETX:
			if(rx_data == ETX)
 8003546:	79fb      	ldrb	r3, [r7, #7]
 8003548:	2b03      	cmp	r3, #3
 800354a:	d102      	bne.n	8003552 <FRAME_SYNC_Receive+0x13a>
			{
				validate_packet();
 800354c:	f7ff fe7e 	bl	800324c <validate_packet>
			else
			{
				Rx_Reset();
				FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
			}
			break;
 8003550:	e00d      	b.n	800356e <FRAME_SYNC_Receive+0x156>
				Rx_Reset();
 8003552:	f7ff fe4d 	bl	80031f0 <Rx_Reset>
				FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
 8003556:	4b0b      	ldr	r3, [pc, #44]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003558:	7c5b      	ldrb	r3, [r3, #17]
 800355a:	4619      	mov	r1, r3
 800355c:	480a      	ldr	r0, [pc, #40]	; (8003588 <FRAME_SYNC_Receive+0x170>)
 800355e:	f7fd f891 	bl	8000684 <FRAME_SYNC_RxFailCallback>
			break;
 8003562:	e004      	b.n	800356e <FRAME_SYNC_Receive+0x156>
		default:
			break;
 8003564:	bf00      	nop
 8003566:	e002      	b.n	800356e <FRAME_SYNC_Receive+0x156>
			break;
 8003568:	bf00      	nop
 800356a:	e000      	b.n	800356e <FRAME_SYNC_Receive+0x156>
			break;
 800356c:	bf00      	nop
	}

	FS_Data.last_receive_byte_timer = HAL_GetTick();
 800356e:	f7fd fc9d 	bl	8000eac <HAL_GetTick>
 8003572:	4603      	mov	r3, r0
 8003574:	4a03      	ldr	r2, [pc, #12]	; (8003584 <FRAME_SYNC_Receive+0x16c>)
 8003576:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118

}
 800357a:	bf00      	nop
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	20000744 	.word	0x20000744
 8003588:	20000757 	.word	0x20000757
 800358c:	2000074c 	.word	0x2000074c

08003590 <FRAME_SYNC_Handle>:

void FRAME_SYNC_Handle(){
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
//	if(FS_Data.rx_state != SEARCHING_STX && (HAL_GetTick() - FS_Data.last_receive_byte_timer > 500))
//	{
//		Rx_Reset();
//		FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
//	}
}
 8003594:	bf00      	nop
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
	...

080035a0 <BUTTON_Handle>:
button_callback_function_t __BUTTON_Pressing_Callback = NULL;
button_callback_function_t __BUTTON_Releasing_Callback = NULL;
button_callback_function_t __BUTTON_Short_Pressing_Callback = NULL;
button_callback_function_t __BUTTON_Long_Pressing_Callback = NULL;

void BUTTON_Handle(BUTTON_HandleTypedef *ButtonX){
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
	uint8_t state = HAL_GPIO_ReadPin(ButtonX->GPIOx, ButtonX->GPIO_Pin);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	695a      	ldr	r2, [r3, #20]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	8b1b      	ldrh	r3, [r3, #24]
 80035b0:	4619      	mov	r1, r3
 80035b2:	4610      	mov	r0, r2
 80035b4:	f7fd ffae 	bl	8001514 <HAL_GPIO_ReadPin>
 80035b8:	4603      	mov	r3, r0
 80035ba:	73fb      	strb	r3, [r7, #15]
	if(state != ButtonX->BTN_Filter){
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	789b      	ldrb	r3, [r3, #2]
 80035c0:	7bfa      	ldrb	r2, [r7, #15]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d00a      	beq.n	80035dc <BUTTON_Handle+0x3c>
		ButtonX->BTN_Filter = state;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	7bfa      	ldrb	r2, [r7, #15]
 80035ca:	709a      	strb	r2, [r3, #2]
		ButtonX->is_debouncing = 1;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	70da      	strb	r2, [r3, #3]
		ButtonX->time_debounce = HAL_GetTick();
 80035d2:	f7fd fc6b 	bl	8000eac <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	609a      	str	r2, [r3, #8]
	}

	if(ButtonX->is_debouncing && (HAL_GetTick() - ButtonX->time_debounce >= 15)){
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	78db      	ldrb	r3, [r3, #3]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00e      	beq.n	8003602 <BUTTON_Handle+0x62>
 80035e4:	f7fd fc62 	bl	8000eac <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b0e      	cmp	r3, #14
 80035f2:	d906      	bls.n	8003602 <BUTTON_Handle+0x62>
		ButtonX->BTN_Current = ButtonX->BTN_Filter;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	789a      	ldrb	r2, [r3, #2]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	701a      	strb	r2, [r3, #0]
		ButtonX->is_debouncing = 0;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	70da      	strb	r2, [r3, #3]
	}

	if(ButtonX->BTN_Current != ButtonX->BTN_Last){
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	781a      	ldrb	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	785b      	ldrb	r3, [r3, #1]
 800360a:	429a      	cmp	r2, r3
 800360c:	d03c      	beq.n	8003688 <BUTTON_Handle+0xe8>
		if(ButtonX->BTN_Current == !ButtonX->releasing_state){
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	461a      	mov	r2, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	7c1b      	ldrb	r3, [r3, #16]
 8003618:	2b00      	cmp	r3, #0
 800361a:	bf0c      	ite	eq
 800361c:	2301      	moveq	r3, #1
 800361e:	2300      	movne	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	429a      	cmp	r2, r3
 8003624:	d110      	bne.n	8003648 <BUTTON_Handle+0xa8>
			if(__BUTTON_Pressing_Callback != NULL){
 8003626:	4b26      	ldr	r3, [pc, #152]	; (80036c0 <BUTTON_Handle+0x120>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d003      	beq.n	8003636 <BUTTON_Handle+0x96>
				__BUTTON_Pressing_Callback(ButtonX);
 800362e:	4b24      	ldr	r3, [pc, #144]	; (80036c0 <BUTTON_Handle+0x120>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	4798      	blx	r3
			}
			ButtonX->is_press = 1;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2201      	movs	r2, #1
 800363a:	711a      	strb	r2, [r3, #4]
			ButtonX->time_start_press = HAL_GetTick();
 800363c:	f7fd fc36 	bl	8000eac <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	60da      	str	r2, [r3, #12]
 8003646:	e01b      	b.n	8003680 <BUTTON_Handle+0xe0>
		}
		else{
			ButtonX->is_press = 0;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	711a      	strb	r2, [r3, #4]
			if(HAL_GetTick() - ButtonX->time_start_press <= 1000){
 800364e:	f7fd fc2d 	bl	8000eac <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800365e:	d807      	bhi.n	8003670 <BUTTON_Handle+0xd0>
				if(__BUTTON_Short_Pressing_Callback != NULL){
 8003660:	4b18      	ldr	r3, [pc, #96]	; (80036c4 <BUTTON_Handle+0x124>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d003      	beq.n	8003670 <BUTTON_Handle+0xd0>
					__BUTTON_Short_Pressing_Callback(ButtonX);
 8003668:	4b16      	ldr	r3, [pc, #88]	; (80036c4 <BUTTON_Handle+0x124>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	4798      	blx	r3
				}
			}
			if(__BUTTON_Releasing_Callback != NULL){
 8003670:	4b15      	ldr	r3, [pc, #84]	; (80036c8 <BUTTON_Handle+0x128>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <BUTTON_Handle+0xe0>
				__BUTTON_Releasing_Callback(ButtonX);
 8003678:	4b13      	ldr	r3, [pc, #76]	; (80036c8 <BUTTON_Handle+0x128>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	4798      	blx	r3
			}
		}
		ButtonX->BTN_Last = ButtonX->BTN_Current;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	781a      	ldrb	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	705a      	strb	r2, [r3, #1]
	}

	if(ButtonX->is_press && (HAL_GetTick() - ButtonX->time_start_press >= TIME_FOR_LONG_PRESSING)){
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	791b      	ldrb	r3, [r3, #4]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d013      	beq.n	80036b8 <BUTTON_Handle+0x118>
 8003690:	f7fd fc0c 	bl	8000eac <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80036a0:	d30a      	bcc.n	80036b8 <BUTTON_Handle+0x118>
		if(__BUTTON_Long_Pressing_Callback != NULL){
 80036a2:	4b0a      	ldr	r3, [pc, #40]	; (80036cc <BUTTON_Handle+0x12c>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d003      	beq.n	80036b2 <BUTTON_Handle+0x112>
			__BUTTON_Long_Pressing_Callback(ButtonX);
 80036aa:	4b08      	ldr	r3, [pc, #32]	; (80036cc <BUTTON_Handle+0x12c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	4798      	blx	r3
		}
		ButtonX->is_press = 0;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	711a      	strb	r2, [r3, #4]
	}
}
 80036b8:	bf00      	nop
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	20000964 	.word	0x20000964
 80036c4:	2000096c 	.word	0x2000096c
 80036c8:	20000968 	.word	0x20000968
 80036cc:	20000970 	.word	0x20000970

080036d0 <BUTTON_Init>:

void BUTTON_Init(BUTTON_HandleTypedef *ButtonX, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint8_t releasing_state){
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	60f8      	str	r0, [r7, #12]
 80036d8:	60b9      	str	r1, [r7, #8]
 80036da:	4611      	mov	r1, r2
 80036dc:	461a      	mov	r2, r3
 80036de:	460b      	mov	r3, r1
 80036e0:	80fb      	strh	r3, [r7, #6]
 80036e2:	4613      	mov	r3, r2
 80036e4:	717b      	strb	r3, [r7, #5]
	ButtonX->GPIOx = GPIOx;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	615a      	str	r2, [r3, #20]
	ButtonX->GPIO_Pin = GPIO_Pin;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	88fa      	ldrh	r2, [r7, #6]
 80036f0:	831a      	strh	r2, [r3, #24]
	ButtonX->releasing_state = releasing_state;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	797a      	ldrb	r2, [r7, #5]
 80036f6:	741a      	strb	r2, [r3, #16]
	ButtonX->BTN_Current = releasing_state;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	797a      	ldrb	r2, [r7, #5]
 80036fc:	701a      	strb	r2, [r3, #0]
	ButtonX->BTN_Last = releasing_state;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	797a      	ldrb	r2, [r7, #5]
 8003702:	705a      	strb	r2, [r3, #1]
	ButtonX->BTN_Filter = releasing_state;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	797a      	ldrb	r2, [r7, #5]
 8003708:	709a      	strb	r2, [r3, #2]
	ButtonX->is_debouncing = 0;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	70da      	strb	r2, [r3, #3]
	ButtonX->is_press = 0;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	711a      	strb	r2, [r3, #4]
}
 8003716:	bf00      	nop
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
	...

08003724 <BUTTON_Set_Callback_Function>:

void BUTTON_Set_Callback_Function(button_callback_function_t p_pressing_callback_function,
								button_callback_function_t p_releasing_callback_function,
								button_callback_function_t p_short_pressing_callback_function,
								button_callback_function_t p_long_pressing_callback_function){
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
 8003730:	603b      	str	r3, [r7, #0]
	__BUTTON_Pressing_Callback = p_pressing_callback_function;
 8003732:	4a09      	ldr	r2, [pc, #36]	; (8003758 <BUTTON_Set_Callback_Function+0x34>)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6013      	str	r3, [r2, #0]
	__BUTTON_Releasing_Callback = p_releasing_callback_function;
 8003738:	4a08      	ldr	r2, [pc, #32]	; (800375c <BUTTON_Set_Callback_Function+0x38>)
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	6013      	str	r3, [r2, #0]
	__BUTTON_Short_Pressing_Callback = p_short_pressing_callback_function;
 800373e:	4a08      	ldr	r2, [pc, #32]	; (8003760 <BUTTON_Set_Callback_Function+0x3c>)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6013      	str	r3, [r2, #0]
	__BUTTON_Long_Pressing_Callback = p_long_pressing_callback_function;
 8003744:	4a07      	ldr	r2, [pc, #28]	; (8003764 <BUTTON_Set_Callback_Function+0x40>)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	6013      	str	r3, [r2, #0]
}
 800374a:	bf00      	nop
 800374c:	3714      	adds	r7, #20
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	20000964 	.word	0x20000964
 800375c:	20000968 	.word	0x20000968
 8003760:	2000096c 	.word	0x2000096c
 8003764:	20000970 	.word	0x20000970

08003768 <RING_BUFFER_Init>:
#include "ring_buffer.h"

void RING_BUFFER_Init(RING_BUFFER_HandleTypeDef *p_ring_buffer, uint8_t * p_buffer, uint16_t p_max_length){
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	4613      	mov	r3, r2
 8003774:	80fb      	strh	r3, [r7, #6]
	p_ring_buffer->buffer = p_buffer;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	68ba      	ldr	r2, [r7, #8]
 800377a:	601a      	str	r2, [r3, #0]
	p_ring_buffer->head = 0;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	809a      	strh	r2, [r3, #4]
	p_ring_buffer->tail = 0;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	80da      	strh	r2, [r3, #6]
	p_ring_buffer->max_length = p_max_length;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	88fa      	ldrh	r2, [r7, #6]
 800378c:	811a      	strh	r2, [r3, #8]
}
 800378e:	bf00      	nop
 8003790:	3714      	adds	r7, #20
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr

0800379a <RING_BUFFER_Push>:

int8_t RING_BUFFER_Push(RING_BUFFER_HandleTypeDef *p_ring_buffer, uint8_t p_data){
 800379a:	b480      	push	{r7}
 800379c:	b085      	sub	sp, #20
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
 80037a2:	460b      	mov	r3, r1
 80037a4:	70fb      	strb	r3, [r7, #3]
	uint16_t t_next;

	t_next = p_ring_buffer->head + 1;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	889b      	ldrh	r3, [r3, #4]
 80037aa:	3301      	adds	r3, #1
 80037ac:	81fb      	strh	r3, [r7, #14]
	if(t_next >= p_ring_buffer->max_length)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	891b      	ldrh	r3, [r3, #8]
 80037b2:	89fa      	ldrh	r2, [r7, #14]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d301      	bcc.n	80037bc <RING_BUFFER_Push+0x22>
		t_next = 0;
 80037b8:	2300      	movs	r3, #0
 80037ba:	81fb      	strh	r3, [r7, #14]

	if(t_next == p_ring_buffer->tail)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	88db      	ldrh	r3, [r3, #6]
 80037c0:	89fa      	ldrh	r2, [r7, #14]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d102      	bne.n	80037cc <RING_BUFFER_Push+0x32>
		return -1;
 80037c6:	f04f 33ff 	mov.w	r3, #4294967295
 80037ca:	e00a      	b.n	80037e2 <RING_BUFFER_Push+0x48>

	p_ring_buffer->buffer[p_ring_buffer->head] = p_data;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	8892      	ldrh	r2, [r2, #4]
 80037d4:	4413      	add	r3, r2
 80037d6:	78fa      	ldrb	r2, [r7, #3]
 80037d8:	701a      	strb	r2, [r3, #0]
	p_ring_buffer->head = t_next;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	89fa      	ldrh	r2, [r7, #14]
 80037de:	809a      	strh	r2, [r3, #4]

	return 0;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <RING_BUFFER_Pop>:

int8_t RING_BUFFER_Pop(RING_BUFFER_HandleTypeDef *p_ring_buffer, uint8_t * p_data){
 80037ee:	b480      	push	{r7}
 80037f0:	b085      	sub	sp, #20
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
 80037f6:	6039      	str	r1, [r7, #0]
	uint16_t t_next;

	if(p_ring_buffer->tail == p_ring_buffer->head)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	88da      	ldrh	r2, [r3, #6]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	889b      	ldrh	r3, [r3, #4]
 8003800:	429a      	cmp	r2, r3
 8003802:	d102      	bne.n	800380a <RING_BUFFER_Pop+0x1c>
		return -1;
 8003804:	f04f 33ff 	mov.w	r3, #4294967295
 8003808:	e016      	b.n	8003838 <RING_BUFFER_Pop+0x4a>

	t_next = p_ring_buffer->tail + 1;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	88db      	ldrh	r3, [r3, #6]
 800380e:	3301      	adds	r3, #1
 8003810:	81fb      	strh	r3, [r7, #14]
	if(t_next >= p_ring_buffer->max_length)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	891b      	ldrh	r3, [r3, #8]
 8003816:	89fa      	ldrh	r2, [r7, #14]
 8003818:	429a      	cmp	r2, r3
 800381a:	d301      	bcc.n	8003820 <RING_BUFFER_Pop+0x32>
		t_next = 0;
 800381c:	2300      	movs	r3, #0
 800381e:	81fb      	strh	r3, [r7, #14]

	*p_data = p_ring_buffer->buffer[p_ring_buffer->tail];
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	88d2      	ldrh	r2, [r2, #6]
 8003828:	4413      	add	r3, r2
 800382a:	781a      	ldrb	r2, [r3, #0]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	701a      	strb	r2, [r3, #0]
	p_ring_buffer->tail = t_next;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	89fa      	ldrh	r2, [r7, #14]
 8003834:	80da      	strh	r2, [r3, #6]

	return 0;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3714      	adds	r7, #20
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <RING_BUFFER_Available>:

uint16_t RING_BUFFER_Available(RING_BUFFER_HandleTypeDef *p_ring_buffer){
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
//	} else if(p_ring_buffer->head < p_ring_buffer->tail){
//		return p_ring_buffer->max_length - (p_ring_buffer->head - p_ring_buffer->tail);
//	} else if(p_ring_buffer->head == p_ring_buffer->tail){
//		return 0;
//	}
	return (p_ring_buffer->head == p_ring_buffer->tail) ? 0 : 1;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	889a      	ldrh	r2, [r3, #4]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	88db      	ldrh	r3, [r3, #6]
 8003854:	429a      	cmp	r2, r3
 8003856:	bf14      	ite	ne
 8003858:	2301      	movne	r3, #1
 800385a:	2300      	moveq	r3, #0
 800385c:	b2db      	uxtb	r3, r3
 800385e:	b29b      	uxth	r3, r3
}
 8003860:	4618      	mov	r0, r3
 8003862:	370c      	adds	r7, #12
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <UART_Init>:
static uint8_t uart_buffer[UART_MAX_LEN];
RING_BUFFER_HandleTypeDef uart_ring_buffer;

extern UART_HandleTypeDef huart2;

void UART_Init(){
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
	RING_BUFFER_Init(&uart_ring_buffer, uart_buffer, UART_MAX_LEN);
 8003870:	22ff      	movs	r2, #255	; 0xff
 8003872:	4903      	ldr	r1, [pc, #12]	; (8003880 <UART_Init+0x14>)
 8003874:	4803      	ldr	r0, [pc, #12]	; (8003884 <UART_Init+0x18>)
 8003876:	f7ff ff77 	bl	8003768 <RING_BUFFER_Init>
}
 800387a:	bf00      	nop
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	20000974 	.word	0x20000974
 8003884:	20000a74 	.word	0x20000a74

08003888 <UART_Receive>:

void UART_Receive(uint8_t Rx_Buffer){
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	4603      	mov	r3, r0
 8003890:	71fb      	strb	r3, [r7, #7]
	RING_BUFFER_Push(&uart_ring_buffer, Rx_Buffer);
 8003892:	79fb      	ldrb	r3, [r7, #7]
 8003894:	4619      	mov	r1, r3
 8003896:	4803      	ldr	r0, [pc, #12]	; (80038a4 <UART_Receive+0x1c>)
 8003898:	f7ff ff7f 	bl	800379a <RING_BUFFER_Push>
}
 800389c:	bf00      	nop
 800389e:	3708      	adds	r7, #8
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	20000a74 	.word	0x20000a74

080038a8 <UART_Handle>:

__weak void UART_Handle(){
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
	if(UART_Available() != 0){
 80038ae:	f000 f81f 	bl	80038f0 <UART_Available>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d007      	beq.n	80038c8 <UART_Handle+0x20>
		uint8_t t_data = UART_Read();
 80038b8:	f000 f80a 	bl	80038d0 <UART_Read>
 80038bc:	4603      	mov	r3, r0
 80038be:	71fb      	strb	r3, [r7, #7]
		FRAME_SYNC_Receive(t_data);
 80038c0:	79fb      	ldrb	r3, [r7, #7]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7ff fda8 	bl	8003418 <FRAME_SYNC_Receive>
	}
}
 80038c8:	bf00      	nop
 80038ca:	3708      	adds	r7, #8
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <UART_Read>:

uint8_t UART_Read(){
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
	uint8_t t_data;
	RING_BUFFER_Pop(&uart_ring_buffer, &t_data);
 80038d6:	1dfb      	adds	r3, r7, #7
 80038d8:	4619      	mov	r1, r3
 80038da:	4804      	ldr	r0, [pc, #16]	; (80038ec <UART_Read+0x1c>)
 80038dc:	f7ff ff87 	bl	80037ee <RING_BUFFER_Pop>
	return t_data;
 80038e0:	79fb      	ldrb	r3, [r7, #7]
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	20000a74 	.word	0x20000a74

080038f0 <UART_Available>:

uint16_t UART_Available(){
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
	return RING_BUFFER_Available(&uart_ring_buffer);
 80038f4:	4802      	ldr	r0, [pc, #8]	; (8003900 <UART_Available+0x10>)
 80038f6:	f7ff ffa5 	bl	8003844 <RING_BUFFER_Available>
 80038fa:	4603      	mov	r3, r0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	20000a74 	.word	0x20000a74

08003904 <__errno>:
 8003904:	4b01      	ldr	r3, [pc, #4]	; (800390c <__errno+0x8>)
 8003906:	6818      	ldr	r0, [r3, #0]
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	2000000c 	.word	0x2000000c

08003910 <__libc_init_array>:
 8003910:	b570      	push	{r4, r5, r6, lr}
 8003912:	4d0d      	ldr	r5, [pc, #52]	; (8003948 <__libc_init_array+0x38>)
 8003914:	4c0d      	ldr	r4, [pc, #52]	; (800394c <__libc_init_array+0x3c>)
 8003916:	1b64      	subs	r4, r4, r5
 8003918:	10a4      	asrs	r4, r4, #2
 800391a:	2600      	movs	r6, #0
 800391c:	42a6      	cmp	r6, r4
 800391e:	d109      	bne.n	8003934 <__libc_init_array+0x24>
 8003920:	4d0b      	ldr	r5, [pc, #44]	; (8003950 <__libc_init_array+0x40>)
 8003922:	4c0c      	ldr	r4, [pc, #48]	; (8003954 <__libc_init_array+0x44>)
 8003924:	f001 fa78 	bl	8004e18 <_init>
 8003928:	1b64      	subs	r4, r4, r5
 800392a:	10a4      	asrs	r4, r4, #2
 800392c:	2600      	movs	r6, #0
 800392e:	42a6      	cmp	r6, r4
 8003930:	d105      	bne.n	800393e <__libc_init_array+0x2e>
 8003932:	bd70      	pop	{r4, r5, r6, pc}
 8003934:	f855 3b04 	ldr.w	r3, [r5], #4
 8003938:	4798      	blx	r3
 800393a:	3601      	adds	r6, #1
 800393c:	e7ee      	b.n	800391c <__libc_init_array+0xc>
 800393e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003942:	4798      	blx	r3
 8003944:	3601      	adds	r6, #1
 8003946:	e7f2      	b.n	800392e <__libc_init_array+0x1e>
 8003948:	08005084 	.word	0x08005084
 800394c:	08005084 	.word	0x08005084
 8003950:	08005084 	.word	0x08005084
 8003954:	08005088 	.word	0x08005088

08003958 <memcpy>:
 8003958:	440a      	add	r2, r1
 800395a:	4291      	cmp	r1, r2
 800395c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003960:	d100      	bne.n	8003964 <memcpy+0xc>
 8003962:	4770      	bx	lr
 8003964:	b510      	push	{r4, lr}
 8003966:	f811 4b01 	ldrb.w	r4, [r1], #1
 800396a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800396e:	4291      	cmp	r1, r2
 8003970:	d1f9      	bne.n	8003966 <memcpy+0xe>
 8003972:	bd10      	pop	{r4, pc}

08003974 <memset>:
 8003974:	4402      	add	r2, r0
 8003976:	4603      	mov	r3, r0
 8003978:	4293      	cmp	r3, r2
 800397a:	d100      	bne.n	800397e <memset+0xa>
 800397c:	4770      	bx	lr
 800397e:	f803 1b01 	strb.w	r1, [r3], #1
 8003982:	e7f9      	b.n	8003978 <memset+0x4>

08003984 <siprintf>:
 8003984:	b40e      	push	{r1, r2, r3}
 8003986:	b500      	push	{lr}
 8003988:	b09c      	sub	sp, #112	; 0x70
 800398a:	ab1d      	add	r3, sp, #116	; 0x74
 800398c:	9002      	str	r0, [sp, #8]
 800398e:	9006      	str	r0, [sp, #24]
 8003990:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003994:	4809      	ldr	r0, [pc, #36]	; (80039bc <siprintf+0x38>)
 8003996:	9107      	str	r1, [sp, #28]
 8003998:	9104      	str	r1, [sp, #16]
 800399a:	4909      	ldr	r1, [pc, #36]	; (80039c0 <siprintf+0x3c>)
 800399c:	f853 2b04 	ldr.w	r2, [r3], #4
 80039a0:	9105      	str	r1, [sp, #20]
 80039a2:	6800      	ldr	r0, [r0, #0]
 80039a4:	9301      	str	r3, [sp, #4]
 80039a6:	a902      	add	r1, sp, #8
 80039a8:	f000 fa02 	bl	8003db0 <_svfiprintf_r>
 80039ac:	9b02      	ldr	r3, [sp, #8]
 80039ae:	2200      	movs	r2, #0
 80039b0:	701a      	strb	r2, [r3, #0]
 80039b2:	b01c      	add	sp, #112	; 0x70
 80039b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80039b8:	b003      	add	sp, #12
 80039ba:	4770      	bx	lr
 80039bc:	2000000c 	.word	0x2000000c
 80039c0:	ffff0208 	.word	0xffff0208

080039c4 <strcat>:
 80039c4:	b510      	push	{r4, lr}
 80039c6:	4602      	mov	r2, r0
 80039c8:	7814      	ldrb	r4, [r2, #0]
 80039ca:	4613      	mov	r3, r2
 80039cc:	3201      	adds	r2, #1
 80039ce:	2c00      	cmp	r4, #0
 80039d0:	d1fa      	bne.n	80039c8 <strcat+0x4>
 80039d2:	3b01      	subs	r3, #1
 80039d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80039d8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80039dc:	2a00      	cmp	r2, #0
 80039de:	d1f9      	bne.n	80039d4 <strcat+0x10>
 80039e0:	bd10      	pop	{r4, pc}

080039e2 <strstr>:
 80039e2:	780a      	ldrb	r2, [r1, #0]
 80039e4:	b570      	push	{r4, r5, r6, lr}
 80039e6:	b96a      	cbnz	r2, 8003a04 <strstr+0x22>
 80039e8:	bd70      	pop	{r4, r5, r6, pc}
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d109      	bne.n	8003a02 <strstr+0x20>
 80039ee:	460c      	mov	r4, r1
 80039f0:	4605      	mov	r5, r0
 80039f2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d0f6      	beq.n	80039e8 <strstr+0x6>
 80039fa:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80039fe:	429e      	cmp	r6, r3
 8003a00:	d0f7      	beq.n	80039f2 <strstr+0x10>
 8003a02:	3001      	adds	r0, #1
 8003a04:	7803      	ldrb	r3, [r0, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1ef      	bne.n	80039ea <strstr+0x8>
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	e7ec      	b.n	80039e8 <strstr+0x6>
	...

08003a10 <strtok>:
 8003a10:	4b16      	ldr	r3, [pc, #88]	; (8003a6c <strtok+0x5c>)
 8003a12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003a14:	681e      	ldr	r6, [r3, #0]
 8003a16:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8003a18:	4605      	mov	r5, r0
 8003a1a:	b9fc      	cbnz	r4, 8003a5c <strtok+0x4c>
 8003a1c:	2050      	movs	r0, #80	; 0x50
 8003a1e:	9101      	str	r1, [sp, #4]
 8003a20:	f000 f882 	bl	8003b28 <malloc>
 8003a24:	9901      	ldr	r1, [sp, #4]
 8003a26:	65b0      	str	r0, [r6, #88]	; 0x58
 8003a28:	4602      	mov	r2, r0
 8003a2a:	b920      	cbnz	r0, 8003a36 <strtok+0x26>
 8003a2c:	4b10      	ldr	r3, [pc, #64]	; (8003a70 <strtok+0x60>)
 8003a2e:	4811      	ldr	r0, [pc, #68]	; (8003a74 <strtok+0x64>)
 8003a30:	2157      	movs	r1, #87	; 0x57
 8003a32:	f000 f849 	bl	8003ac8 <__assert_func>
 8003a36:	e9c0 4400 	strd	r4, r4, [r0]
 8003a3a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8003a3e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8003a42:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8003a46:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8003a4a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8003a4e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8003a52:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8003a56:	6184      	str	r4, [r0, #24]
 8003a58:	7704      	strb	r4, [r0, #28]
 8003a5a:	6244      	str	r4, [r0, #36]	; 0x24
 8003a5c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8003a5e:	2301      	movs	r3, #1
 8003a60:	4628      	mov	r0, r5
 8003a62:	b002      	add	sp, #8
 8003a64:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003a68:	f000 b806 	b.w	8003a78 <__strtok_r>
 8003a6c:	2000000c 	.word	0x2000000c
 8003a70:	08004f38 	.word	0x08004f38
 8003a74:	08004f4f 	.word	0x08004f4f

08003a78 <__strtok_r>:
 8003a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a7a:	b908      	cbnz	r0, 8003a80 <__strtok_r+0x8>
 8003a7c:	6810      	ldr	r0, [r2, #0]
 8003a7e:	b188      	cbz	r0, 8003aa4 <__strtok_r+0x2c>
 8003a80:	4604      	mov	r4, r0
 8003a82:	4620      	mov	r0, r4
 8003a84:	f814 5b01 	ldrb.w	r5, [r4], #1
 8003a88:	460f      	mov	r7, r1
 8003a8a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8003a8e:	b91e      	cbnz	r6, 8003a98 <__strtok_r+0x20>
 8003a90:	b965      	cbnz	r5, 8003aac <__strtok_r+0x34>
 8003a92:	6015      	str	r5, [r2, #0]
 8003a94:	4628      	mov	r0, r5
 8003a96:	e005      	b.n	8003aa4 <__strtok_r+0x2c>
 8003a98:	42b5      	cmp	r5, r6
 8003a9a:	d1f6      	bne.n	8003a8a <__strtok_r+0x12>
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1f0      	bne.n	8003a82 <__strtok_r+0xa>
 8003aa0:	6014      	str	r4, [r2, #0]
 8003aa2:	7003      	strb	r3, [r0, #0]
 8003aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aa6:	461c      	mov	r4, r3
 8003aa8:	e00c      	b.n	8003ac4 <__strtok_r+0x4c>
 8003aaa:	b915      	cbnz	r5, 8003ab2 <__strtok_r+0x3a>
 8003aac:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003ab0:	460e      	mov	r6, r1
 8003ab2:	f816 5b01 	ldrb.w	r5, [r6], #1
 8003ab6:	42ab      	cmp	r3, r5
 8003ab8:	d1f7      	bne.n	8003aaa <__strtok_r+0x32>
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0f3      	beq.n	8003aa6 <__strtok_r+0x2e>
 8003abe:	2300      	movs	r3, #0
 8003ac0:	f804 3c01 	strb.w	r3, [r4, #-1]
 8003ac4:	6014      	str	r4, [r2, #0]
 8003ac6:	e7ed      	b.n	8003aa4 <__strtok_r+0x2c>

08003ac8 <__assert_func>:
 8003ac8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003aca:	4614      	mov	r4, r2
 8003acc:	461a      	mov	r2, r3
 8003ace:	4b09      	ldr	r3, [pc, #36]	; (8003af4 <__assert_func+0x2c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4605      	mov	r5, r0
 8003ad4:	68d8      	ldr	r0, [r3, #12]
 8003ad6:	b14c      	cbz	r4, 8003aec <__assert_func+0x24>
 8003ad8:	4b07      	ldr	r3, [pc, #28]	; (8003af8 <__assert_func+0x30>)
 8003ada:	9100      	str	r1, [sp, #0]
 8003adc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003ae0:	4906      	ldr	r1, [pc, #24]	; (8003afc <__assert_func+0x34>)
 8003ae2:	462b      	mov	r3, r5
 8003ae4:	f000 f80e 	bl	8003b04 <fiprintf>
 8003ae8:	f000 fe20 	bl	800472c <abort>
 8003aec:	4b04      	ldr	r3, [pc, #16]	; (8003b00 <__assert_func+0x38>)
 8003aee:	461c      	mov	r4, r3
 8003af0:	e7f3      	b.n	8003ada <__assert_func+0x12>
 8003af2:	bf00      	nop
 8003af4:	2000000c 	.word	0x2000000c
 8003af8:	08004fac 	.word	0x08004fac
 8003afc:	08004fb9 	.word	0x08004fb9
 8003b00:	08004fe7 	.word	0x08004fe7

08003b04 <fiprintf>:
 8003b04:	b40e      	push	{r1, r2, r3}
 8003b06:	b503      	push	{r0, r1, lr}
 8003b08:	4601      	mov	r1, r0
 8003b0a:	ab03      	add	r3, sp, #12
 8003b0c:	4805      	ldr	r0, [pc, #20]	; (8003b24 <fiprintf+0x20>)
 8003b0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b12:	6800      	ldr	r0, [r0, #0]
 8003b14:	9301      	str	r3, [sp, #4]
 8003b16:	f000 fa75 	bl	8004004 <_vfiprintf_r>
 8003b1a:	b002      	add	sp, #8
 8003b1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b20:	b003      	add	sp, #12
 8003b22:	4770      	bx	lr
 8003b24:	2000000c 	.word	0x2000000c

08003b28 <malloc>:
 8003b28:	4b02      	ldr	r3, [pc, #8]	; (8003b34 <malloc+0xc>)
 8003b2a:	4601      	mov	r1, r0
 8003b2c:	6818      	ldr	r0, [r3, #0]
 8003b2e:	f000 b86f 	b.w	8003c10 <_malloc_r>
 8003b32:	bf00      	nop
 8003b34:	2000000c 	.word	0x2000000c

08003b38 <_free_r>:
 8003b38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003b3a:	2900      	cmp	r1, #0
 8003b3c:	d044      	beq.n	8003bc8 <_free_r+0x90>
 8003b3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b42:	9001      	str	r0, [sp, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	f1a1 0404 	sub.w	r4, r1, #4
 8003b4a:	bfb8      	it	lt
 8003b4c:	18e4      	addlt	r4, r4, r3
 8003b4e:	f001 f82f 	bl	8004bb0 <__malloc_lock>
 8003b52:	4a1e      	ldr	r2, [pc, #120]	; (8003bcc <_free_r+0x94>)
 8003b54:	9801      	ldr	r0, [sp, #4]
 8003b56:	6813      	ldr	r3, [r2, #0]
 8003b58:	b933      	cbnz	r3, 8003b68 <_free_r+0x30>
 8003b5a:	6063      	str	r3, [r4, #4]
 8003b5c:	6014      	str	r4, [r2, #0]
 8003b5e:	b003      	add	sp, #12
 8003b60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b64:	f001 b82a 	b.w	8004bbc <__malloc_unlock>
 8003b68:	42a3      	cmp	r3, r4
 8003b6a:	d908      	bls.n	8003b7e <_free_r+0x46>
 8003b6c:	6825      	ldr	r5, [r4, #0]
 8003b6e:	1961      	adds	r1, r4, r5
 8003b70:	428b      	cmp	r3, r1
 8003b72:	bf01      	itttt	eq
 8003b74:	6819      	ldreq	r1, [r3, #0]
 8003b76:	685b      	ldreq	r3, [r3, #4]
 8003b78:	1949      	addeq	r1, r1, r5
 8003b7a:	6021      	streq	r1, [r4, #0]
 8003b7c:	e7ed      	b.n	8003b5a <_free_r+0x22>
 8003b7e:	461a      	mov	r2, r3
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	b10b      	cbz	r3, 8003b88 <_free_r+0x50>
 8003b84:	42a3      	cmp	r3, r4
 8003b86:	d9fa      	bls.n	8003b7e <_free_r+0x46>
 8003b88:	6811      	ldr	r1, [r2, #0]
 8003b8a:	1855      	adds	r5, r2, r1
 8003b8c:	42a5      	cmp	r5, r4
 8003b8e:	d10b      	bne.n	8003ba8 <_free_r+0x70>
 8003b90:	6824      	ldr	r4, [r4, #0]
 8003b92:	4421      	add	r1, r4
 8003b94:	1854      	adds	r4, r2, r1
 8003b96:	42a3      	cmp	r3, r4
 8003b98:	6011      	str	r1, [r2, #0]
 8003b9a:	d1e0      	bne.n	8003b5e <_free_r+0x26>
 8003b9c:	681c      	ldr	r4, [r3, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	6053      	str	r3, [r2, #4]
 8003ba2:	4421      	add	r1, r4
 8003ba4:	6011      	str	r1, [r2, #0]
 8003ba6:	e7da      	b.n	8003b5e <_free_r+0x26>
 8003ba8:	d902      	bls.n	8003bb0 <_free_r+0x78>
 8003baa:	230c      	movs	r3, #12
 8003bac:	6003      	str	r3, [r0, #0]
 8003bae:	e7d6      	b.n	8003b5e <_free_r+0x26>
 8003bb0:	6825      	ldr	r5, [r4, #0]
 8003bb2:	1961      	adds	r1, r4, r5
 8003bb4:	428b      	cmp	r3, r1
 8003bb6:	bf04      	itt	eq
 8003bb8:	6819      	ldreq	r1, [r3, #0]
 8003bba:	685b      	ldreq	r3, [r3, #4]
 8003bbc:	6063      	str	r3, [r4, #4]
 8003bbe:	bf04      	itt	eq
 8003bc0:	1949      	addeq	r1, r1, r5
 8003bc2:	6021      	streq	r1, [r4, #0]
 8003bc4:	6054      	str	r4, [r2, #4]
 8003bc6:	e7ca      	b.n	8003b5e <_free_r+0x26>
 8003bc8:	b003      	add	sp, #12
 8003bca:	bd30      	pop	{r4, r5, pc}
 8003bcc:	20000a80 	.word	0x20000a80

08003bd0 <sbrk_aligned>:
 8003bd0:	b570      	push	{r4, r5, r6, lr}
 8003bd2:	4e0e      	ldr	r6, [pc, #56]	; (8003c0c <sbrk_aligned+0x3c>)
 8003bd4:	460c      	mov	r4, r1
 8003bd6:	6831      	ldr	r1, [r6, #0]
 8003bd8:	4605      	mov	r5, r0
 8003bda:	b911      	cbnz	r1, 8003be2 <sbrk_aligned+0x12>
 8003bdc:	f000 fcd6 	bl	800458c <_sbrk_r>
 8003be0:	6030      	str	r0, [r6, #0]
 8003be2:	4621      	mov	r1, r4
 8003be4:	4628      	mov	r0, r5
 8003be6:	f000 fcd1 	bl	800458c <_sbrk_r>
 8003bea:	1c43      	adds	r3, r0, #1
 8003bec:	d00a      	beq.n	8003c04 <sbrk_aligned+0x34>
 8003bee:	1cc4      	adds	r4, r0, #3
 8003bf0:	f024 0403 	bic.w	r4, r4, #3
 8003bf4:	42a0      	cmp	r0, r4
 8003bf6:	d007      	beq.n	8003c08 <sbrk_aligned+0x38>
 8003bf8:	1a21      	subs	r1, r4, r0
 8003bfa:	4628      	mov	r0, r5
 8003bfc:	f000 fcc6 	bl	800458c <_sbrk_r>
 8003c00:	3001      	adds	r0, #1
 8003c02:	d101      	bne.n	8003c08 <sbrk_aligned+0x38>
 8003c04:	f04f 34ff 	mov.w	r4, #4294967295
 8003c08:	4620      	mov	r0, r4
 8003c0a:	bd70      	pop	{r4, r5, r6, pc}
 8003c0c:	20000a84 	.word	0x20000a84

08003c10 <_malloc_r>:
 8003c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c14:	1ccd      	adds	r5, r1, #3
 8003c16:	f025 0503 	bic.w	r5, r5, #3
 8003c1a:	3508      	adds	r5, #8
 8003c1c:	2d0c      	cmp	r5, #12
 8003c1e:	bf38      	it	cc
 8003c20:	250c      	movcc	r5, #12
 8003c22:	2d00      	cmp	r5, #0
 8003c24:	4607      	mov	r7, r0
 8003c26:	db01      	blt.n	8003c2c <_malloc_r+0x1c>
 8003c28:	42a9      	cmp	r1, r5
 8003c2a:	d905      	bls.n	8003c38 <_malloc_r+0x28>
 8003c2c:	230c      	movs	r3, #12
 8003c2e:	603b      	str	r3, [r7, #0]
 8003c30:	2600      	movs	r6, #0
 8003c32:	4630      	mov	r0, r6
 8003c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c38:	4e2e      	ldr	r6, [pc, #184]	; (8003cf4 <_malloc_r+0xe4>)
 8003c3a:	f000 ffb9 	bl	8004bb0 <__malloc_lock>
 8003c3e:	6833      	ldr	r3, [r6, #0]
 8003c40:	461c      	mov	r4, r3
 8003c42:	bb34      	cbnz	r4, 8003c92 <_malloc_r+0x82>
 8003c44:	4629      	mov	r1, r5
 8003c46:	4638      	mov	r0, r7
 8003c48:	f7ff ffc2 	bl	8003bd0 <sbrk_aligned>
 8003c4c:	1c43      	adds	r3, r0, #1
 8003c4e:	4604      	mov	r4, r0
 8003c50:	d14d      	bne.n	8003cee <_malloc_r+0xde>
 8003c52:	6834      	ldr	r4, [r6, #0]
 8003c54:	4626      	mov	r6, r4
 8003c56:	2e00      	cmp	r6, #0
 8003c58:	d140      	bne.n	8003cdc <_malloc_r+0xcc>
 8003c5a:	6823      	ldr	r3, [r4, #0]
 8003c5c:	4631      	mov	r1, r6
 8003c5e:	4638      	mov	r0, r7
 8003c60:	eb04 0803 	add.w	r8, r4, r3
 8003c64:	f000 fc92 	bl	800458c <_sbrk_r>
 8003c68:	4580      	cmp	r8, r0
 8003c6a:	d13a      	bne.n	8003ce2 <_malloc_r+0xd2>
 8003c6c:	6821      	ldr	r1, [r4, #0]
 8003c6e:	3503      	adds	r5, #3
 8003c70:	1a6d      	subs	r5, r5, r1
 8003c72:	f025 0503 	bic.w	r5, r5, #3
 8003c76:	3508      	adds	r5, #8
 8003c78:	2d0c      	cmp	r5, #12
 8003c7a:	bf38      	it	cc
 8003c7c:	250c      	movcc	r5, #12
 8003c7e:	4629      	mov	r1, r5
 8003c80:	4638      	mov	r0, r7
 8003c82:	f7ff ffa5 	bl	8003bd0 <sbrk_aligned>
 8003c86:	3001      	adds	r0, #1
 8003c88:	d02b      	beq.n	8003ce2 <_malloc_r+0xd2>
 8003c8a:	6823      	ldr	r3, [r4, #0]
 8003c8c:	442b      	add	r3, r5
 8003c8e:	6023      	str	r3, [r4, #0]
 8003c90:	e00e      	b.n	8003cb0 <_malloc_r+0xa0>
 8003c92:	6822      	ldr	r2, [r4, #0]
 8003c94:	1b52      	subs	r2, r2, r5
 8003c96:	d41e      	bmi.n	8003cd6 <_malloc_r+0xc6>
 8003c98:	2a0b      	cmp	r2, #11
 8003c9a:	d916      	bls.n	8003cca <_malloc_r+0xba>
 8003c9c:	1961      	adds	r1, r4, r5
 8003c9e:	42a3      	cmp	r3, r4
 8003ca0:	6025      	str	r5, [r4, #0]
 8003ca2:	bf18      	it	ne
 8003ca4:	6059      	strne	r1, [r3, #4]
 8003ca6:	6863      	ldr	r3, [r4, #4]
 8003ca8:	bf08      	it	eq
 8003caa:	6031      	streq	r1, [r6, #0]
 8003cac:	5162      	str	r2, [r4, r5]
 8003cae:	604b      	str	r3, [r1, #4]
 8003cb0:	4638      	mov	r0, r7
 8003cb2:	f104 060b 	add.w	r6, r4, #11
 8003cb6:	f000 ff81 	bl	8004bbc <__malloc_unlock>
 8003cba:	f026 0607 	bic.w	r6, r6, #7
 8003cbe:	1d23      	adds	r3, r4, #4
 8003cc0:	1af2      	subs	r2, r6, r3
 8003cc2:	d0b6      	beq.n	8003c32 <_malloc_r+0x22>
 8003cc4:	1b9b      	subs	r3, r3, r6
 8003cc6:	50a3      	str	r3, [r4, r2]
 8003cc8:	e7b3      	b.n	8003c32 <_malloc_r+0x22>
 8003cca:	6862      	ldr	r2, [r4, #4]
 8003ccc:	42a3      	cmp	r3, r4
 8003cce:	bf0c      	ite	eq
 8003cd0:	6032      	streq	r2, [r6, #0]
 8003cd2:	605a      	strne	r2, [r3, #4]
 8003cd4:	e7ec      	b.n	8003cb0 <_malloc_r+0xa0>
 8003cd6:	4623      	mov	r3, r4
 8003cd8:	6864      	ldr	r4, [r4, #4]
 8003cda:	e7b2      	b.n	8003c42 <_malloc_r+0x32>
 8003cdc:	4634      	mov	r4, r6
 8003cde:	6876      	ldr	r6, [r6, #4]
 8003ce0:	e7b9      	b.n	8003c56 <_malloc_r+0x46>
 8003ce2:	230c      	movs	r3, #12
 8003ce4:	603b      	str	r3, [r7, #0]
 8003ce6:	4638      	mov	r0, r7
 8003ce8:	f000 ff68 	bl	8004bbc <__malloc_unlock>
 8003cec:	e7a1      	b.n	8003c32 <_malloc_r+0x22>
 8003cee:	6025      	str	r5, [r4, #0]
 8003cf0:	e7de      	b.n	8003cb0 <_malloc_r+0xa0>
 8003cf2:	bf00      	nop
 8003cf4:	20000a80 	.word	0x20000a80

08003cf8 <__ssputs_r>:
 8003cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cfc:	688e      	ldr	r6, [r1, #8]
 8003cfe:	429e      	cmp	r6, r3
 8003d00:	4682      	mov	sl, r0
 8003d02:	460c      	mov	r4, r1
 8003d04:	4690      	mov	r8, r2
 8003d06:	461f      	mov	r7, r3
 8003d08:	d838      	bhi.n	8003d7c <__ssputs_r+0x84>
 8003d0a:	898a      	ldrh	r2, [r1, #12]
 8003d0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003d10:	d032      	beq.n	8003d78 <__ssputs_r+0x80>
 8003d12:	6825      	ldr	r5, [r4, #0]
 8003d14:	6909      	ldr	r1, [r1, #16]
 8003d16:	eba5 0901 	sub.w	r9, r5, r1
 8003d1a:	6965      	ldr	r5, [r4, #20]
 8003d1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003d24:	3301      	adds	r3, #1
 8003d26:	444b      	add	r3, r9
 8003d28:	106d      	asrs	r5, r5, #1
 8003d2a:	429d      	cmp	r5, r3
 8003d2c:	bf38      	it	cc
 8003d2e:	461d      	movcc	r5, r3
 8003d30:	0553      	lsls	r3, r2, #21
 8003d32:	d531      	bpl.n	8003d98 <__ssputs_r+0xa0>
 8003d34:	4629      	mov	r1, r5
 8003d36:	f7ff ff6b 	bl	8003c10 <_malloc_r>
 8003d3a:	4606      	mov	r6, r0
 8003d3c:	b950      	cbnz	r0, 8003d54 <__ssputs_r+0x5c>
 8003d3e:	230c      	movs	r3, #12
 8003d40:	f8ca 3000 	str.w	r3, [sl]
 8003d44:	89a3      	ldrh	r3, [r4, #12]
 8003d46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d4a:	81a3      	strh	r3, [r4, #12]
 8003d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d54:	6921      	ldr	r1, [r4, #16]
 8003d56:	464a      	mov	r2, r9
 8003d58:	f7ff fdfe 	bl	8003958 <memcpy>
 8003d5c:	89a3      	ldrh	r3, [r4, #12]
 8003d5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003d62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d66:	81a3      	strh	r3, [r4, #12]
 8003d68:	6126      	str	r6, [r4, #16]
 8003d6a:	6165      	str	r5, [r4, #20]
 8003d6c:	444e      	add	r6, r9
 8003d6e:	eba5 0509 	sub.w	r5, r5, r9
 8003d72:	6026      	str	r6, [r4, #0]
 8003d74:	60a5      	str	r5, [r4, #8]
 8003d76:	463e      	mov	r6, r7
 8003d78:	42be      	cmp	r6, r7
 8003d7a:	d900      	bls.n	8003d7e <__ssputs_r+0x86>
 8003d7c:	463e      	mov	r6, r7
 8003d7e:	6820      	ldr	r0, [r4, #0]
 8003d80:	4632      	mov	r2, r6
 8003d82:	4641      	mov	r1, r8
 8003d84:	f000 fefa 	bl	8004b7c <memmove>
 8003d88:	68a3      	ldr	r3, [r4, #8]
 8003d8a:	1b9b      	subs	r3, r3, r6
 8003d8c:	60a3      	str	r3, [r4, #8]
 8003d8e:	6823      	ldr	r3, [r4, #0]
 8003d90:	4433      	add	r3, r6
 8003d92:	6023      	str	r3, [r4, #0]
 8003d94:	2000      	movs	r0, #0
 8003d96:	e7db      	b.n	8003d50 <__ssputs_r+0x58>
 8003d98:	462a      	mov	r2, r5
 8003d9a:	f000 ff15 	bl	8004bc8 <_realloc_r>
 8003d9e:	4606      	mov	r6, r0
 8003da0:	2800      	cmp	r0, #0
 8003da2:	d1e1      	bne.n	8003d68 <__ssputs_r+0x70>
 8003da4:	6921      	ldr	r1, [r4, #16]
 8003da6:	4650      	mov	r0, sl
 8003da8:	f7ff fec6 	bl	8003b38 <_free_r>
 8003dac:	e7c7      	b.n	8003d3e <__ssputs_r+0x46>
	...

08003db0 <_svfiprintf_r>:
 8003db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003db4:	4698      	mov	r8, r3
 8003db6:	898b      	ldrh	r3, [r1, #12]
 8003db8:	061b      	lsls	r3, r3, #24
 8003dba:	b09d      	sub	sp, #116	; 0x74
 8003dbc:	4607      	mov	r7, r0
 8003dbe:	460d      	mov	r5, r1
 8003dc0:	4614      	mov	r4, r2
 8003dc2:	d50e      	bpl.n	8003de2 <_svfiprintf_r+0x32>
 8003dc4:	690b      	ldr	r3, [r1, #16]
 8003dc6:	b963      	cbnz	r3, 8003de2 <_svfiprintf_r+0x32>
 8003dc8:	2140      	movs	r1, #64	; 0x40
 8003dca:	f7ff ff21 	bl	8003c10 <_malloc_r>
 8003dce:	6028      	str	r0, [r5, #0]
 8003dd0:	6128      	str	r0, [r5, #16]
 8003dd2:	b920      	cbnz	r0, 8003dde <_svfiprintf_r+0x2e>
 8003dd4:	230c      	movs	r3, #12
 8003dd6:	603b      	str	r3, [r7, #0]
 8003dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ddc:	e0d1      	b.n	8003f82 <_svfiprintf_r+0x1d2>
 8003dde:	2340      	movs	r3, #64	; 0x40
 8003de0:	616b      	str	r3, [r5, #20]
 8003de2:	2300      	movs	r3, #0
 8003de4:	9309      	str	r3, [sp, #36]	; 0x24
 8003de6:	2320      	movs	r3, #32
 8003de8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003dec:	f8cd 800c 	str.w	r8, [sp, #12]
 8003df0:	2330      	movs	r3, #48	; 0x30
 8003df2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003f9c <_svfiprintf_r+0x1ec>
 8003df6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003dfa:	f04f 0901 	mov.w	r9, #1
 8003dfe:	4623      	mov	r3, r4
 8003e00:	469a      	mov	sl, r3
 8003e02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e06:	b10a      	cbz	r2, 8003e0c <_svfiprintf_r+0x5c>
 8003e08:	2a25      	cmp	r2, #37	; 0x25
 8003e0a:	d1f9      	bne.n	8003e00 <_svfiprintf_r+0x50>
 8003e0c:	ebba 0b04 	subs.w	fp, sl, r4
 8003e10:	d00b      	beq.n	8003e2a <_svfiprintf_r+0x7a>
 8003e12:	465b      	mov	r3, fp
 8003e14:	4622      	mov	r2, r4
 8003e16:	4629      	mov	r1, r5
 8003e18:	4638      	mov	r0, r7
 8003e1a:	f7ff ff6d 	bl	8003cf8 <__ssputs_r>
 8003e1e:	3001      	adds	r0, #1
 8003e20:	f000 80aa 	beq.w	8003f78 <_svfiprintf_r+0x1c8>
 8003e24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e26:	445a      	add	r2, fp
 8003e28:	9209      	str	r2, [sp, #36]	; 0x24
 8003e2a:	f89a 3000 	ldrb.w	r3, [sl]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f000 80a2 	beq.w	8003f78 <_svfiprintf_r+0x1c8>
 8003e34:	2300      	movs	r3, #0
 8003e36:	f04f 32ff 	mov.w	r2, #4294967295
 8003e3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e3e:	f10a 0a01 	add.w	sl, sl, #1
 8003e42:	9304      	str	r3, [sp, #16]
 8003e44:	9307      	str	r3, [sp, #28]
 8003e46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e4a:	931a      	str	r3, [sp, #104]	; 0x68
 8003e4c:	4654      	mov	r4, sl
 8003e4e:	2205      	movs	r2, #5
 8003e50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e54:	4851      	ldr	r0, [pc, #324]	; (8003f9c <_svfiprintf_r+0x1ec>)
 8003e56:	f7fc f9cb 	bl	80001f0 <memchr>
 8003e5a:	9a04      	ldr	r2, [sp, #16]
 8003e5c:	b9d8      	cbnz	r0, 8003e96 <_svfiprintf_r+0xe6>
 8003e5e:	06d0      	lsls	r0, r2, #27
 8003e60:	bf44      	itt	mi
 8003e62:	2320      	movmi	r3, #32
 8003e64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e68:	0711      	lsls	r1, r2, #28
 8003e6a:	bf44      	itt	mi
 8003e6c:	232b      	movmi	r3, #43	; 0x2b
 8003e6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e72:	f89a 3000 	ldrb.w	r3, [sl]
 8003e76:	2b2a      	cmp	r3, #42	; 0x2a
 8003e78:	d015      	beq.n	8003ea6 <_svfiprintf_r+0xf6>
 8003e7a:	9a07      	ldr	r2, [sp, #28]
 8003e7c:	4654      	mov	r4, sl
 8003e7e:	2000      	movs	r0, #0
 8003e80:	f04f 0c0a 	mov.w	ip, #10
 8003e84:	4621      	mov	r1, r4
 8003e86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003e8a:	3b30      	subs	r3, #48	; 0x30
 8003e8c:	2b09      	cmp	r3, #9
 8003e8e:	d94e      	bls.n	8003f2e <_svfiprintf_r+0x17e>
 8003e90:	b1b0      	cbz	r0, 8003ec0 <_svfiprintf_r+0x110>
 8003e92:	9207      	str	r2, [sp, #28]
 8003e94:	e014      	b.n	8003ec0 <_svfiprintf_r+0x110>
 8003e96:	eba0 0308 	sub.w	r3, r0, r8
 8003e9a:	fa09 f303 	lsl.w	r3, r9, r3
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	9304      	str	r3, [sp, #16]
 8003ea2:	46a2      	mov	sl, r4
 8003ea4:	e7d2      	b.n	8003e4c <_svfiprintf_r+0x9c>
 8003ea6:	9b03      	ldr	r3, [sp, #12]
 8003ea8:	1d19      	adds	r1, r3, #4
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	9103      	str	r1, [sp, #12]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	bfbb      	ittet	lt
 8003eb2:	425b      	neglt	r3, r3
 8003eb4:	f042 0202 	orrlt.w	r2, r2, #2
 8003eb8:	9307      	strge	r3, [sp, #28]
 8003eba:	9307      	strlt	r3, [sp, #28]
 8003ebc:	bfb8      	it	lt
 8003ebe:	9204      	strlt	r2, [sp, #16]
 8003ec0:	7823      	ldrb	r3, [r4, #0]
 8003ec2:	2b2e      	cmp	r3, #46	; 0x2e
 8003ec4:	d10c      	bne.n	8003ee0 <_svfiprintf_r+0x130>
 8003ec6:	7863      	ldrb	r3, [r4, #1]
 8003ec8:	2b2a      	cmp	r3, #42	; 0x2a
 8003eca:	d135      	bne.n	8003f38 <_svfiprintf_r+0x188>
 8003ecc:	9b03      	ldr	r3, [sp, #12]
 8003ece:	1d1a      	adds	r2, r3, #4
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	9203      	str	r2, [sp, #12]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	bfb8      	it	lt
 8003ed8:	f04f 33ff 	movlt.w	r3, #4294967295
 8003edc:	3402      	adds	r4, #2
 8003ede:	9305      	str	r3, [sp, #20]
 8003ee0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003fac <_svfiprintf_r+0x1fc>
 8003ee4:	7821      	ldrb	r1, [r4, #0]
 8003ee6:	2203      	movs	r2, #3
 8003ee8:	4650      	mov	r0, sl
 8003eea:	f7fc f981 	bl	80001f0 <memchr>
 8003eee:	b140      	cbz	r0, 8003f02 <_svfiprintf_r+0x152>
 8003ef0:	2340      	movs	r3, #64	; 0x40
 8003ef2:	eba0 000a 	sub.w	r0, r0, sl
 8003ef6:	fa03 f000 	lsl.w	r0, r3, r0
 8003efa:	9b04      	ldr	r3, [sp, #16]
 8003efc:	4303      	orrs	r3, r0
 8003efe:	3401      	adds	r4, #1
 8003f00:	9304      	str	r3, [sp, #16]
 8003f02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f06:	4826      	ldr	r0, [pc, #152]	; (8003fa0 <_svfiprintf_r+0x1f0>)
 8003f08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f0c:	2206      	movs	r2, #6
 8003f0e:	f7fc f96f 	bl	80001f0 <memchr>
 8003f12:	2800      	cmp	r0, #0
 8003f14:	d038      	beq.n	8003f88 <_svfiprintf_r+0x1d8>
 8003f16:	4b23      	ldr	r3, [pc, #140]	; (8003fa4 <_svfiprintf_r+0x1f4>)
 8003f18:	bb1b      	cbnz	r3, 8003f62 <_svfiprintf_r+0x1b2>
 8003f1a:	9b03      	ldr	r3, [sp, #12]
 8003f1c:	3307      	adds	r3, #7
 8003f1e:	f023 0307 	bic.w	r3, r3, #7
 8003f22:	3308      	adds	r3, #8
 8003f24:	9303      	str	r3, [sp, #12]
 8003f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f28:	4433      	add	r3, r6
 8003f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8003f2c:	e767      	b.n	8003dfe <_svfiprintf_r+0x4e>
 8003f2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f32:	460c      	mov	r4, r1
 8003f34:	2001      	movs	r0, #1
 8003f36:	e7a5      	b.n	8003e84 <_svfiprintf_r+0xd4>
 8003f38:	2300      	movs	r3, #0
 8003f3a:	3401      	adds	r4, #1
 8003f3c:	9305      	str	r3, [sp, #20]
 8003f3e:	4619      	mov	r1, r3
 8003f40:	f04f 0c0a 	mov.w	ip, #10
 8003f44:	4620      	mov	r0, r4
 8003f46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f4a:	3a30      	subs	r2, #48	; 0x30
 8003f4c:	2a09      	cmp	r2, #9
 8003f4e:	d903      	bls.n	8003f58 <_svfiprintf_r+0x1a8>
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d0c5      	beq.n	8003ee0 <_svfiprintf_r+0x130>
 8003f54:	9105      	str	r1, [sp, #20]
 8003f56:	e7c3      	b.n	8003ee0 <_svfiprintf_r+0x130>
 8003f58:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f5c:	4604      	mov	r4, r0
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e7f0      	b.n	8003f44 <_svfiprintf_r+0x194>
 8003f62:	ab03      	add	r3, sp, #12
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	462a      	mov	r2, r5
 8003f68:	4b0f      	ldr	r3, [pc, #60]	; (8003fa8 <_svfiprintf_r+0x1f8>)
 8003f6a:	a904      	add	r1, sp, #16
 8003f6c:	4638      	mov	r0, r7
 8003f6e:	f3af 8000 	nop.w
 8003f72:	1c42      	adds	r2, r0, #1
 8003f74:	4606      	mov	r6, r0
 8003f76:	d1d6      	bne.n	8003f26 <_svfiprintf_r+0x176>
 8003f78:	89ab      	ldrh	r3, [r5, #12]
 8003f7a:	065b      	lsls	r3, r3, #25
 8003f7c:	f53f af2c 	bmi.w	8003dd8 <_svfiprintf_r+0x28>
 8003f80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003f82:	b01d      	add	sp, #116	; 0x74
 8003f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f88:	ab03      	add	r3, sp, #12
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	462a      	mov	r2, r5
 8003f8e:	4b06      	ldr	r3, [pc, #24]	; (8003fa8 <_svfiprintf_r+0x1f8>)
 8003f90:	a904      	add	r1, sp, #16
 8003f92:	4638      	mov	r0, r7
 8003f94:	f000 f9d4 	bl	8004340 <_printf_i>
 8003f98:	e7eb      	b.n	8003f72 <_svfiprintf_r+0x1c2>
 8003f9a:	bf00      	nop
 8003f9c:	08004fe8 	.word	0x08004fe8
 8003fa0:	08004ff2 	.word	0x08004ff2
 8003fa4:	00000000 	.word	0x00000000
 8003fa8:	08003cf9 	.word	0x08003cf9
 8003fac:	08004fee 	.word	0x08004fee

08003fb0 <__sfputc_r>:
 8003fb0:	6893      	ldr	r3, [r2, #8]
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	b410      	push	{r4}
 8003fb8:	6093      	str	r3, [r2, #8]
 8003fba:	da08      	bge.n	8003fce <__sfputc_r+0x1e>
 8003fbc:	6994      	ldr	r4, [r2, #24]
 8003fbe:	42a3      	cmp	r3, r4
 8003fc0:	db01      	blt.n	8003fc6 <__sfputc_r+0x16>
 8003fc2:	290a      	cmp	r1, #10
 8003fc4:	d103      	bne.n	8003fce <__sfputc_r+0x1e>
 8003fc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fca:	f000 baef 	b.w	80045ac <__swbuf_r>
 8003fce:	6813      	ldr	r3, [r2, #0]
 8003fd0:	1c58      	adds	r0, r3, #1
 8003fd2:	6010      	str	r0, [r2, #0]
 8003fd4:	7019      	strb	r1, [r3, #0]
 8003fd6:	4608      	mov	r0, r1
 8003fd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <__sfputs_r>:
 8003fde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fe0:	4606      	mov	r6, r0
 8003fe2:	460f      	mov	r7, r1
 8003fe4:	4614      	mov	r4, r2
 8003fe6:	18d5      	adds	r5, r2, r3
 8003fe8:	42ac      	cmp	r4, r5
 8003fea:	d101      	bne.n	8003ff0 <__sfputs_r+0x12>
 8003fec:	2000      	movs	r0, #0
 8003fee:	e007      	b.n	8004000 <__sfputs_r+0x22>
 8003ff0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ff4:	463a      	mov	r2, r7
 8003ff6:	4630      	mov	r0, r6
 8003ff8:	f7ff ffda 	bl	8003fb0 <__sfputc_r>
 8003ffc:	1c43      	adds	r3, r0, #1
 8003ffe:	d1f3      	bne.n	8003fe8 <__sfputs_r+0xa>
 8004000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004004 <_vfiprintf_r>:
 8004004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004008:	460d      	mov	r5, r1
 800400a:	b09d      	sub	sp, #116	; 0x74
 800400c:	4614      	mov	r4, r2
 800400e:	4698      	mov	r8, r3
 8004010:	4606      	mov	r6, r0
 8004012:	b118      	cbz	r0, 800401c <_vfiprintf_r+0x18>
 8004014:	6983      	ldr	r3, [r0, #24]
 8004016:	b90b      	cbnz	r3, 800401c <_vfiprintf_r+0x18>
 8004018:	f000 fcaa 	bl	8004970 <__sinit>
 800401c:	4b89      	ldr	r3, [pc, #548]	; (8004244 <_vfiprintf_r+0x240>)
 800401e:	429d      	cmp	r5, r3
 8004020:	d11b      	bne.n	800405a <_vfiprintf_r+0x56>
 8004022:	6875      	ldr	r5, [r6, #4]
 8004024:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004026:	07d9      	lsls	r1, r3, #31
 8004028:	d405      	bmi.n	8004036 <_vfiprintf_r+0x32>
 800402a:	89ab      	ldrh	r3, [r5, #12]
 800402c:	059a      	lsls	r2, r3, #22
 800402e:	d402      	bmi.n	8004036 <_vfiprintf_r+0x32>
 8004030:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004032:	f000 fd3b 	bl	8004aac <__retarget_lock_acquire_recursive>
 8004036:	89ab      	ldrh	r3, [r5, #12]
 8004038:	071b      	lsls	r3, r3, #28
 800403a:	d501      	bpl.n	8004040 <_vfiprintf_r+0x3c>
 800403c:	692b      	ldr	r3, [r5, #16]
 800403e:	b9eb      	cbnz	r3, 800407c <_vfiprintf_r+0x78>
 8004040:	4629      	mov	r1, r5
 8004042:	4630      	mov	r0, r6
 8004044:	f000 fb04 	bl	8004650 <__swsetup_r>
 8004048:	b1c0      	cbz	r0, 800407c <_vfiprintf_r+0x78>
 800404a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800404c:	07dc      	lsls	r4, r3, #31
 800404e:	d50e      	bpl.n	800406e <_vfiprintf_r+0x6a>
 8004050:	f04f 30ff 	mov.w	r0, #4294967295
 8004054:	b01d      	add	sp, #116	; 0x74
 8004056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800405a:	4b7b      	ldr	r3, [pc, #492]	; (8004248 <_vfiprintf_r+0x244>)
 800405c:	429d      	cmp	r5, r3
 800405e:	d101      	bne.n	8004064 <_vfiprintf_r+0x60>
 8004060:	68b5      	ldr	r5, [r6, #8]
 8004062:	e7df      	b.n	8004024 <_vfiprintf_r+0x20>
 8004064:	4b79      	ldr	r3, [pc, #484]	; (800424c <_vfiprintf_r+0x248>)
 8004066:	429d      	cmp	r5, r3
 8004068:	bf08      	it	eq
 800406a:	68f5      	ldreq	r5, [r6, #12]
 800406c:	e7da      	b.n	8004024 <_vfiprintf_r+0x20>
 800406e:	89ab      	ldrh	r3, [r5, #12]
 8004070:	0598      	lsls	r0, r3, #22
 8004072:	d4ed      	bmi.n	8004050 <_vfiprintf_r+0x4c>
 8004074:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004076:	f000 fd1a 	bl	8004aae <__retarget_lock_release_recursive>
 800407a:	e7e9      	b.n	8004050 <_vfiprintf_r+0x4c>
 800407c:	2300      	movs	r3, #0
 800407e:	9309      	str	r3, [sp, #36]	; 0x24
 8004080:	2320      	movs	r3, #32
 8004082:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004086:	f8cd 800c 	str.w	r8, [sp, #12]
 800408a:	2330      	movs	r3, #48	; 0x30
 800408c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004250 <_vfiprintf_r+0x24c>
 8004090:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004094:	f04f 0901 	mov.w	r9, #1
 8004098:	4623      	mov	r3, r4
 800409a:	469a      	mov	sl, r3
 800409c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040a0:	b10a      	cbz	r2, 80040a6 <_vfiprintf_r+0xa2>
 80040a2:	2a25      	cmp	r2, #37	; 0x25
 80040a4:	d1f9      	bne.n	800409a <_vfiprintf_r+0x96>
 80040a6:	ebba 0b04 	subs.w	fp, sl, r4
 80040aa:	d00b      	beq.n	80040c4 <_vfiprintf_r+0xc0>
 80040ac:	465b      	mov	r3, fp
 80040ae:	4622      	mov	r2, r4
 80040b0:	4629      	mov	r1, r5
 80040b2:	4630      	mov	r0, r6
 80040b4:	f7ff ff93 	bl	8003fde <__sfputs_r>
 80040b8:	3001      	adds	r0, #1
 80040ba:	f000 80aa 	beq.w	8004212 <_vfiprintf_r+0x20e>
 80040be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80040c0:	445a      	add	r2, fp
 80040c2:	9209      	str	r2, [sp, #36]	; 0x24
 80040c4:	f89a 3000 	ldrb.w	r3, [sl]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f000 80a2 	beq.w	8004212 <_vfiprintf_r+0x20e>
 80040ce:	2300      	movs	r3, #0
 80040d0:	f04f 32ff 	mov.w	r2, #4294967295
 80040d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80040d8:	f10a 0a01 	add.w	sl, sl, #1
 80040dc:	9304      	str	r3, [sp, #16]
 80040de:	9307      	str	r3, [sp, #28]
 80040e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80040e4:	931a      	str	r3, [sp, #104]	; 0x68
 80040e6:	4654      	mov	r4, sl
 80040e8:	2205      	movs	r2, #5
 80040ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040ee:	4858      	ldr	r0, [pc, #352]	; (8004250 <_vfiprintf_r+0x24c>)
 80040f0:	f7fc f87e 	bl	80001f0 <memchr>
 80040f4:	9a04      	ldr	r2, [sp, #16]
 80040f6:	b9d8      	cbnz	r0, 8004130 <_vfiprintf_r+0x12c>
 80040f8:	06d1      	lsls	r1, r2, #27
 80040fa:	bf44      	itt	mi
 80040fc:	2320      	movmi	r3, #32
 80040fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004102:	0713      	lsls	r3, r2, #28
 8004104:	bf44      	itt	mi
 8004106:	232b      	movmi	r3, #43	; 0x2b
 8004108:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800410c:	f89a 3000 	ldrb.w	r3, [sl]
 8004110:	2b2a      	cmp	r3, #42	; 0x2a
 8004112:	d015      	beq.n	8004140 <_vfiprintf_r+0x13c>
 8004114:	9a07      	ldr	r2, [sp, #28]
 8004116:	4654      	mov	r4, sl
 8004118:	2000      	movs	r0, #0
 800411a:	f04f 0c0a 	mov.w	ip, #10
 800411e:	4621      	mov	r1, r4
 8004120:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004124:	3b30      	subs	r3, #48	; 0x30
 8004126:	2b09      	cmp	r3, #9
 8004128:	d94e      	bls.n	80041c8 <_vfiprintf_r+0x1c4>
 800412a:	b1b0      	cbz	r0, 800415a <_vfiprintf_r+0x156>
 800412c:	9207      	str	r2, [sp, #28]
 800412e:	e014      	b.n	800415a <_vfiprintf_r+0x156>
 8004130:	eba0 0308 	sub.w	r3, r0, r8
 8004134:	fa09 f303 	lsl.w	r3, r9, r3
 8004138:	4313      	orrs	r3, r2
 800413a:	9304      	str	r3, [sp, #16]
 800413c:	46a2      	mov	sl, r4
 800413e:	e7d2      	b.n	80040e6 <_vfiprintf_r+0xe2>
 8004140:	9b03      	ldr	r3, [sp, #12]
 8004142:	1d19      	adds	r1, r3, #4
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	9103      	str	r1, [sp, #12]
 8004148:	2b00      	cmp	r3, #0
 800414a:	bfbb      	ittet	lt
 800414c:	425b      	neglt	r3, r3
 800414e:	f042 0202 	orrlt.w	r2, r2, #2
 8004152:	9307      	strge	r3, [sp, #28]
 8004154:	9307      	strlt	r3, [sp, #28]
 8004156:	bfb8      	it	lt
 8004158:	9204      	strlt	r2, [sp, #16]
 800415a:	7823      	ldrb	r3, [r4, #0]
 800415c:	2b2e      	cmp	r3, #46	; 0x2e
 800415e:	d10c      	bne.n	800417a <_vfiprintf_r+0x176>
 8004160:	7863      	ldrb	r3, [r4, #1]
 8004162:	2b2a      	cmp	r3, #42	; 0x2a
 8004164:	d135      	bne.n	80041d2 <_vfiprintf_r+0x1ce>
 8004166:	9b03      	ldr	r3, [sp, #12]
 8004168:	1d1a      	adds	r2, r3, #4
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	9203      	str	r2, [sp, #12]
 800416e:	2b00      	cmp	r3, #0
 8004170:	bfb8      	it	lt
 8004172:	f04f 33ff 	movlt.w	r3, #4294967295
 8004176:	3402      	adds	r4, #2
 8004178:	9305      	str	r3, [sp, #20]
 800417a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004260 <_vfiprintf_r+0x25c>
 800417e:	7821      	ldrb	r1, [r4, #0]
 8004180:	2203      	movs	r2, #3
 8004182:	4650      	mov	r0, sl
 8004184:	f7fc f834 	bl	80001f0 <memchr>
 8004188:	b140      	cbz	r0, 800419c <_vfiprintf_r+0x198>
 800418a:	2340      	movs	r3, #64	; 0x40
 800418c:	eba0 000a 	sub.w	r0, r0, sl
 8004190:	fa03 f000 	lsl.w	r0, r3, r0
 8004194:	9b04      	ldr	r3, [sp, #16]
 8004196:	4303      	orrs	r3, r0
 8004198:	3401      	adds	r4, #1
 800419a:	9304      	str	r3, [sp, #16]
 800419c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041a0:	482c      	ldr	r0, [pc, #176]	; (8004254 <_vfiprintf_r+0x250>)
 80041a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80041a6:	2206      	movs	r2, #6
 80041a8:	f7fc f822 	bl	80001f0 <memchr>
 80041ac:	2800      	cmp	r0, #0
 80041ae:	d03f      	beq.n	8004230 <_vfiprintf_r+0x22c>
 80041b0:	4b29      	ldr	r3, [pc, #164]	; (8004258 <_vfiprintf_r+0x254>)
 80041b2:	bb1b      	cbnz	r3, 80041fc <_vfiprintf_r+0x1f8>
 80041b4:	9b03      	ldr	r3, [sp, #12]
 80041b6:	3307      	adds	r3, #7
 80041b8:	f023 0307 	bic.w	r3, r3, #7
 80041bc:	3308      	adds	r3, #8
 80041be:	9303      	str	r3, [sp, #12]
 80041c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041c2:	443b      	add	r3, r7
 80041c4:	9309      	str	r3, [sp, #36]	; 0x24
 80041c6:	e767      	b.n	8004098 <_vfiprintf_r+0x94>
 80041c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80041cc:	460c      	mov	r4, r1
 80041ce:	2001      	movs	r0, #1
 80041d0:	e7a5      	b.n	800411e <_vfiprintf_r+0x11a>
 80041d2:	2300      	movs	r3, #0
 80041d4:	3401      	adds	r4, #1
 80041d6:	9305      	str	r3, [sp, #20]
 80041d8:	4619      	mov	r1, r3
 80041da:	f04f 0c0a 	mov.w	ip, #10
 80041de:	4620      	mov	r0, r4
 80041e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041e4:	3a30      	subs	r2, #48	; 0x30
 80041e6:	2a09      	cmp	r2, #9
 80041e8:	d903      	bls.n	80041f2 <_vfiprintf_r+0x1ee>
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d0c5      	beq.n	800417a <_vfiprintf_r+0x176>
 80041ee:	9105      	str	r1, [sp, #20]
 80041f0:	e7c3      	b.n	800417a <_vfiprintf_r+0x176>
 80041f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80041f6:	4604      	mov	r4, r0
 80041f8:	2301      	movs	r3, #1
 80041fa:	e7f0      	b.n	80041de <_vfiprintf_r+0x1da>
 80041fc:	ab03      	add	r3, sp, #12
 80041fe:	9300      	str	r3, [sp, #0]
 8004200:	462a      	mov	r2, r5
 8004202:	4b16      	ldr	r3, [pc, #88]	; (800425c <_vfiprintf_r+0x258>)
 8004204:	a904      	add	r1, sp, #16
 8004206:	4630      	mov	r0, r6
 8004208:	f3af 8000 	nop.w
 800420c:	4607      	mov	r7, r0
 800420e:	1c78      	adds	r0, r7, #1
 8004210:	d1d6      	bne.n	80041c0 <_vfiprintf_r+0x1bc>
 8004212:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004214:	07d9      	lsls	r1, r3, #31
 8004216:	d405      	bmi.n	8004224 <_vfiprintf_r+0x220>
 8004218:	89ab      	ldrh	r3, [r5, #12]
 800421a:	059a      	lsls	r2, r3, #22
 800421c:	d402      	bmi.n	8004224 <_vfiprintf_r+0x220>
 800421e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004220:	f000 fc45 	bl	8004aae <__retarget_lock_release_recursive>
 8004224:	89ab      	ldrh	r3, [r5, #12]
 8004226:	065b      	lsls	r3, r3, #25
 8004228:	f53f af12 	bmi.w	8004050 <_vfiprintf_r+0x4c>
 800422c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800422e:	e711      	b.n	8004054 <_vfiprintf_r+0x50>
 8004230:	ab03      	add	r3, sp, #12
 8004232:	9300      	str	r3, [sp, #0]
 8004234:	462a      	mov	r2, r5
 8004236:	4b09      	ldr	r3, [pc, #36]	; (800425c <_vfiprintf_r+0x258>)
 8004238:	a904      	add	r1, sp, #16
 800423a:	4630      	mov	r0, r6
 800423c:	f000 f880 	bl	8004340 <_printf_i>
 8004240:	e7e4      	b.n	800420c <_vfiprintf_r+0x208>
 8004242:	bf00      	nop
 8004244:	0800503c 	.word	0x0800503c
 8004248:	0800505c 	.word	0x0800505c
 800424c:	0800501c 	.word	0x0800501c
 8004250:	08004fe8 	.word	0x08004fe8
 8004254:	08004ff2 	.word	0x08004ff2
 8004258:	00000000 	.word	0x00000000
 800425c:	08003fdf 	.word	0x08003fdf
 8004260:	08004fee 	.word	0x08004fee

08004264 <_printf_common>:
 8004264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004268:	4616      	mov	r6, r2
 800426a:	4699      	mov	r9, r3
 800426c:	688a      	ldr	r2, [r1, #8]
 800426e:	690b      	ldr	r3, [r1, #16]
 8004270:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004274:	4293      	cmp	r3, r2
 8004276:	bfb8      	it	lt
 8004278:	4613      	movlt	r3, r2
 800427a:	6033      	str	r3, [r6, #0]
 800427c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004280:	4607      	mov	r7, r0
 8004282:	460c      	mov	r4, r1
 8004284:	b10a      	cbz	r2, 800428a <_printf_common+0x26>
 8004286:	3301      	adds	r3, #1
 8004288:	6033      	str	r3, [r6, #0]
 800428a:	6823      	ldr	r3, [r4, #0]
 800428c:	0699      	lsls	r1, r3, #26
 800428e:	bf42      	ittt	mi
 8004290:	6833      	ldrmi	r3, [r6, #0]
 8004292:	3302      	addmi	r3, #2
 8004294:	6033      	strmi	r3, [r6, #0]
 8004296:	6825      	ldr	r5, [r4, #0]
 8004298:	f015 0506 	ands.w	r5, r5, #6
 800429c:	d106      	bne.n	80042ac <_printf_common+0x48>
 800429e:	f104 0a19 	add.w	sl, r4, #25
 80042a2:	68e3      	ldr	r3, [r4, #12]
 80042a4:	6832      	ldr	r2, [r6, #0]
 80042a6:	1a9b      	subs	r3, r3, r2
 80042a8:	42ab      	cmp	r3, r5
 80042aa:	dc26      	bgt.n	80042fa <_printf_common+0x96>
 80042ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80042b0:	1e13      	subs	r3, r2, #0
 80042b2:	6822      	ldr	r2, [r4, #0]
 80042b4:	bf18      	it	ne
 80042b6:	2301      	movne	r3, #1
 80042b8:	0692      	lsls	r2, r2, #26
 80042ba:	d42b      	bmi.n	8004314 <_printf_common+0xb0>
 80042bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80042c0:	4649      	mov	r1, r9
 80042c2:	4638      	mov	r0, r7
 80042c4:	47c0      	blx	r8
 80042c6:	3001      	adds	r0, #1
 80042c8:	d01e      	beq.n	8004308 <_printf_common+0xa4>
 80042ca:	6823      	ldr	r3, [r4, #0]
 80042cc:	68e5      	ldr	r5, [r4, #12]
 80042ce:	6832      	ldr	r2, [r6, #0]
 80042d0:	f003 0306 	and.w	r3, r3, #6
 80042d4:	2b04      	cmp	r3, #4
 80042d6:	bf08      	it	eq
 80042d8:	1aad      	subeq	r5, r5, r2
 80042da:	68a3      	ldr	r3, [r4, #8]
 80042dc:	6922      	ldr	r2, [r4, #16]
 80042de:	bf0c      	ite	eq
 80042e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042e4:	2500      	movne	r5, #0
 80042e6:	4293      	cmp	r3, r2
 80042e8:	bfc4      	itt	gt
 80042ea:	1a9b      	subgt	r3, r3, r2
 80042ec:	18ed      	addgt	r5, r5, r3
 80042ee:	2600      	movs	r6, #0
 80042f0:	341a      	adds	r4, #26
 80042f2:	42b5      	cmp	r5, r6
 80042f4:	d11a      	bne.n	800432c <_printf_common+0xc8>
 80042f6:	2000      	movs	r0, #0
 80042f8:	e008      	b.n	800430c <_printf_common+0xa8>
 80042fa:	2301      	movs	r3, #1
 80042fc:	4652      	mov	r2, sl
 80042fe:	4649      	mov	r1, r9
 8004300:	4638      	mov	r0, r7
 8004302:	47c0      	blx	r8
 8004304:	3001      	adds	r0, #1
 8004306:	d103      	bne.n	8004310 <_printf_common+0xac>
 8004308:	f04f 30ff 	mov.w	r0, #4294967295
 800430c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004310:	3501      	adds	r5, #1
 8004312:	e7c6      	b.n	80042a2 <_printf_common+0x3e>
 8004314:	18e1      	adds	r1, r4, r3
 8004316:	1c5a      	adds	r2, r3, #1
 8004318:	2030      	movs	r0, #48	; 0x30
 800431a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800431e:	4422      	add	r2, r4
 8004320:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004324:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004328:	3302      	adds	r3, #2
 800432a:	e7c7      	b.n	80042bc <_printf_common+0x58>
 800432c:	2301      	movs	r3, #1
 800432e:	4622      	mov	r2, r4
 8004330:	4649      	mov	r1, r9
 8004332:	4638      	mov	r0, r7
 8004334:	47c0      	blx	r8
 8004336:	3001      	adds	r0, #1
 8004338:	d0e6      	beq.n	8004308 <_printf_common+0xa4>
 800433a:	3601      	adds	r6, #1
 800433c:	e7d9      	b.n	80042f2 <_printf_common+0x8e>
	...

08004340 <_printf_i>:
 8004340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004344:	7e0f      	ldrb	r7, [r1, #24]
 8004346:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004348:	2f78      	cmp	r7, #120	; 0x78
 800434a:	4691      	mov	r9, r2
 800434c:	4680      	mov	r8, r0
 800434e:	460c      	mov	r4, r1
 8004350:	469a      	mov	sl, r3
 8004352:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004356:	d807      	bhi.n	8004368 <_printf_i+0x28>
 8004358:	2f62      	cmp	r7, #98	; 0x62
 800435a:	d80a      	bhi.n	8004372 <_printf_i+0x32>
 800435c:	2f00      	cmp	r7, #0
 800435e:	f000 80d8 	beq.w	8004512 <_printf_i+0x1d2>
 8004362:	2f58      	cmp	r7, #88	; 0x58
 8004364:	f000 80a3 	beq.w	80044ae <_printf_i+0x16e>
 8004368:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800436c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004370:	e03a      	b.n	80043e8 <_printf_i+0xa8>
 8004372:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004376:	2b15      	cmp	r3, #21
 8004378:	d8f6      	bhi.n	8004368 <_printf_i+0x28>
 800437a:	a101      	add	r1, pc, #4	; (adr r1, 8004380 <_printf_i+0x40>)
 800437c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004380:	080043d9 	.word	0x080043d9
 8004384:	080043ed 	.word	0x080043ed
 8004388:	08004369 	.word	0x08004369
 800438c:	08004369 	.word	0x08004369
 8004390:	08004369 	.word	0x08004369
 8004394:	08004369 	.word	0x08004369
 8004398:	080043ed 	.word	0x080043ed
 800439c:	08004369 	.word	0x08004369
 80043a0:	08004369 	.word	0x08004369
 80043a4:	08004369 	.word	0x08004369
 80043a8:	08004369 	.word	0x08004369
 80043ac:	080044f9 	.word	0x080044f9
 80043b0:	0800441d 	.word	0x0800441d
 80043b4:	080044db 	.word	0x080044db
 80043b8:	08004369 	.word	0x08004369
 80043bc:	08004369 	.word	0x08004369
 80043c0:	0800451b 	.word	0x0800451b
 80043c4:	08004369 	.word	0x08004369
 80043c8:	0800441d 	.word	0x0800441d
 80043cc:	08004369 	.word	0x08004369
 80043d0:	08004369 	.word	0x08004369
 80043d4:	080044e3 	.word	0x080044e3
 80043d8:	682b      	ldr	r3, [r5, #0]
 80043da:	1d1a      	adds	r2, r3, #4
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	602a      	str	r2, [r5, #0]
 80043e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043e8:	2301      	movs	r3, #1
 80043ea:	e0a3      	b.n	8004534 <_printf_i+0x1f4>
 80043ec:	6820      	ldr	r0, [r4, #0]
 80043ee:	6829      	ldr	r1, [r5, #0]
 80043f0:	0606      	lsls	r6, r0, #24
 80043f2:	f101 0304 	add.w	r3, r1, #4
 80043f6:	d50a      	bpl.n	800440e <_printf_i+0xce>
 80043f8:	680e      	ldr	r6, [r1, #0]
 80043fa:	602b      	str	r3, [r5, #0]
 80043fc:	2e00      	cmp	r6, #0
 80043fe:	da03      	bge.n	8004408 <_printf_i+0xc8>
 8004400:	232d      	movs	r3, #45	; 0x2d
 8004402:	4276      	negs	r6, r6
 8004404:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004408:	485e      	ldr	r0, [pc, #376]	; (8004584 <_printf_i+0x244>)
 800440a:	230a      	movs	r3, #10
 800440c:	e019      	b.n	8004442 <_printf_i+0x102>
 800440e:	680e      	ldr	r6, [r1, #0]
 8004410:	602b      	str	r3, [r5, #0]
 8004412:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004416:	bf18      	it	ne
 8004418:	b236      	sxthne	r6, r6
 800441a:	e7ef      	b.n	80043fc <_printf_i+0xbc>
 800441c:	682b      	ldr	r3, [r5, #0]
 800441e:	6820      	ldr	r0, [r4, #0]
 8004420:	1d19      	adds	r1, r3, #4
 8004422:	6029      	str	r1, [r5, #0]
 8004424:	0601      	lsls	r1, r0, #24
 8004426:	d501      	bpl.n	800442c <_printf_i+0xec>
 8004428:	681e      	ldr	r6, [r3, #0]
 800442a:	e002      	b.n	8004432 <_printf_i+0xf2>
 800442c:	0646      	lsls	r6, r0, #25
 800442e:	d5fb      	bpl.n	8004428 <_printf_i+0xe8>
 8004430:	881e      	ldrh	r6, [r3, #0]
 8004432:	4854      	ldr	r0, [pc, #336]	; (8004584 <_printf_i+0x244>)
 8004434:	2f6f      	cmp	r7, #111	; 0x6f
 8004436:	bf0c      	ite	eq
 8004438:	2308      	moveq	r3, #8
 800443a:	230a      	movne	r3, #10
 800443c:	2100      	movs	r1, #0
 800443e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004442:	6865      	ldr	r5, [r4, #4]
 8004444:	60a5      	str	r5, [r4, #8]
 8004446:	2d00      	cmp	r5, #0
 8004448:	bfa2      	ittt	ge
 800444a:	6821      	ldrge	r1, [r4, #0]
 800444c:	f021 0104 	bicge.w	r1, r1, #4
 8004450:	6021      	strge	r1, [r4, #0]
 8004452:	b90e      	cbnz	r6, 8004458 <_printf_i+0x118>
 8004454:	2d00      	cmp	r5, #0
 8004456:	d04d      	beq.n	80044f4 <_printf_i+0x1b4>
 8004458:	4615      	mov	r5, r2
 800445a:	fbb6 f1f3 	udiv	r1, r6, r3
 800445e:	fb03 6711 	mls	r7, r3, r1, r6
 8004462:	5dc7      	ldrb	r7, [r0, r7]
 8004464:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004468:	4637      	mov	r7, r6
 800446a:	42bb      	cmp	r3, r7
 800446c:	460e      	mov	r6, r1
 800446e:	d9f4      	bls.n	800445a <_printf_i+0x11a>
 8004470:	2b08      	cmp	r3, #8
 8004472:	d10b      	bne.n	800448c <_printf_i+0x14c>
 8004474:	6823      	ldr	r3, [r4, #0]
 8004476:	07de      	lsls	r6, r3, #31
 8004478:	d508      	bpl.n	800448c <_printf_i+0x14c>
 800447a:	6923      	ldr	r3, [r4, #16]
 800447c:	6861      	ldr	r1, [r4, #4]
 800447e:	4299      	cmp	r1, r3
 8004480:	bfde      	ittt	le
 8004482:	2330      	movle	r3, #48	; 0x30
 8004484:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004488:	f105 35ff 	addle.w	r5, r5, #4294967295
 800448c:	1b52      	subs	r2, r2, r5
 800448e:	6122      	str	r2, [r4, #16]
 8004490:	f8cd a000 	str.w	sl, [sp]
 8004494:	464b      	mov	r3, r9
 8004496:	aa03      	add	r2, sp, #12
 8004498:	4621      	mov	r1, r4
 800449a:	4640      	mov	r0, r8
 800449c:	f7ff fee2 	bl	8004264 <_printf_common>
 80044a0:	3001      	adds	r0, #1
 80044a2:	d14c      	bne.n	800453e <_printf_i+0x1fe>
 80044a4:	f04f 30ff 	mov.w	r0, #4294967295
 80044a8:	b004      	add	sp, #16
 80044aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044ae:	4835      	ldr	r0, [pc, #212]	; (8004584 <_printf_i+0x244>)
 80044b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80044b4:	6829      	ldr	r1, [r5, #0]
 80044b6:	6823      	ldr	r3, [r4, #0]
 80044b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80044bc:	6029      	str	r1, [r5, #0]
 80044be:	061d      	lsls	r5, r3, #24
 80044c0:	d514      	bpl.n	80044ec <_printf_i+0x1ac>
 80044c2:	07df      	lsls	r7, r3, #31
 80044c4:	bf44      	itt	mi
 80044c6:	f043 0320 	orrmi.w	r3, r3, #32
 80044ca:	6023      	strmi	r3, [r4, #0]
 80044cc:	b91e      	cbnz	r6, 80044d6 <_printf_i+0x196>
 80044ce:	6823      	ldr	r3, [r4, #0]
 80044d0:	f023 0320 	bic.w	r3, r3, #32
 80044d4:	6023      	str	r3, [r4, #0]
 80044d6:	2310      	movs	r3, #16
 80044d8:	e7b0      	b.n	800443c <_printf_i+0xfc>
 80044da:	6823      	ldr	r3, [r4, #0]
 80044dc:	f043 0320 	orr.w	r3, r3, #32
 80044e0:	6023      	str	r3, [r4, #0]
 80044e2:	2378      	movs	r3, #120	; 0x78
 80044e4:	4828      	ldr	r0, [pc, #160]	; (8004588 <_printf_i+0x248>)
 80044e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80044ea:	e7e3      	b.n	80044b4 <_printf_i+0x174>
 80044ec:	0659      	lsls	r1, r3, #25
 80044ee:	bf48      	it	mi
 80044f0:	b2b6      	uxthmi	r6, r6
 80044f2:	e7e6      	b.n	80044c2 <_printf_i+0x182>
 80044f4:	4615      	mov	r5, r2
 80044f6:	e7bb      	b.n	8004470 <_printf_i+0x130>
 80044f8:	682b      	ldr	r3, [r5, #0]
 80044fa:	6826      	ldr	r6, [r4, #0]
 80044fc:	6961      	ldr	r1, [r4, #20]
 80044fe:	1d18      	adds	r0, r3, #4
 8004500:	6028      	str	r0, [r5, #0]
 8004502:	0635      	lsls	r5, r6, #24
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	d501      	bpl.n	800450c <_printf_i+0x1cc>
 8004508:	6019      	str	r1, [r3, #0]
 800450a:	e002      	b.n	8004512 <_printf_i+0x1d2>
 800450c:	0670      	lsls	r0, r6, #25
 800450e:	d5fb      	bpl.n	8004508 <_printf_i+0x1c8>
 8004510:	8019      	strh	r1, [r3, #0]
 8004512:	2300      	movs	r3, #0
 8004514:	6123      	str	r3, [r4, #16]
 8004516:	4615      	mov	r5, r2
 8004518:	e7ba      	b.n	8004490 <_printf_i+0x150>
 800451a:	682b      	ldr	r3, [r5, #0]
 800451c:	1d1a      	adds	r2, r3, #4
 800451e:	602a      	str	r2, [r5, #0]
 8004520:	681d      	ldr	r5, [r3, #0]
 8004522:	6862      	ldr	r2, [r4, #4]
 8004524:	2100      	movs	r1, #0
 8004526:	4628      	mov	r0, r5
 8004528:	f7fb fe62 	bl	80001f0 <memchr>
 800452c:	b108      	cbz	r0, 8004532 <_printf_i+0x1f2>
 800452e:	1b40      	subs	r0, r0, r5
 8004530:	6060      	str	r0, [r4, #4]
 8004532:	6863      	ldr	r3, [r4, #4]
 8004534:	6123      	str	r3, [r4, #16]
 8004536:	2300      	movs	r3, #0
 8004538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800453c:	e7a8      	b.n	8004490 <_printf_i+0x150>
 800453e:	6923      	ldr	r3, [r4, #16]
 8004540:	462a      	mov	r2, r5
 8004542:	4649      	mov	r1, r9
 8004544:	4640      	mov	r0, r8
 8004546:	47d0      	blx	sl
 8004548:	3001      	adds	r0, #1
 800454a:	d0ab      	beq.n	80044a4 <_printf_i+0x164>
 800454c:	6823      	ldr	r3, [r4, #0]
 800454e:	079b      	lsls	r3, r3, #30
 8004550:	d413      	bmi.n	800457a <_printf_i+0x23a>
 8004552:	68e0      	ldr	r0, [r4, #12]
 8004554:	9b03      	ldr	r3, [sp, #12]
 8004556:	4298      	cmp	r0, r3
 8004558:	bfb8      	it	lt
 800455a:	4618      	movlt	r0, r3
 800455c:	e7a4      	b.n	80044a8 <_printf_i+0x168>
 800455e:	2301      	movs	r3, #1
 8004560:	4632      	mov	r2, r6
 8004562:	4649      	mov	r1, r9
 8004564:	4640      	mov	r0, r8
 8004566:	47d0      	blx	sl
 8004568:	3001      	adds	r0, #1
 800456a:	d09b      	beq.n	80044a4 <_printf_i+0x164>
 800456c:	3501      	adds	r5, #1
 800456e:	68e3      	ldr	r3, [r4, #12]
 8004570:	9903      	ldr	r1, [sp, #12]
 8004572:	1a5b      	subs	r3, r3, r1
 8004574:	42ab      	cmp	r3, r5
 8004576:	dcf2      	bgt.n	800455e <_printf_i+0x21e>
 8004578:	e7eb      	b.n	8004552 <_printf_i+0x212>
 800457a:	2500      	movs	r5, #0
 800457c:	f104 0619 	add.w	r6, r4, #25
 8004580:	e7f5      	b.n	800456e <_printf_i+0x22e>
 8004582:	bf00      	nop
 8004584:	08004ff9 	.word	0x08004ff9
 8004588:	0800500a 	.word	0x0800500a

0800458c <_sbrk_r>:
 800458c:	b538      	push	{r3, r4, r5, lr}
 800458e:	4d06      	ldr	r5, [pc, #24]	; (80045a8 <_sbrk_r+0x1c>)
 8004590:	2300      	movs	r3, #0
 8004592:	4604      	mov	r4, r0
 8004594:	4608      	mov	r0, r1
 8004596:	602b      	str	r3, [r5, #0]
 8004598:	f7fc fbb0 	bl	8000cfc <_sbrk>
 800459c:	1c43      	adds	r3, r0, #1
 800459e:	d102      	bne.n	80045a6 <_sbrk_r+0x1a>
 80045a0:	682b      	ldr	r3, [r5, #0]
 80045a2:	b103      	cbz	r3, 80045a6 <_sbrk_r+0x1a>
 80045a4:	6023      	str	r3, [r4, #0]
 80045a6:	bd38      	pop	{r3, r4, r5, pc}
 80045a8:	20000a8c 	.word	0x20000a8c

080045ac <__swbuf_r>:
 80045ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ae:	460e      	mov	r6, r1
 80045b0:	4614      	mov	r4, r2
 80045b2:	4605      	mov	r5, r0
 80045b4:	b118      	cbz	r0, 80045be <__swbuf_r+0x12>
 80045b6:	6983      	ldr	r3, [r0, #24]
 80045b8:	b90b      	cbnz	r3, 80045be <__swbuf_r+0x12>
 80045ba:	f000 f9d9 	bl	8004970 <__sinit>
 80045be:	4b21      	ldr	r3, [pc, #132]	; (8004644 <__swbuf_r+0x98>)
 80045c0:	429c      	cmp	r4, r3
 80045c2:	d12b      	bne.n	800461c <__swbuf_r+0x70>
 80045c4:	686c      	ldr	r4, [r5, #4]
 80045c6:	69a3      	ldr	r3, [r4, #24]
 80045c8:	60a3      	str	r3, [r4, #8]
 80045ca:	89a3      	ldrh	r3, [r4, #12]
 80045cc:	071a      	lsls	r2, r3, #28
 80045ce:	d52f      	bpl.n	8004630 <__swbuf_r+0x84>
 80045d0:	6923      	ldr	r3, [r4, #16]
 80045d2:	b36b      	cbz	r3, 8004630 <__swbuf_r+0x84>
 80045d4:	6923      	ldr	r3, [r4, #16]
 80045d6:	6820      	ldr	r0, [r4, #0]
 80045d8:	1ac0      	subs	r0, r0, r3
 80045da:	6963      	ldr	r3, [r4, #20]
 80045dc:	b2f6      	uxtb	r6, r6
 80045de:	4283      	cmp	r3, r0
 80045e0:	4637      	mov	r7, r6
 80045e2:	dc04      	bgt.n	80045ee <__swbuf_r+0x42>
 80045e4:	4621      	mov	r1, r4
 80045e6:	4628      	mov	r0, r5
 80045e8:	f000 f92e 	bl	8004848 <_fflush_r>
 80045ec:	bb30      	cbnz	r0, 800463c <__swbuf_r+0x90>
 80045ee:	68a3      	ldr	r3, [r4, #8]
 80045f0:	3b01      	subs	r3, #1
 80045f2:	60a3      	str	r3, [r4, #8]
 80045f4:	6823      	ldr	r3, [r4, #0]
 80045f6:	1c5a      	adds	r2, r3, #1
 80045f8:	6022      	str	r2, [r4, #0]
 80045fa:	701e      	strb	r6, [r3, #0]
 80045fc:	6963      	ldr	r3, [r4, #20]
 80045fe:	3001      	adds	r0, #1
 8004600:	4283      	cmp	r3, r0
 8004602:	d004      	beq.n	800460e <__swbuf_r+0x62>
 8004604:	89a3      	ldrh	r3, [r4, #12]
 8004606:	07db      	lsls	r3, r3, #31
 8004608:	d506      	bpl.n	8004618 <__swbuf_r+0x6c>
 800460a:	2e0a      	cmp	r6, #10
 800460c:	d104      	bne.n	8004618 <__swbuf_r+0x6c>
 800460e:	4621      	mov	r1, r4
 8004610:	4628      	mov	r0, r5
 8004612:	f000 f919 	bl	8004848 <_fflush_r>
 8004616:	b988      	cbnz	r0, 800463c <__swbuf_r+0x90>
 8004618:	4638      	mov	r0, r7
 800461a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800461c:	4b0a      	ldr	r3, [pc, #40]	; (8004648 <__swbuf_r+0x9c>)
 800461e:	429c      	cmp	r4, r3
 8004620:	d101      	bne.n	8004626 <__swbuf_r+0x7a>
 8004622:	68ac      	ldr	r4, [r5, #8]
 8004624:	e7cf      	b.n	80045c6 <__swbuf_r+0x1a>
 8004626:	4b09      	ldr	r3, [pc, #36]	; (800464c <__swbuf_r+0xa0>)
 8004628:	429c      	cmp	r4, r3
 800462a:	bf08      	it	eq
 800462c:	68ec      	ldreq	r4, [r5, #12]
 800462e:	e7ca      	b.n	80045c6 <__swbuf_r+0x1a>
 8004630:	4621      	mov	r1, r4
 8004632:	4628      	mov	r0, r5
 8004634:	f000 f80c 	bl	8004650 <__swsetup_r>
 8004638:	2800      	cmp	r0, #0
 800463a:	d0cb      	beq.n	80045d4 <__swbuf_r+0x28>
 800463c:	f04f 37ff 	mov.w	r7, #4294967295
 8004640:	e7ea      	b.n	8004618 <__swbuf_r+0x6c>
 8004642:	bf00      	nop
 8004644:	0800503c 	.word	0x0800503c
 8004648:	0800505c 	.word	0x0800505c
 800464c:	0800501c 	.word	0x0800501c

08004650 <__swsetup_r>:
 8004650:	4b32      	ldr	r3, [pc, #200]	; (800471c <__swsetup_r+0xcc>)
 8004652:	b570      	push	{r4, r5, r6, lr}
 8004654:	681d      	ldr	r5, [r3, #0]
 8004656:	4606      	mov	r6, r0
 8004658:	460c      	mov	r4, r1
 800465a:	b125      	cbz	r5, 8004666 <__swsetup_r+0x16>
 800465c:	69ab      	ldr	r3, [r5, #24]
 800465e:	b913      	cbnz	r3, 8004666 <__swsetup_r+0x16>
 8004660:	4628      	mov	r0, r5
 8004662:	f000 f985 	bl	8004970 <__sinit>
 8004666:	4b2e      	ldr	r3, [pc, #184]	; (8004720 <__swsetup_r+0xd0>)
 8004668:	429c      	cmp	r4, r3
 800466a:	d10f      	bne.n	800468c <__swsetup_r+0x3c>
 800466c:	686c      	ldr	r4, [r5, #4]
 800466e:	89a3      	ldrh	r3, [r4, #12]
 8004670:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004674:	0719      	lsls	r1, r3, #28
 8004676:	d42c      	bmi.n	80046d2 <__swsetup_r+0x82>
 8004678:	06dd      	lsls	r5, r3, #27
 800467a:	d411      	bmi.n	80046a0 <__swsetup_r+0x50>
 800467c:	2309      	movs	r3, #9
 800467e:	6033      	str	r3, [r6, #0]
 8004680:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004684:	81a3      	strh	r3, [r4, #12]
 8004686:	f04f 30ff 	mov.w	r0, #4294967295
 800468a:	e03e      	b.n	800470a <__swsetup_r+0xba>
 800468c:	4b25      	ldr	r3, [pc, #148]	; (8004724 <__swsetup_r+0xd4>)
 800468e:	429c      	cmp	r4, r3
 8004690:	d101      	bne.n	8004696 <__swsetup_r+0x46>
 8004692:	68ac      	ldr	r4, [r5, #8]
 8004694:	e7eb      	b.n	800466e <__swsetup_r+0x1e>
 8004696:	4b24      	ldr	r3, [pc, #144]	; (8004728 <__swsetup_r+0xd8>)
 8004698:	429c      	cmp	r4, r3
 800469a:	bf08      	it	eq
 800469c:	68ec      	ldreq	r4, [r5, #12]
 800469e:	e7e6      	b.n	800466e <__swsetup_r+0x1e>
 80046a0:	0758      	lsls	r0, r3, #29
 80046a2:	d512      	bpl.n	80046ca <__swsetup_r+0x7a>
 80046a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80046a6:	b141      	cbz	r1, 80046ba <__swsetup_r+0x6a>
 80046a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80046ac:	4299      	cmp	r1, r3
 80046ae:	d002      	beq.n	80046b6 <__swsetup_r+0x66>
 80046b0:	4630      	mov	r0, r6
 80046b2:	f7ff fa41 	bl	8003b38 <_free_r>
 80046b6:	2300      	movs	r3, #0
 80046b8:	6363      	str	r3, [r4, #52]	; 0x34
 80046ba:	89a3      	ldrh	r3, [r4, #12]
 80046bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80046c0:	81a3      	strh	r3, [r4, #12]
 80046c2:	2300      	movs	r3, #0
 80046c4:	6063      	str	r3, [r4, #4]
 80046c6:	6923      	ldr	r3, [r4, #16]
 80046c8:	6023      	str	r3, [r4, #0]
 80046ca:	89a3      	ldrh	r3, [r4, #12]
 80046cc:	f043 0308 	orr.w	r3, r3, #8
 80046d0:	81a3      	strh	r3, [r4, #12]
 80046d2:	6923      	ldr	r3, [r4, #16]
 80046d4:	b94b      	cbnz	r3, 80046ea <__swsetup_r+0x9a>
 80046d6:	89a3      	ldrh	r3, [r4, #12]
 80046d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80046dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046e0:	d003      	beq.n	80046ea <__swsetup_r+0x9a>
 80046e2:	4621      	mov	r1, r4
 80046e4:	4630      	mov	r0, r6
 80046e6:	f000 fa09 	bl	8004afc <__smakebuf_r>
 80046ea:	89a0      	ldrh	r0, [r4, #12]
 80046ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80046f0:	f010 0301 	ands.w	r3, r0, #1
 80046f4:	d00a      	beq.n	800470c <__swsetup_r+0xbc>
 80046f6:	2300      	movs	r3, #0
 80046f8:	60a3      	str	r3, [r4, #8]
 80046fa:	6963      	ldr	r3, [r4, #20]
 80046fc:	425b      	negs	r3, r3
 80046fe:	61a3      	str	r3, [r4, #24]
 8004700:	6923      	ldr	r3, [r4, #16]
 8004702:	b943      	cbnz	r3, 8004716 <__swsetup_r+0xc6>
 8004704:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004708:	d1ba      	bne.n	8004680 <__swsetup_r+0x30>
 800470a:	bd70      	pop	{r4, r5, r6, pc}
 800470c:	0781      	lsls	r1, r0, #30
 800470e:	bf58      	it	pl
 8004710:	6963      	ldrpl	r3, [r4, #20]
 8004712:	60a3      	str	r3, [r4, #8]
 8004714:	e7f4      	b.n	8004700 <__swsetup_r+0xb0>
 8004716:	2000      	movs	r0, #0
 8004718:	e7f7      	b.n	800470a <__swsetup_r+0xba>
 800471a:	bf00      	nop
 800471c:	2000000c 	.word	0x2000000c
 8004720:	0800503c 	.word	0x0800503c
 8004724:	0800505c 	.word	0x0800505c
 8004728:	0800501c 	.word	0x0800501c

0800472c <abort>:
 800472c:	b508      	push	{r3, lr}
 800472e:	2006      	movs	r0, #6
 8004730:	f000 faa2 	bl	8004c78 <raise>
 8004734:	2001      	movs	r0, #1
 8004736:	f7fc fa69 	bl	8000c0c <_exit>
	...

0800473c <__sflush_r>:
 800473c:	898a      	ldrh	r2, [r1, #12]
 800473e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004742:	4605      	mov	r5, r0
 8004744:	0710      	lsls	r0, r2, #28
 8004746:	460c      	mov	r4, r1
 8004748:	d458      	bmi.n	80047fc <__sflush_r+0xc0>
 800474a:	684b      	ldr	r3, [r1, #4]
 800474c:	2b00      	cmp	r3, #0
 800474e:	dc05      	bgt.n	800475c <__sflush_r+0x20>
 8004750:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004752:	2b00      	cmp	r3, #0
 8004754:	dc02      	bgt.n	800475c <__sflush_r+0x20>
 8004756:	2000      	movs	r0, #0
 8004758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800475c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800475e:	2e00      	cmp	r6, #0
 8004760:	d0f9      	beq.n	8004756 <__sflush_r+0x1a>
 8004762:	2300      	movs	r3, #0
 8004764:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004768:	682f      	ldr	r7, [r5, #0]
 800476a:	602b      	str	r3, [r5, #0]
 800476c:	d032      	beq.n	80047d4 <__sflush_r+0x98>
 800476e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004770:	89a3      	ldrh	r3, [r4, #12]
 8004772:	075a      	lsls	r2, r3, #29
 8004774:	d505      	bpl.n	8004782 <__sflush_r+0x46>
 8004776:	6863      	ldr	r3, [r4, #4]
 8004778:	1ac0      	subs	r0, r0, r3
 800477a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800477c:	b10b      	cbz	r3, 8004782 <__sflush_r+0x46>
 800477e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004780:	1ac0      	subs	r0, r0, r3
 8004782:	2300      	movs	r3, #0
 8004784:	4602      	mov	r2, r0
 8004786:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004788:	6a21      	ldr	r1, [r4, #32]
 800478a:	4628      	mov	r0, r5
 800478c:	47b0      	blx	r6
 800478e:	1c43      	adds	r3, r0, #1
 8004790:	89a3      	ldrh	r3, [r4, #12]
 8004792:	d106      	bne.n	80047a2 <__sflush_r+0x66>
 8004794:	6829      	ldr	r1, [r5, #0]
 8004796:	291d      	cmp	r1, #29
 8004798:	d82c      	bhi.n	80047f4 <__sflush_r+0xb8>
 800479a:	4a2a      	ldr	r2, [pc, #168]	; (8004844 <__sflush_r+0x108>)
 800479c:	40ca      	lsrs	r2, r1
 800479e:	07d6      	lsls	r6, r2, #31
 80047a0:	d528      	bpl.n	80047f4 <__sflush_r+0xb8>
 80047a2:	2200      	movs	r2, #0
 80047a4:	6062      	str	r2, [r4, #4]
 80047a6:	04d9      	lsls	r1, r3, #19
 80047a8:	6922      	ldr	r2, [r4, #16]
 80047aa:	6022      	str	r2, [r4, #0]
 80047ac:	d504      	bpl.n	80047b8 <__sflush_r+0x7c>
 80047ae:	1c42      	adds	r2, r0, #1
 80047b0:	d101      	bne.n	80047b6 <__sflush_r+0x7a>
 80047b2:	682b      	ldr	r3, [r5, #0]
 80047b4:	b903      	cbnz	r3, 80047b8 <__sflush_r+0x7c>
 80047b6:	6560      	str	r0, [r4, #84]	; 0x54
 80047b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80047ba:	602f      	str	r7, [r5, #0]
 80047bc:	2900      	cmp	r1, #0
 80047be:	d0ca      	beq.n	8004756 <__sflush_r+0x1a>
 80047c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80047c4:	4299      	cmp	r1, r3
 80047c6:	d002      	beq.n	80047ce <__sflush_r+0x92>
 80047c8:	4628      	mov	r0, r5
 80047ca:	f7ff f9b5 	bl	8003b38 <_free_r>
 80047ce:	2000      	movs	r0, #0
 80047d0:	6360      	str	r0, [r4, #52]	; 0x34
 80047d2:	e7c1      	b.n	8004758 <__sflush_r+0x1c>
 80047d4:	6a21      	ldr	r1, [r4, #32]
 80047d6:	2301      	movs	r3, #1
 80047d8:	4628      	mov	r0, r5
 80047da:	47b0      	blx	r6
 80047dc:	1c41      	adds	r1, r0, #1
 80047de:	d1c7      	bne.n	8004770 <__sflush_r+0x34>
 80047e0:	682b      	ldr	r3, [r5, #0]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0c4      	beq.n	8004770 <__sflush_r+0x34>
 80047e6:	2b1d      	cmp	r3, #29
 80047e8:	d001      	beq.n	80047ee <__sflush_r+0xb2>
 80047ea:	2b16      	cmp	r3, #22
 80047ec:	d101      	bne.n	80047f2 <__sflush_r+0xb6>
 80047ee:	602f      	str	r7, [r5, #0]
 80047f0:	e7b1      	b.n	8004756 <__sflush_r+0x1a>
 80047f2:	89a3      	ldrh	r3, [r4, #12]
 80047f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047f8:	81a3      	strh	r3, [r4, #12]
 80047fa:	e7ad      	b.n	8004758 <__sflush_r+0x1c>
 80047fc:	690f      	ldr	r7, [r1, #16]
 80047fe:	2f00      	cmp	r7, #0
 8004800:	d0a9      	beq.n	8004756 <__sflush_r+0x1a>
 8004802:	0793      	lsls	r3, r2, #30
 8004804:	680e      	ldr	r6, [r1, #0]
 8004806:	bf08      	it	eq
 8004808:	694b      	ldreq	r3, [r1, #20]
 800480a:	600f      	str	r7, [r1, #0]
 800480c:	bf18      	it	ne
 800480e:	2300      	movne	r3, #0
 8004810:	eba6 0807 	sub.w	r8, r6, r7
 8004814:	608b      	str	r3, [r1, #8]
 8004816:	f1b8 0f00 	cmp.w	r8, #0
 800481a:	dd9c      	ble.n	8004756 <__sflush_r+0x1a>
 800481c:	6a21      	ldr	r1, [r4, #32]
 800481e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004820:	4643      	mov	r3, r8
 8004822:	463a      	mov	r2, r7
 8004824:	4628      	mov	r0, r5
 8004826:	47b0      	blx	r6
 8004828:	2800      	cmp	r0, #0
 800482a:	dc06      	bgt.n	800483a <__sflush_r+0xfe>
 800482c:	89a3      	ldrh	r3, [r4, #12]
 800482e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004832:	81a3      	strh	r3, [r4, #12]
 8004834:	f04f 30ff 	mov.w	r0, #4294967295
 8004838:	e78e      	b.n	8004758 <__sflush_r+0x1c>
 800483a:	4407      	add	r7, r0
 800483c:	eba8 0800 	sub.w	r8, r8, r0
 8004840:	e7e9      	b.n	8004816 <__sflush_r+0xda>
 8004842:	bf00      	nop
 8004844:	20400001 	.word	0x20400001

08004848 <_fflush_r>:
 8004848:	b538      	push	{r3, r4, r5, lr}
 800484a:	690b      	ldr	r3, [r1, #16]
 800484c:	4605      	mov	r5, r0
 800484e:	460c      	mov	r4, r1
 8004850:	b913      	cbnz	r3, 8004858 <_fflush_r+0x10>
 8004852:	2500      	movs	r5, #0
 8004854:	4628      	mov	r0, r5
 8004856:	bd38      	pop	{r3, r4, r5, pc}
 8004858:	b118      	cbz	r0, 8004862 <_fflush_r+0x1a>
 800485a:	6983      	ldr	r3, [r0, #24]
 800485c:	b90b      	cbnz	r3, 8004862 <_fflush_r+0x1a>
 800485e:	f000 f887 	bl	8004970 <__sinit>
 8004862:	4b14      	ldr	r3, [pc, #80]	; (80048b4 <_fflush_r+0x6c>)
 8004864:	429c      	cmp	r4, r3
 8004866:	d11b      	bne.n	80048a0 <_fflush_r+0x58>
 8004868:	686c      	ldr	r4, [r5, #4]
 800486a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d0ef      	beq.n	8004852 <_fflush_r+0xa>
 8004872:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004874:	07d0      	lsls	r0, r2, #31
 8004876:	d404      	bmi.n	8004882 <_fflush_r+0x3a>
 8004878:	0599      	lsls	r1, r3, #22
 800487a:	d402      	bmi.n	8004882 <_fflush_r+0x3a>
 800487c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800487e:	f000 f915 	bl	8004aac <__retarget_lock_acquire_recursive>
 8004882:	4628      	mov	r0, r5
 8004884:	4621      	mov	r1, r4
 8004886:	f7ff ff59 	bl	800473c <__sflush_r>
 800488a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800488c:	07da      	lsls	r2, r3, #31
 800488e:	4605      	mov	r5, r0
 8004890:	d4e0      	bmi.n	8004854 <_fflush_r+0xc>
 8004892:	89a3      	ldrh	r3, [r4, #12]
 8004894:	059b      	lsls	r3, r3, #22
 8004896:	d4dd      	bmi.n	8004854 <_fflush_r+0xc>
 8004898:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800489a:	f000 f908 	bl	8004aae <__retarget_lock_release_recursive>
 800489e:	e7d9      	b.n	8004854 <_fflush_r+0xc>
 80048a0:	4b05      	ldr	r3, [pc, #20]	; (80048b8 <_fflush_r+0x70>)
 80048a2:	429c      	cmp	r4, r3
 80048a4:	d101      	bne.n	80048aa <_fflush_r+0x62>
 80048a6:	68ac      	ldr	r4, [r5, #8]
 80048a8:	e7df      	b.n	800486a <_fflush_r+0x22>
 80048aa:	4b04      	ldr	r3, [pc, #16]	; (80048bc <_fflush_r+0x74>)
 80048ac:	429c      	cmp	r4, r3
 80048ae:	bf08      	it	eq
 80048b0:	68ec      	ldreq	r4, [r5, #12]
 80048b2:	e7da      	b.n	800486a <_fflush_r+0x22>
 80048b4:	0800503c 	.word	0x0800503c
 80048b8:	0800505c 	.word	0x0800505c
 80048bc:	0800501c 	.word	0x0800501c

080048c0 <std>:
 80048c0:	2300      	movs	r3, #0
 80048c2:	b510      	push	{r4, lr}
 80048c4:	4604      	mov	r4, r0
 80048c6:	e9c0 3300 	strd	r3, r3, [r0]
 80048ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048ce:	6083      	str	r3, [r0, #8]
 80048d0:	8181      	strh	r1, [r0, #12]
 80048d2:	6643      	str	r3, [r0, #100]	; 0x64
 80048d4:	81c2      	strh	r2, [r0, #14]
 80048d6:	6183      	str	r3, [r0, #24]
 80048d8:	4619      	mov	r1, r3
 80048da:	2208      	movs	r2, #8
 80048dc:	305c      	adds	r0, #92	; 0x5c
 80048de:	f7ff f849 	bl	8003974 <memset>
 80048e2:	4b05      	ldr	r3, [pc, #20]	; (80048f8 <std+0x38>)
 80048e4:	6263      	str	r3, [r4, #36]	; 0x24
 80048e6:	4b05      	ldr	r3, [pc, #20]	; (80048fc <std+0x3c>)
 80048e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80048ea:	4b05      	ldr	r3, [pc, #20]	; (8004900 <std+0x40>)
 80048ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80048ee:	4b05      	ldr	r3, [pc, #20]	; (8004904 <std+0x44>)
 80048f0:	6224      	str	r4, [r4, #32]
 80048f2:	6323      	str	r3, [r4, #48]	; 0x30
 80048f4:	bd10      	pop	{r4, pc}
 80048f6:	bf00      	nop
 80048f8:	08004cb1 	.word	0x08004cb1
 80048fc:	08004cd3 	.word	0x08004cd3
 8004900:	08004d0b 	.word	0x08004d0b
 8004904:	08004d2f 	.word	0x08004d2f

08004908 <_cleanup_r>:
 8004908:	4901      	ldr	r1, [pc, #4]	; (8004910 <_cleanup_r+0x8>)
 800490a:	f000 b8af 	b.w	8004a6c <_fwalk_reent>
 800490e:	bf00      	nop
 8004910:	08004849 	.word	0x08004849

08004914 <__sfmoreglue>:
 8004914:	b570      	push	{r4, r5, r6, lr}
 8004916:	2268      	movs	r2, #104	; 0x68
 8004918:	1e4d      	subs	r5, r1, #1
 800491a:	4355      	muls	r5, r2
 800491c:	460e      	mov	r6, r1
 800491e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004922:	f7ff f975 	bl	8003c10 <_malloc_r>
 8004926:	4604      	mov	r4, r0
 8004928:	b140      	cbz	r0, 800493c <__sfmoreglue+0x28>
 800492a:	2100      	movs	r1, #0
 800492c:	e9c0 1600 	strd	r1, r6, [r0]
 8004930:	300c      	adds	r0, #12
 8004932:	60a0      	str	r0, [r4, #8]
 8004934:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004938:	f7ff f81c 	bl	8003974 <memset>
 800493c:	4620      	mov	r0, r4
 800493e:	bd70      	pop	{r4, r5, r6, pc}

08004940 <__sfp_lock_acquire>:
 8004940:	4801      	ldr	r0, [pc, #4]	; (8004948 <__sfp_lock_acquire+0x8>)
 8004942:	f000 b8b3 	b.w	8004aac <__retarget_lock_acquire_recursive>
 8004946:	bf00      	nop
 8004948:	20000a89 	.word	0x20000a89

0800494c <__sfp_lock_release>:
 800494c:	4801      	ldr	r0, [pc, #4]	; (8004954 <__sfp_lock_release+0x8>)
 800494e:	f000 b8ae 	b.w	8004aae <__retarget_lock_release_recursive>
 8004952:	bf00      	nop
 8004954:	20000a89 	.word	0x20000a89

08004958 <__sinit_lock_acquire>:
 8004958:	4801      	ldr	r0, [pc, #4]	; (8004960 <__sinit_lock_acquire+0x8>)
 800495a:	f000 b8a7 	b.w	8004aac <__retarget_lock_acquire_recursive>
 800495e:	bf00      	nop
 8004960:	20000a8a 	.word	0x20000a8a

08004964 <__sinit_lock_release>:
 8004964:	4801      	ldr	r0, [pc, #4]	; (800496c <__sinit_lock_release+0x8>)
 8004966:	f000 b8a2 	b.w	8004aae <__retarget_lock_release_recursive>
 800496a:	bf00      	nop
 800496c:	20000a8a 	.word	0x20000a8a

08004970 <__sinit>:
 8004970:	b510      	push	{r4, lr}
 8004972:	4604      	mov	r4, r0
 8004974:	f7ff fff0 	bl	8004958 <__sinit_lock_acquire>
 8004978:	69a3      	ldr	r3, [r4, #24]
 800497a:	b11b      	cbz	r3, 8004984 <__sinit+0x14>
 800497c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004980:	f7ff bff0 	b.w	8004964 <__sinit_lock_release>
 8004984:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004988:	6523      	str	r3, [r4, #80]	; 0x50
 800498a:	4b13      	ldr	r3, [pc, #76]	; (80049d8 <__sinit+0x68>)
 800498c:	4a13      	ldr	r2, [pc, #76]	; (80049dc <__sinit+0x6c>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	62a2      	str	r2, [r4, #40]	; 0x28
 8004992:	42a3      	cmp	r3, r4
 8004994:	bf04      	itt	eq
 8004996:	2301      	moveq	r3, #1
 8004998:	61a3      	streq	r3, [r4, #24]
 800499a:	4620      	mov	r0, r4
 800499c:	f000 f820 	bl	80049e0 <__sfp>
 80049a0:	6060      	str	r0, [r4, #4]
 80049a2:	4620      	mov	r0, r4
 80049a4:	f000 f81c 	bl	80049e0 <__sfp>
 80049a8:	60a0      	str	r0, [r4, #8]
 80049aa:	4620      	mov	r0, r4
 80049ac:	f000 f818 	bl	80049e0 <__sfp>
 80049b0:	2200      	movs	r2, #0
 80049b2:	60e0      	str	r0, [r4, #12]
 80049b4:	2104      	movs	r1, #4
 80049b6:	6860      	ldr	r0, [r4, #4]
 80049b8:	f7ff ff82 	bl	80048c0 <std>
 80049bc:	68a0      	ldr	r0, [r4, #8]
 80049be:	2201      	movs	r2, #1
 80049c0:	2109      	movs	r1, #9
 80049c2:	f7ff ff7d 	bl	80048c0 <std>
 80049c6:	68e0      	ldr	r0, [r4, #12]
 80049c8:	2202      	movs	r2, #2
 80049ca:	2112      	movs	r1, #18
 80049cc:	f7ff ff78 	bl	80048c0 <std>
 80049d0:	2301      	movs	r3, #1
 80049d2:	61a3      	str	r3, [r4, #24]
 80049d4:	e7d2      	b.n	800497c <__sinit+0xc>
 80049d6:	bf00      	nop
 80049d8:	08004f34 	.word	0x08004f34
 80049dc:	08004909 	.word	0x08004909

080049e0 <__sfp>:
 80049e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049e2:	4607      	mov	r7, r0
 80049e4:	f7ff ffac 	bl	8004940 <__sfp_lock_acquire>
 80049e8:	4b1e      	ldr	r3, [pc, #120]	; (8004a64 <__sfp+0x84>)
 80049ea:	681e      	ldr	r6, [r3, #0]
 80049ec:	69b3      	ldr	r3, [r6, #24]
 80049ee:	b913      	cbnz	r3, 80049f6 <__sfp+0x16>
 80049f0:	4630      	mov	r0, r6
 80049f2:	f7ff ffbd 	bl	8004970 <__sinit>
 80049f6:	3648      	adds	r6, #72	; 0x48
 80049f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80049fc:	3b01      	subs	r3, #1
 80049fe:	d503      	bpl.n	8004a08 <__sfp+0x28>
 8004a00:	6833      	ldr	r3, [r6, #0]
 8004a02:	b30b      	cbz	r3, 8004a48 <__sfp+0x68>
 8004a04:	6836      	ldr	r6, [r6, #0]
 8004a06:	e7f7      	b.n	80049f8 <__sfp+0x18>
 8004a08:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004a0c:	b9d5      	cbnz	r5, 8004a44 <__sfp+0x64>
 8004a0e:	4b16      	ldr	r3, [pc, #88]	; (8004a68 <__sfp+0x88>)
 8004a10:	60e3      	str	r3, [r4, #12]
 8004a12:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004a16:	6665      	str	r5, [r4, #100]	; 0x64
 8004a18:	f000 f847 	bl	8004aaa <__retarget_lock_init_recursive>
 8004a1c:	f7ff ff96 	bl	800494c <__sfp_lock_release>
 8004a20:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004a24:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004a28:	6025      	str	r5, [r4, #0]
 8004a2a:	61a5      	str	r5, [r4, #24]
 8004a2c:	2208      	movs	r2, #8
 8004a2e:	4629      	mov	r1, r5
 8004a30:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004a34:	f7fe ff9e 	bl	8003974 <memset>
 8004a38:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004a3c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004a40:	4620      	mov	r0, r4
 8004a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a44:	3468      	adds	r4, #104	; 0x68
 8004a46:	e7d9      	b.n	80049fc <__sfp+0x1c>
 8004a48:	2104      	movs	r1, #4
 8004a4a:	4638      	mov	r0, r7
 8004a4c:	f7ff ff62 	bl	8004914 <__sfmoreglue>
 8004a50:	4604      	mov	r4, r0
 8004a52:	6030      	str	r0, [r6, #0]
 8004a54:	2800      	cmp	r0, #0
 8004a56:	d1d5      	bne.n	8004a04 <__sfp+0x24>
 8004a58:	f7ff ff78 	bl	800494c <__sfp_lock_release>
 8004a5c:	230c      	movs	r3, #12
 8004a5e:	603b      	str	r3, [r7, #0]
 8004a60:	e7ee      	b.n	8004a40 <__sfp+0x60>
 8004a62:	bf00      	nop
 8004a64:	08004f34 	.word	0x08004f34
 8004a68:	ffff0001 	.word	0xffff0001

08004a6c <_fwalk_reent>:
 8004a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a70:	4606      	mov	r6, r0
 8004a72:	4688      	mov	r8, r1
 8004a74:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004a78:	2700      	movs	r7, #0
 8004a7a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a7e:	f1b9 0901 	subs.w	r9, r9, #1
 8004a82:	d505      	bpl.n	8004a90 <_fwalk_reent+0x24>
 8004a84:	6824      	ldr	r4, [r4, #0]
 8004a86:	2c00      	cmp	r4, #0
 8004a88:	d1f7      	bne.n	8004a7a <_fwalk_reent+0xe>
 8004a8a:	4638      	mov	r0, r7
 8004a8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a90:	89ab      	ldrh	r3, [r5, #12]
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d907      	bls.n	8004aa6 <_fwalk_reent+0x3a>
 8004a96:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	d003      	beq.n	8004aa6 <_fwalk_reent+0x3a>
 8004a9e:	4629      	mov	r1, r5
 8004aa0:	4630      	mov	r0, r6
 8004aa2:	47c0      	blx	r8
 8004aa4:	4307      	orrs	r7, r0
 8004aa6:	3568      	adds	r5, #104	; 0x68
 8004aa8:	e7e9      	b.n	8004a7e <_fwalk_reent+0x12>

08004aaa <__retarget_lock_init_recursive>:
 8004aaa:	4770      	bx	lr

08004aac <__retarget_lock_acquire_recursive>:
 8004aac:	4770      	bx	lr

08004aae <__retarget_lock_release_recursive>:
 8004aae:	4770      	bx	lr

08004ab0 <__swhatbuf_r>:
 8004ab0:	b570      	push	{r4, r5, r6, lr}
 8004ab2:	460e      	mov	r6, r1
 8004ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ab8:	2900      	cmp	r1, #0
 8004aba:	b096      	sub	sp, #88	; 0x58
 8004abc:	4614      	mov	r4, r2
 8004abe:	461d      	mov	r5, r3
 8004ac0:	da08      	bge.n	8004ad4 <__swhatbuf_r+0x24>
 8004ac2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	602a      	str	r2, [r5, #0]
 8004aca:	061a      	lsls	r2, r3, #24
 8004acc:	d410      	bmi.n	8004af0 <__swhatbuf_r+0x40>
 8004ace:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ad2:	e00e      	b.n	8004af2 <__swhatbuf_r+0x42>
 8004ad4:	466a      	mov	r2, sp
 8004ad6:	f000 f951 	bl	8004d7c <_fstat_r>
 8004ada:	2800      	cmp	r0, #0
 8004adc:	dbf1      	blt.n	8004ac2 <__swhatbuf_r+0x12>
 8004ade:	9a01      	ldr	r2, [sp, #4]
 8004ae0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004ae4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004ae8:	425a      	negs	r2, r3
 8004aea:	415a      	adcs	r2, r3
 8004aec:	602a      	str	r2, [r5, #0]
 8004aee:	e7ee      	b.n	8004ace <__swhatbuf_r+0x1e>
 8004af0:	2340      	movs	r3, #64	; 0x40
 8004af2:	2000      	movs	r0, #0
 8004af4:	6023      	str	r3, [r4, #0]
 8004af6:	b016      	add	sp, #88	; 0x58
 8004af8:	bd70      	pop	{r4, r5, r6, pc}
	...

08004afc <__smakebuf_r>:
 8004afc:	898b      	ldrh	r3, [r1, #12]
 8004afe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004b00:	079d      	lsls	r5, r3, #30
 8004b02:	4606      	mov	r6, r0
 8004b04:	460c      	mov	r4, r1
 8004b06:	d507      	bpl.n	8004b18 <__smakebuf_r+0x1c>
 8004b08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004b0c:	6023      	str	r3, [r4, #0]
 8004b0e:	6123      	str	r3, [r4, #16]
 8004b10:	2301      	movs	r3, #1
 8004b12:	6163      	str	r3, [r4, #20]
 8004b14:	b002      	add	sp, #8
 8004b16:	bd70      	pop	{r4, r5, r6, pc}
 8004b18:	ab01      	add	r3, sp, #4
 8004b1a:	466a      	mov	r2, sp
 8004b1c:	f7ff ffc8 	bl	8004ab0 <__swhatbuf_r>
 8004b20:	9900      	ldr	r1, [sp, #0]
 8004b22:	4605      	mov	r5, r0
 8004b24:	4630      	mov	r0, r6
 8004b26:	f7ff f873 	bl	8003c10 <_malloc_r>
 8004b2a:	b948      	cbnz	r0, 8004b40 <__smakebuf_r+0x44>
 8004b2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b30:	059a      	lsls	r2, r3, #22
 8004b32:	d4ef      	bmi.n	8004b14 <__smakebuf_r+0x18>
 8004b34:	f023 0303 	bic.w	r3, r3, #3
 8004b38:	f043 0302 	orr.w	r3, r3, #2
 8004b3c:	81a3      	strh	r3, [r4, #12]
 8004b3e:	e7e3      	b.n	8004b08 <__smakebuf_r+0xc>
 8004b40:	4b0d      	ldr	r3, [pc, #52]	; (8004b78 <__smakebuf_r+0x7c>)
 8004b42:	62b3      	str	r3, [r6, #40]	; 0x28
 8004b44:	89a3      	ldrh	r3, [r4, #12]
 8004b46:	6020      	str	r0, [r4, #0]
 8004b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b4c:	81a3      	strh	r3, [r4, #12]
 8004b4e:	9b00      	ldr	r3, [sp, #0]
 8004b50:	6163      	str	r3, [r4, #20]
 8004b52:	9b01      	ldr	r3, [sp, #4]
 8004b54:	6120      	str	r0, [r4, #16]
 8004b56:	b15b      	cbz	r3, 8004b70 <__smakebuf_r+0x74>
 8004b58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b5c:	4630      	mov	r0, r6
 8004b5e:	f000 f91f 	bl	8004da0 <_isatty_r>
 8004b62:	b128      	cbz	r0, 8004b70 <__smakebuf_r+0x74>
 8004b64:	89a3      	ldrh	r3, [r4, #12]
 8004b66:	f023 0303 	bic.w	r3, r3, #3
 8004b6a:	f043 0301 	orr.w	r3, r3, #1
 8004b6e:	81a3      	strh	r3, [r4, #12]
 8004b70:	89a0      	ldrh	r0, [r4, #12]
 8004b72:	4305      	orrs	r5, r0
 8004b74:	81a5      	strh	r5, [r4, #12]
 8004b76:	e7cd      	b.n	8004b14 <__smakebuf_r+0x18>
 8004b78:	08004909 	.word	0x08004909

08004b7c <memmove>:
 8004b7c:	4288      	cmp	r0, r1
 8004b7e:	b510      	push	{r4, lr}
 8004b80:	eb01 0402 	add.w	r4, r1, r2
 8004b84:	d902      	bls.n	8004b8c <memmove+0x10>
 8004b86:	4284      	cmp	r4, r0
 8004b88:	4623      	mov	r3, r4
 8004b8a:	d807      	bhi.n	8004b9c <memmove+0x20>
 8004b8c:	1e43      	subs	r3, r0, #1
 8004b8e:	42a1      	cmp	r1, r4
 8004b90:	d008      	beq.n	8004ba4 <memmove+0x28>
 8004b92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b9a:	e7f8      	b.n	8004b8e <memmove+0x12>
 8004b9c:	4402      	add	r2, r0
 8004b9e:	4601      	mov	r1, r0
 8004ba0:	428a      	cmp	r2, r1
 8004ba2:	d100      	bne.n	8004ba6 <memmove+0x2a>
 8004ba4:	bd10      	pop	{r4, pc}
 8004ba6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004baa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004bae:	e7f7      	b.n	8004ba0 <memmove+0x24>

08004bb0 <__malloc_lock>:
 8004bb0:	4801      	ldr	r0, [pc, #4]	; (8004bb8 <__malloc_lock+0x8>)
 8004bb2:	f7ff bf7b 	b.w	8004aac <__retarget_lock_acquire_recursive>
 8004bb6:	bf00      	nop
 8004bb8:	20000a88 	.word	0x20000a88

08004bbc <__malloc_unlock>:
 8004bbc:	4801      	ldr	r0, [pc, #4]	; (8004bc4 <__malloc_unlock+0x8>)
 8004bbe:	f7ff bf76 	b.w	8004aae <__retarget_lock_release_recursive>
 8004bc2:	bf00      	nop
 8004bc4:	20000a88 	.word	0x20000a88

08004bc8 <_realloc_r>:
 8004bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bcc:	4680      	mov	r8, r0
 8004bce:	4614      	mov	r4, r2
 8004bd0:	460e      	mov	r6, r1
 8004bd2:	b921      	cbnz	r1, 8004bde <_realloc_r+0x16>
 8004bd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bd8:	4611      	mov	r1, r2
 8004bda:	f7ff b819 	b.w	8003c10 <_malloc_r>
 8004bde:	b92a      	cbnz	r2, 8004bec <_realloc_r+0x24>
 8004be0:	f7fe ffaa 	bl	8003b38 <_free_r>
 8004be4:	4625      	mov	r5, r4
 8004be6:	4628      	mov	r0, r5
 8004be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bec:	f000 f8fa 	bl	8004de4 <_malloc_usable_size_r>
 8004bf0:	4284      	cmp	r4, r0
 8004bf2:	4607      	mov	r7, r0
 8004bf4:	d802      	bhi.n	8004bfc <_realloc_r+0x34>
 8004bf6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004bfa:	d812      	bhi.n	8004c22 <_realloc_r+0x5a>
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	4640      	mov	r0, r8
 8004c00:	f7ff f806 	bl	8003c10 <_malloc_r>
 8004c04:	4605      	mov	r5, r0
 8004c06:	2800      	cmp	r0, #0
 8004c08:	d0ed      	beq.n	8004be6 <_realloc_r+0x1e>
 8004c0a:	42bc      	cmp	r4, r7
 8004c0c:	4622      	mov	r2, r4
 8004c0e:	4631      	mov	r1, r6
 8004c10:	bf28      	it	cs
 8004c12:	463a      	movcs	r2, r7
 8004c14:	f7fe fea0 	bl	8003958 <memcpy>
 8004c18:	4631      	mov	r1, r6
 8004c1a:	4640      	mov	r0, r8
 8004c1c:	f7fe ff8c 	bl	8003b38 <_free_r>
 8004c20:	e7e1      	b.n	8004be6 <_realloc_r+0x1e>
 8004c22:	4635      	mov	r5, r6
 8004c24:	e7df      	b.n	8004be6 <_realloc_r+0x1e>

08004c26 <_raise_r>:
 8004c26:	291f      	cmp	r1, #31
 8004c28:	b538      	push	{r3, r4, r5, lr}
 8004c2a:	4604      	mov	r4, r0
 8004c2c:	460d      	mov	r5, r1
 8004c2e:	d904      	bls.n	8004c3a <_raise_r+0x14>
 8004c30:	2316      	movs	r3, #22
 8004c32:	6003      	str	r3, [r0, #0]
 8004c34:	f04f 30ff 	mov.w	r0, #4294967295
 8004c38:	bd38      	pop	{r3, r4, r5, pc}
 8004c3a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004c3c:	b112      	cbz	r2, 8004c44 <_raise_r+0x1e>
 8004c3e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004c42:	b94b      	cbnz	r3, 8004c58 <_raise_r+0x32>
 8004c44:	4620      	mov	r0, r4
 8004c46:	f000 f831 	bl	8004cac <_getpid_r>
 8004c4a:	462a      	mov	r2, r5
 8004c4c:	4601      	mov	r1, r0
 8004c4e:	4620      	mov	r0, r4
 8004c50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c54:	f000 b818 	b.w	8004c88 <_kill_r>
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d00a      	beq.n	8004c72 <_raise_r+0x4c>
 8004c5c:	1c59      	adds	r1, r3, #1
 8004c5e:	d103      	bne.n	8004c68 <_raise_r+0x42>
 8004c60:	2316      	movs	r3, #22
 8004c62:	6003      	str	r3, [r0, #0]
 8004c64:	2001      	movs	r0, #1
 8004c66:	e7e7      	b.n	8004c38 <_raise_r+0x12>
 8004c68:	2400      	movs	r4, #0
 8004c6a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004c6e:	4628      	mov	r0, r5
 8004c70:	4798      	blx	r3
 8004c72:	2000      	movs	r0, #0
 8004c74:	e7e0      	b.n	8004c38 <_raise_r+0x12>
	...

08004c78 <raise>:
 8004c78:	4b02      	ldr	r3, [pc, #8]	; (8004c84 <raise+0xc>)
 8004c7a:	4601      	mov	r1, r0
 8004c7c:	6818      	ldr	r0, [r3, #0]
 8004c7e:	f7ff bfd2 	b.w	8004c26 <_raise_r>
 8004c82:	bf00      	nop
 8004c84:	2000000c 	.word	0x2000000c

08004c88 <_kill_r>:
 8004c88:	b538      	push	{r3, r4, r5, lr}
 8004c8a:	4d07      	ldr	r5, [pc, #28]	; (8004ca8 <_kill_r+0x20>)
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	4604      	mov	r4, r0
 8004c90:	4608      	mov	r0, r1
 8004c92:	4611      	mov	r1, r2
 8004c94:	602b      	str	r3, [r5, #0]
 8004c96:	f7fb ffa9 	bl	8000bec <_kill>
 8004c9a:	1c43      	adds	r3, r0, #1
 8004c9c:	d102      	bne.n	8004ca4 <_kill_r+0x1c>
 8004c9e:	682b      	ldr	r3, [r5, #0]
 8004ca0:	b103      	cbz	r3, 8004ca4 <_kill_r+0x1c>
 8004ca2:	6023      	str	r3, [r4, #0]
 8004ca4:	bd38      	pop	{r3, r4, r5, pc}
 8004ca6:	bf00      	nop
 8004ca8:	20000a8c 	.word	0x20000a8c

08004cac <_getpid_r>:
 8004cac:	f7fb bf96 	b.w	8000bdc <_getpid>

08004cb0 <__sread>:
 8004cb0:	b510      	push	{r4, lr}
 8004cb2:	460c      	mov	r4, r1
 8004cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cb8:	f000 f89c 	bl	8004df4 <_read_r>
 8004cbc:	2800      	cmp	r0, #0
 8004cbe:	bfab      	itete	ge
 8004cc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004cc2:	89a3      	ldrhlt	r3, [r4, #12]
 8004cc4:	181b      	addge	r3, r3, r0
 8004cc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004cca:	bfac      	ite	ge
 8004ccc:	6563      	strge	r3, [r4, #84]	; 0x54
 8004cce:	81a3      	strhlt	r3, [r4, #12]
 8004cd0:	bd10      	pop	{r4, pc}

08004cd2 <__swrite>:
 8004cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cd6:	461f      	mov	r7, r3
 8004cd8:	898b      	ldrh	r3, [r1, #12]
 8004cda:	05db      	lsls	r3, r3, #23
 8004cdc:	4605      	mov	r5, r0
 8004cde:	460c      	mov	r4, r1
 8004ce0:	4616      	mov	r6, r2
 8004ce2:	d505      	bpl.n	8004cf0 <__swrite+0x1e>
 8004ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ce8:	2302      	movs	r3, #2
 8004cea:	2200      	movs	r2, #0
 8004cec:	f000 f868 	bl	8004dc0 <_lseek_r>
 8004cf0:	89a3      	ldrh	r3, [r4, #12]
 8004cf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cfa:	81a3      	strh	r3, [r4, #12]
 8004cfc:	4632      	mov	r2, r6
 8004cfe:	463b      	mov	r3, r7
 8004d00:	4628      	mov	r0, r5
 8004d02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d06:	f000 b817 	b.w	8004d38 <_write_r>

08004d0a <__sseek>:
 8004d0a:	b510      	push	{r4, lr}
 8004d0c:	460c      	mov	r4, r1
 8004d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d12:	f000 f855 	bl	8004dc0 <_lseek_r>
 8004d16:	1c43      	adds	r3, r0, #1
 8004d18:	89a3      	ldrh	r3, [r4, #12]
 8004d1a:	bf15      	itete	ne
 8004d1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8004d1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004d22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004d26:	81a3      	strheq	r3, [r4, #12]
 8004d28:	bf18      	it	ne
 8004d2a:	81a3      	strhne	r3, [r4, #12]
 8004d2c:	bd10      	pop	{r4, pc}

08004d2e <__sclose>:
 8004d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d32:	f000 b813 	b.w	8004d5c <_close_r>
	...

08004d38 <_write_r>:
 8004d38:	b538      	push	{r3, r4, r5, lr}
 8004d3a:	4d07      	ldr	r5, [pc, #28]	; (8004d58 <_write_r+0x20>)
 8004d3c:	4604      	mov	r4, r0
 8004d3e:	4608      	mov	r0, r1
 8004d40:	4611      	mov	r1, r2
 8004d42:	2200      	movs	r2, #0
 8004d44:	602a      	str	r2, [r5, #0]
 8004d46:	461a      	mov	r2, r3
 8004d48:	f7fb ff87 	bl	8000c5a <_write>
 8004d4c:	1c43      	adds	r3, r0, #1
 8004d4e:	d102      	bne.n	8004d56 <_write_r+0x1e>
 8004d50:	682b      	ldr	r3, [r5, #0]
 8004d52:	b103      	cbz	r3, 8004d56 <_write_r+0x1e>
 8004d54:	6023      	str	r3, [r4, #0]
 8004d56:	bd38      	pop	{r3, r4, r5, pc}
 8004d58:	20000a8c 	.word	0x20000a8c

08004d5c <_close_r>:
 8004d5c:	b538      	push	{r3, r4, r5, lr}
 8004d5e:	4d06      	ldr	r5, [pc, #24]	; (8004d78 <_close_r+0x1c>)
 8004d60:	2300      	movs	r3, #0
 8004d62:	4604      	mov	r4, r0
 8004d64:	4608      	mov	r0, r1
 8004d66:	602b      	str	r3, [r5, #0]
 8004d68:	f7fb ff93 	bl	8000c92 <_close>
 8004d6c:	1c43      	adds	r3, r0, #1
 8004d6e:	d102      	bne.n	8004d76 <_close_r+0x1a>
 8004d70:	682b      	ldr	r3, [r5, #0]
 8004d72:	b103      	cbz	r3, 8004d76 <_close_r+0x1a>
 8004d74:	6023      	str	r3, [r4, #0]
 8004d76:	bd38      	pop	{r3, r4, r5, pc}
 8004d78:	20000a8c 	.word	0x20000a8c

08004d7c <_fstat_r>:
 8004d7c:	b538      	push	{r3, r4, r5, lr}
 8004d7e:	4d07      	ldr	r5, [pc, #28]	; (8004d9c <_fstat_r+0x20>)
 8004d80:	2300      	movs	r3, #0
 8004d82:	4604      	mov	r4, r0
 8004d84:	4608      	mov	r0, r1
 8004d86:	4611      	mov	r1, r2
 8004d88:	602b      	str	r3, [r5, #0]
 8004d8a:	f7fb ff8e 	bl	8000caa <_fstat>
 8004d8e:	1c43      	adds	r3, r0, #1
 8004d90:	d102      	bne.n	8004d98 <_fstat_r+0x1c>
 8004d92:	682b      	ldr	r3, [r5, #0]
 8004d94:	b103      	cbz	r3, 8004d98 <_fstat_r+0x1c>
 8004d96:	6023      	str	r3, [r4, #0]
 8004d98:	bd38      	pop	{r3, r4, r5, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20000a8c 	.word	0x20000a8c

08004da0 <_isatty_r>:
 8004da0:	b538      	push	{r3, r4, r5, lr}
 8004da2:	4d06      	ldr	r5, [pc, #24]	; (8004dbc <_isatty_r+0x1c>)
 8004da4:	2300      	movs	r3, #0
 8004da6:	4604      	mov	r4, r0
 8004da8:	4608      	mov	r0, r1
 8004daa:	602b      	str	r3, [r5, #0]
 8004dac:	f7fb ff8d 	bl	8000cca <_isatty>
 8004db0:	1c43      	adds	r3, r0, #1
 8004db2:	d102      	bne.n	8004dba <_isatty_r+0x1a>
 8004db4:	682b      	ldr	r3, [r5, #0]
 8004db6:	b103      	cbz	r3, 8004dba <_isatty_r+0x1a>
 8004db8:	6023      	str	r3, [r4, #0]
 8004dba:	bd38      	pop	{r3, r4, r5, pc}
 8004dbc:	20000a8c 	.word	0x20000a8c

08004dc0 <_lseek_r>:
 8004dc0:	b538      	push	{r3, r4, r5, lr}
 8004dc2:	4d07      	ldr	r5, [pc, #28]	; (8004de0 <_lseek_r+0x20>)
 8004dc4:	4604      	mov	r4, r0
 8004dc6:	4608      	mov	r0, r1
 8004dc8:	4611      	mov	r1, r2
 8004dca:	2200      	movs	r2, #0
 8004dcc:	602a      	str	r2, [r5, #0]
 8004dce:	461a      	mov	r2, r3
 8004dd0:	f7fb ff86 	bl	8000ce0 <_lseek>
 8004dd4:	1c43      	adds	r3, r0, #1
 8004dd6:	d102      	bne.n	8004dde <_lseek_r+0x1e>
 8004dd8:	682b      	ldr	r3, [r5, #0]
 8004dda:	b103      	cbz	r3, 8004dde <_lseek_r+0x1e>
 8004ddc:	6023      	str	r3, [r4, #0]
 8004dde:	bd38      	pop	{r3, r4, r5, pc}
 8004de0:	20000a8c 	.word	0x20000a8c

08004de4 <_malloc_usable_size_r>:
 8004de4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004de8:	1f18      	subs	r0, r3, #4
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	bfbc      	itt	lt
 8004dee:	580b      	ldrlt	r3, [r1, r0]
 8004df0:	18c0      	addlt	r0, r0, r3
 8004df2:	4770      	bx	lr

08004df4 <_read_r>:
 8004df4:	b538      	push	{r3, r4, r5, lr}
 8004df6:	4d07      	ldr	r5, [pc, #28]	; (8004e14 <_read_r+0x20>)
 8004df8:	4604      	mov	r4, r0
 8004dfa:	4608      	mov	r0, r1
 8004dfc:	4611      	mov	r1, r2
 8004dfe:	2200      	movs	r2, #0
 8004e00:	602a      	str	r2, [r5, #0]
 8004e02:	461a      	mov	r2, r3
 8004e04:	f7fb ff0c 	bl	8000c20 <_read>
 8004e08:	1c43      	adds	r3, r0, #1
 8004e0a:	d102      	bne.n	8004e12 <_read_r+0x1e>
 8004e0c:	682b      	ldr	r3, [r5, #0]
 8004e0e:	b103      	cbz	r3, 8004e12 <_read_r+0x1e>
 8004e10:	6023      	str	r3, [r4, #0]
 8004e12:	bd38      	pop	{r3, r4, r5, pc}
 8004e14:	20000a8c 	.word	0x20000a8c

08004e18 <_init>:
 8004e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e1a:	bf00      	nop
 8004e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e1e:	bc08      	pop	{r3}
 8004e20:	469e      	mov	lr, r3
 8004e22:	4770      	bx	lr

08004e24 <_fini>:
 8004e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e26:	bf00      	nop
 8004e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e2a:	bc08      	pop	{r3}
 8004e2c:	469e      	mov	lr, r3
 8004e2e:	4770      	bx	lr
