#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x12d004ca0 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x12d032ee0_0 .var/i "i", 31 0;
S_0x12d00beb0 .scope module, "dut" "top" 2 8, 3 27 0, S_0x12d004ca0;
 .timescale -9 -12;
v0x12d004e10 .array "GPR", 0 31, 15 0;
v0x12d032ce0_0 .var "IR", 31 0;
v0x12d032d80_0 .var "SGPR", 15 0;
v0x12d032e30_0 .var "mul_result", 31 0;
v0x12d004e10_0 .array/port v0x12d004e10, 0;
v0x12d004e10_1 .array/port v0x12d004e10, 1;
E_0x12d00c6c0/0 .event edge, v0x12d032ce0_0, v0x12d032d80_0, v0x12d004e10_0, v0x12d004e10_1;
v0x12d004e10_2 .array/port v0x12d004e10, 2;
v0x12d004e10_3 .array/port v0x12d004e10, 3;
v0x12d004e10_4 .array/port v0x12d004e10, 4;
v0x12d004e10_5 .array/port v0x12d004e10, 5;
E_0x12d00c6c0/1 .event edge, v0x12d004e10_2, v0x12d004e10_3, v0x12d004e10_4, v0x12d004e10_5;
v0x12d004e10_6 .array/port v0x12d004e10, 6;
v0x12d004e10_7 .array/port v0x12d004e10, 7;
v0x12d004e10_8 .array/port v0x12d004e10, 8;
v0x12d004e10_9 .array/port v0x12d004e10, 9;
E_0x12d00c6c0/2 .event edge, v0x12d004e10_6, v0x12d004e10_7, v0x12d004e10_8, v0x12d004e10_9;
v0x12d004e10_10 .array/port v0x12d004e10, 10;
v0x12d004e10_11 .array/port v0x12d004e10, 11;
v0x12d004e10_12 .array/port v0x12d004e10, 12;
v0x12d004e10_13 .array/port v0x12d004e10, 13;
E_0x12d00c6c0/3 .event edge, v0x12d004e10_10, v0x12d004e10_11, v0x12d004e10_12, v0x12d004e10_13;
v0x12d004e10_14 .array/port v0x12d004e10, 14;
v0x12d004e10_15 .array/port v0x12d004e10, 15;
v0x12d004e10_16 .array/port v0x12d004e10, 16;
v0x12d004e10_17 .array/port v0x12d004e10, 17;
E_0x12d00c6c0/4 .event edge, v0x12d004e10_14, v0x12d004e10_15, v0x12d004e10_16, v0x12d004e10_17;
v0x12d004e10_18 .array/port v0x12d004e10, 18;
v0x12d004e10_19 .array/port v0x12d004e10, 19;
v0x12d004e10_20 .array/port v0x12d004e10, 20;
v0x12d004e10_21 .array/port v0x12d004e10, 21;
E_0x12d00c6c0/5 .event edge, v0x12d004e10_18, v0x12d004e10_19, v0x12d004e10_20, v0x12d004e10_21;
v0x12d004e10_22 .array/port v0x12d004e10, 22;
v0x12d004e10_23 .array/port v0x12d004e10, 23;
v0x12d004e10_24 .array/port v0x12d004e10, 24;
v0x12d004e10_25 .array/port v0x12d004e10, 25;
E_0x12d00c6c0/6 .event edge, v0x12d004e10_22, v0x12d004e10_23, v0x12d004e10_24, v0x12d004e10_25;
v0x12d004e10_26 .array/port v0x12d004e10, 26;
v0x12d004e10_27 .array/port v0x12d004e10, 27;
v0x12d004e10_28 .array/port v0x12d004e10, 28;
v0x12d004e10_29 .array/port v0x12d004e10, 29;
E_0x12d00c6c0/7 .event edge, v0x12d004e10_26, v0x12d004e10_27, v0x12d004e10_28, v0x12d004e10_29;
v0x12d004e10_30 .array/port v0x12d004e10, 30;
v0x12d004e10_31 .array/port v0x12d004e10, 31;
E_0x12d00c6c0/8 .event edge, v0x12d004e10_30, v0x12d004e10_31, v0x12d032e30_0;
E_0x12d00c6c0 .event/or E_0x12d00c6c0/0, E_0x12d00c6c0/1, E_0x12d00c6c0/2, E_0x12d00c6c0/3, E_0x12d00c6c0/4, E_0x12d00c6c0/5, E_0x12d00c6c0/6, E_0x12d00c6c0/7, E_0x12d00c6c0/8;
    .scope S_0x12d00beb0;
T_0 ;
    %wait E_0x12d00c6c0;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x12d032d80_0;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 16, 0, 2;
    %add;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %add;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
T_0.11 ;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 16, 0, 2;
    %sub;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %sub;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
T_0.13 ;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %pad/u 32;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %mul;
    %store/vec4 v0x12d032e30_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %pad/u 32;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %pad/u 32;
    %mul;
    %store/vec4 v0x12d032e30_0, 0, 32;
T_0.15 ;
    %load/vec4 v0x12d032e30_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
    %load/vec4 v0x12d032e30_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x12d032d80_0, 0, 16;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 16, 0, 2;
    %or;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12d004e10, 4;
    %or;
    %load/vec4 v0x12d032ce0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x12d004e10, 4, 0;
T_0.17 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12d004ca0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d032ee0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x12d004ca0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d032ee0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x12d032ee0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 2, 0, 16;
    %ix/getv/s 4, v0x12d032ee0_0;
    %store/vec4a v0x12d004e10, 4, 0;
    %load/vec4 v0x12d032ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d032ee0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x12d004ca0;
T_3 ;
    %vpi_call 2 22 "$display", "-----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d032ce0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 1;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 16;
    %delay 10000, 0;
    %vpi_call 2 30 "$display", "OP:ADI Rsrc1:%0d  Rsrc2:%0d Rdst:%0d", &A<v0x12d004e10, 2>, &PV<v0x12d032ce0_0, 0, 16>, &A<v0x12d004e10, 0> {0 0 0};
    %vpi_call 2 31 "$display", "-----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d032ce0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 1;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 5, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %delay 10000, 0;
    %vpi_call 2 40 "$display", "OP:ADD Rsrc1:%0d  Rsrc2:%0d Rdst:%0d", &A<v0x12d004e10, 4>, &A<v0x12d004e10, 5>, &A<v0x12d004e10, 0> {0 0 0};
    %vpi_call 2 41 "$display", "-----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d032ce0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 55, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 16;
    %delay 10000, 0;
    %vpi_call 2 50 "$display", "OP:MOVI Rdst:%0d  imm_data:%0d", &A<v0x12d004e10, 4>, &PV<v0x12d032ce0_0, 0, 16> {0 0 0};
    %vpi_call 2 51 "$display", "-----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d032ce0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "OP:MOV Rdst:%0d  Rsrc1:%0d", &A<v0x12d004e10, 4>, &A<v0x12d004e10, 7> {0 0 0};
    %vpi_call 2 61 "$display", "-----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d032ce0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 1;
    %pushi/vec4 6, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 55, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 16;
    %delay 10000, 0;
    %vpi_call 2 77 "$display", "OP:logical AND with immediate mode rdst=%8b rsrc1=%8b imm_d=%8b", &A<v0x12d004e10, 4>, &A<v0x12d004e10, 7>, &PV<v0x12d032ce0_0, 0, 16> {0 0 0};
    %vpi_call 2 78 "$display", "---------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d032ce0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 1;
    %pushi/vec4 5, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 56, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 16;
    %delay 10000, 0;
    %vpi_call 2 88 "$display", "OP:logical OR with immediate mode rdst=%8b rsrc1=%8b imm_d=%8b", &A<v0x12d004e10, 4>, &A<v0x12d004e10, 7>, &PV<v0x12d032ce0_0, 0, 16> {0 0 0};
    %vpi_call 2 89 "$display", "---------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d032ce0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 1;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 5, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 5;
    %pushi/vec4 56, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d032ce0_0, 4, 16;
    %delay 10000, 0;
    %vpi_call 2 99 "$display", "OP:logical XOR with immediate mode rdst=%8b rsrc1=%8b imm_d=%8b", &A<v0x12d004e10, 4>, &A<v0x12d004e10, 7>, &PV<v0x12d032ce0_0, 0, 16> {0 0 0};
    %vpi_call 2 100 "$display", "---------------------------------" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12d004ca0;
T_4 ;
    %vpi_call 2 109 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 110 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x12d004ca0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "IR_and_GPR_tb.v";
    "./IR_and_GPR.v";
