Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : aes_cipher_core_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:11:24 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : aes_cipher_core_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:11:24 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs/u_state_flop/q_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: dut_core/key_full_q_reg[0][3][5]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs/u_state_flop/q_o_reg[0]/CLK (SC7P5T_DFFSQX1_CSC28L)     0.00     0.00     0.00 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs/u_state_flop/q_o_reg[0]/Q (SC7P5T_DFFSQX1_CSC28L)    25.18    86.07    86.07 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs/u_state_flop/q_o[0] (net)     7     0.00    86.07 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs/u_state_flop/q_o[0] (prim_flop_6_09_0)     0.00    86.07 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs/state_o[0] (net)     0.00    86.07 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs/state_o[0] (prim_sparse_fsm_flop_6_09_1_0)     0.00    86.07 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/aes_cipher_ctrl_cs[0] (net)     0.00    86.07 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U166/Z (SC7P5T_INVX1_CSC28L)    10.74    18.38   104.44 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n32 (net)     2     0.00   104.44 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U168/Z (SC7P5T_NR2X1_CSC28L)    10.89    17.32   121.76 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n176 (net)     1     0.00   121.76 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U167/Z (SC7P5T_ND3X1_MR_CSC28L)    37.71    37.98   159.74 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n286 (net)     4     0.00   159.74 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U100/Z (SC7P5T_INVX1_CSC28L)    34.47    48.41   208.15 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/in_ready_o (net)     9     0.00   208.15 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/in_ready_o (aes_cipher_control_fsm_0_0_0)     0.00   208.15 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/in_ready (net)     0.00   208.15 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/U12/Z (SC7P5T_INVX1_CSC28L)    11.30    18.83   226.98 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/n19 (net)     1     0.00   226.98 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/in_i[47] (prim_buf_Width48_0)     0.00   226.98 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/in_i[47] (net)     0.00   226.98 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/U13/Z (SC7P5T_BUFX1_A_CSC28L)     5.34    20.20   247.18 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/out_o[47] (net)     1     0.00   247.18 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/out_o[47] (prim_buf_Width48_0)     0.00   247.18 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/in_ready_no (net)     0.00   247.18 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/in_ready_no (aes_cipher_control_fsm_n_0_0)     0.00   247.18 f
  dut_core/u_aes_cipher_control/in_ready_o[2] (net)                 0.00     247.18 f
  dut_core/u_aes_cipher_control/in_ready_o[2] (aes_cipher_control_0_0_0)     0.00   247.18 f
  dut_core/in_ready_o[2] (net)                                      0.00     247.18 f
  dut_core/in_ready_o[2] (aes_cipher_core_AES192Enable0_CiphOpFwdOnly0_SecMasking0_SecSBoxImpl0_SecAllowForcingMasks0_SecSkipPRNGReseeding0_EntropyWidth1)     0.00   247.18 f
  in_ready_o[2] (net)                                               0.00     247.18 f
  U148/Z (SC7P5T_ND3IAX1_CSC28L)                         29.26     39.12     286.30 f
  n6 (net)                                      3                   0.00     286.30 f
  U150/Z (SC7P5T_AOI21X1_CSC28L)                         29.82     39.43     325.73 r
  in_valid_i[1] (net)                           3                   0.00     325.73 r
  U149/Z (SC7P5T_INVX1_CSC28L)                           10.33     17.53     343.26 f
  n1 (net)                                      1                   0.00     343.26 f
  dut_core/in_valid_i[2] (aes_cipher_core_AES192Enable0_CiphOpFwdOnly0_SecMasking0_SecSBoxImpl0_SecAllowForcingMasks0_SecSkipPRNGReseeding0_EntropyWidth1)     0.00   343.26 f
  dut_core/in_valid_i[2] (net)                                      0.00     343.26 f
  dut_core/u_aes_cipher_control/in_valid_i[2] (aes_cipher_control_0_0_0)     0.00   343.26 f
  dut_core/u_aes_cipher_control/in_valid_i[2] (net)                 0.00     343.26 f
  dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/sel_i[2] (aes_sel_buf_chk_2_3_0_5)     0.00   343.26 f
  dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/sel_i[2] (net)     0.00   343.26 f
  dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i/in_i[2] (prim_buf_Width3_16)     0.00   343.26 f
  dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i/in_i[2] (net)     0.00   343.26 f
  dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i/U3/Z (SC7P5T_BUFX1_A_CSC28L)     8.21    22.14   365.40 f
  dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i/out_o[2] (net)     2     0.00   365.40 f
  dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i/out_o[2] (prim_buf_Width3_16)     0.00   365.40 f
  dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/sel_o[2] (net)     0.00   365.40 f
  dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/sel_o[2] (aes_sel_buf_chk_2_3_0_5)     0.00   365.40 f
  dut_core/u_aes_cipher_control/sp2v_sig_chk_raw[0][2] (net)        0.00     365.40 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/in_valid_ni (aes_cipher_control_fsm_n_0_0)     0.00   365.40 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/in_valid_ni (net)     0.00   365.40 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in/in_i[25] (prim_buf_Width26_0)     0.00   365.40 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in/in_i[25] (net)     0.00   365.40 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in/U4/Z (SC7P5T_BUFX1_A_CSC28L)     5.38    18.57   383.98 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in/out_o[25] (net)     1     0.00   383.98 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in/out_o[25] (prim_buf_Width26_0)     0.00   383.98 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/in_buf[0] (net)     0.00   383.98 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/U3/Z (SC7P5T_INVX1_CSC28L)    12.83    14.81   398.79 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/n8 (net)     3     0.00   398.79 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/in_valid_i (aes_cipher_control_fsm_0_0_0)     0.00   398.79 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/in_valid_i (net)     0.00   398.79 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U5/Z (SC7P5T_INVX1_CSC28L)     7.87    13.09   411.88 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n18 (net)     2     0.00   411.88 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U101/Z (SC7P5T_NR2X1_CSC28L)    28.59    27.04   438.91 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n199 (net)     4     0.00   438.91 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U40/Z (SC7P5T_NR2IAX1_CSC28L)    44.52    60.65   499.56 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/key_full_sel_o[3] (net)     7     0.00   499.56 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U11/Z (SC7P5T_ND2X1_MR_CSC28L)    24.78    36.63   536.19 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n284 (net)     3     0.00   536.19 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U41/Z (SC7P5T_OAI21X1_CSC28L)    17.02    28.70   564.89 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/key_full_sel_o[4] (net)     1     0.00   564.89 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/key_full_sel_o[4] (aes_cipher_control_fsm_0_0_0)     0.00   564.89 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/key_full_sel[4] (net)     0.00   564.89 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/in_i[29] (prim_buf_Width48_0)     0.00   564.89 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/in_i[29] (net)     0.00   564.89 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/U15/Z (SC7P5T_BUFX1_A_CSC28L)     9.41    24.94   589.83 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/out_o[29] (net)     2     0.00   589.83 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/out_o[29] (prim_buf_Width48_0)     0.00   589.83 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/key_full_sel_o[4] (net)     0.00   589.83 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/key_full_sel_o[4] (aes_cipher_control_fsm_n_0_0)     0.00   589.83 r
  dut_core/u_aes_cipher_control/mr_key_full_sel[2][4] (net)         0.00     589.83 r
  dut_core/u_aes_cipher_control/U117/Z (SC7P5T_NR3X1_CSC28L)    11.03    14.33   604.16 f
  dut_core/u_aes_cipher_control/n97 (net)       2                   0.00     604.16 f
  dut_core/u_aes_cipher_control/U116/Z (SC7P5T_INVX1_CSC28L)     7.52    13.17   617.33 r
  dut_core/u_aes_cipher_control/key_full_sel_o[4] (net)     1       0.00     617.33 r
  dut_core/u_aes_cipher_control/key_full_sel_o[4] (aes_cipher_control_0_0_0)     0.00   617.33 r
  dut_core/key_full_sel_ctrl[4] (net)                               0.00     617.33 r
  dut_core/u_aes_key_full_sel_buf_chk/sel_i[4] (aes_sel_buf_chk_4_5_1_1)     0.00   617.33 r
  dut_core/u_aes_key_full_sel_buf_chk/sel_i[4] (net)                0.00     617.33 r
  dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/in_i[4] (prim_sec_anchor_buf_Width5_1)     0.00   617.33 r
  dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/in_i[4] (net)     0.00   617.33 r
  dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf/in_i[4] (prim_buf_Width5_1)     0.00   617.33 r
  dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf/in_i[4] (net)     0.00   617.33 r
  dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf/U4/Z (SC7P5T_BUFX1_A_CSC28L)    28.27    34.91   652.24 r
  dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf/out_o[4] (net)     7     0.00   652.24 r
  dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf/out_o[4] (prim_buf_Width5_1)     0.00   652.24 r
  dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/out_o[4] (net)     0.00   652.24 r
  dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/out_o[4] (prim_sec_anchor_buf_Width5_1)     0.00   652.24 r
  dut_core/u_aes_key_full_sel_buf_chk/sel_o[4] (net)                0.00     652.24 r
  dut_core/u_aes_key_full_sel_buf_chk/U8/Z (SC7P5T_XOR2X2_CSC28L)     6.94    53.20   705.44 f
  dut_core/u_aes_key_full_sel_buf_chk/n6 (net)     1                0.00     705.44 f
  dut_core/u_aes_key_full_sel_buf_chk/U7/Z (SC7P5T_NR3X1_CSC28L)    16.74    18.86   724.30 r
  dut_core/u_aes_key_full_sel_buf_chk/n5 (net)     1                0.00     724.30 r
  dut_core/u_aes_key_full_sel_buf_chk/U3/Z (SC7P5T_OAI222X1_CSC28L)    23.86    37.54   761.84 f
  dut_core/u_aes_key_full_sel_buf_chk/err_o (net)     1             0.00     761.84 f
  dut_core/u_aes_key_full_sel_buf_chk/err_o (aes_sel_buf_chk_4_5_1_1)     0.00   761.84 f
  dut_core/key_full_sel_err (net)                                   0.00     761.84 f
  dut_core/U530/Z (SC7P5T_NR3X1_CSC28L)                  18.00     27.94     789.78 r
  dut_core/n1446 (net)                          1                   0.00     789.78 r
  dut_core/U529/Z (SC7P5T_ND2X1_MR_CSC28L)               10.56     17.02     806.81 f
  dut_core/mux_sel_err (net)                    1                   0.00     806.81 f
  dut_core/u_aes_cipher_control/mux_sel_err_i (aes_cipher_control_0_0_0)     0.00   806.81 f
  dut_core/u_aes_cipher_control/mux_sel_err_i (net)                 0.00     806.81 f
  dut_core/u_aes_cipher_control/U43/Z (SC7P5T_AN4IAX1_CSC28L)    11.48    14.42   821.22 r
  dut_core/u_aes_cipher_control/n26 (net)       1                   0.00     821.22 r
  dut_core/u_aes_cipher_control/U26/Z (SC7P5T_AN4IAX1_CSC28L)    12.46    45.73   866.95 r
  dut_core/u_aes_cipher_control/n24 (net)       1                   0.00     866.95 r
  dut_core/u_aes_cipher_control/U25/Z (SC7P5T_ND3X1_CSC28L)    34.61    36.44   903.39 f
  dut_core/u_aes_cipher_control/mux_sel_err (net)     3             0.00     903.39 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/mux_sel_err_i (aes_cipher_control_fsm_n_0_0)     0.00   903.39 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/mux_sel_err_i (net)     0.00   903.39 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in/in_i[12] (prim_buf_Width26_0)     0.00   903.39 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in/in_i[12] (net)     0.00   903.39 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in/U3/Z (SC7P5T_BUFX1_A_CSC28L)     7.96    32.88   936.27 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in/out_o[12] (net)     2     0.00   936.27 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in/out_o[12] (prim_buf_Width26_0)     0.00   936.27 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/in_buf[13] (net)     0.00   936.27 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/mux_sel_err_i (aes_cipher_control_fsm_0_0_0)     0.00   936.27 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/mux_sel_err_i (net)     0.00   936.27 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U36/Z (SC7P5T_NR3X1_CSC28L)    24.23    27.22   963.50 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n257 (net)     2     0.00   963.50 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U35/Z (SC7P5T_ND2X1_MR_CSC28L)    18.73    26.71   990.20 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n214 (net)     3     0.00   990.20 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U99/Z (SC7P5T_AO21IAX1_CSC28L)    15.53    34.57  1024.78 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n220 (net)     2     0.00  1024.78 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U98/Z (SC7P5T_NR2X1_CSC28L)    13.13    19.30  1044.08 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n222 (net)     1     0.00  1044.08 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U97/Z (SC7P5T_OAI211X1_CSC28L)    25.34    29.90  1073.98 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n261 (net)     2     0.00  1073.98 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U39/Z (SC7P5T_NR2X1_CSC28L)    12.33    24.09  1098.07 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/n224 (net)     1     0.00  1098.07 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/U38/Z (SC7P5T_OAI22X1_CSC28L)    13.27    20.21  1118.28 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/dec_key_gen_d_o (net)     1     0.00  1118.28 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/dec_key_gen_d_o (aes_cipher_control_fsm_0_0_0)     0.00  1118.28 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/dec_key_gen_d (net)     0.00  1118.28 f
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/U5/Z (SC7P5T_INVX1_CSC28L)     8.00    14.36  1132.64 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/n9 (net)     1     0.00  1132.64 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/in_i[3] (prim_buf_Width48_0)     0.00  1132.64 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/in_i[3] (net)     0.00  1132.64 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/U14/Z (SC7P5T_BUFX1_A_CSC28L)     9.52    20.57  1153.21 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/out_o[3] (net)     2     0.00  1153.21 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out/out_o[3] (prim_buf_Width48_0)     0.00  1153.21 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/dec_key_gen_d_no (net)     0.00  1153.21 r
  dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/dec_key_gen_d_no (aes_cipher_control_fsm_n_0_0)     0.00  1153.21 r
  dut_core/u_aes_cipher_control/sp_dec_key_gen_d[2] (net)           0.00    1153.21 r
  dut_core/u_aes_cipher_control/U135/Z (SC7P5T_ND3IAX1_CSC28L)    11.76    24.60  1177.81 r
  dut_core/u_aes_cipher_control/n105 (net)      2                   0.00    1177.81 r
  dut_core/u_aes_cipher_control/U132/Z (SC7P5T_AN3X1_CSC28L)    10.77    42.91  1220.72 r
  dut_core/u_aes_cipher_control/key_expand_op_o[1] (net)     1      0.00    1220.72 r
  dut_core/u_aes_cipher_control/key_expand_op_o[1] (aes_cipher_control_0_0_0)     0.00  1220.72 r
  dut_core/key_expand_op[0] (net)                                   0.00    1220.72 r
  dut_core/u_aes_key_expand/op_i[1] (aes_key_expand_0_0_0)          0.00    1220.72 r
  dut_core/u_aes_key_expand/op_i[1] (net)                           0.00    1220.72 r
  dut_core/u_aes_key_expand/U106/Z (SC7P5T_INVX1_CSC28L)     9.61    14.19  1234.91 f
  dut_core/u_aes_key_expand/n105 (net)          3                   0.00    1234.91 f
  dut_core/u_aes_key_expand/U902/Z (SC7P5T_XNR2X2_CSC28L)    11.00    49.71  1284.62 r
  dut_core/u_aes_key_expand/n479 (net)          4                   0.00    1284.62 r
  dut_core/u_aes_key_expand/U22/Z (SC7P5T_ND2X1_MR_CSC28L)    14.72    18.12  1302.74 f
  dut_core/u_aes_key_expand/n314 (net)          2                   0.00    1302.74 f
  dut_core/u_aes_key_expand/U158/Z (SC7P5T_AOI211X1_CSC28L)    22.02    30.40  1333.13 r
  dut_core/u_aes_key_expand/n262 (net)          1                   0.00    1333.13 r
  dut_core/u_aes_key_expand/U157/Z (SC7P5T_BUFX1_A_CSC28L)    14.97    31.64  1364.78 r
  dut_core/u_aes_key_expand/n96 (net)           3                   0.00    1364.78 r
  dut_core/u_aes_key_expand/U94/Z (SC7P5T_BUFX1_A_CSC28L)    38.00    46.09  1410.87 r
  dut_core/u_aes_key_expand/n93 (net)          13                   0.00    1410.87 r
  dut_core/u_aes_key_expand/U156/Z (SC7P5T_OA222X1_CSC28L)    15.51    67.47  1478.34 r
  dut_core/u_aes_key_expand/n256 (net)          2                   0.00    1478.34 r
  dut_core/u_aes_key_expand/U93/Z (SC7P5T_OAI22X1_CSC28L)    36.15    28.75  1507.09 f
  dut_core/u_aes_key_expand/sub_word_in[5] (net)     3              0.00    1507.09 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/data_i[5] (aes_sbox_SecSBoxImpl0_3)     0.00  1507.09 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/data_i[5] (net)     0.00  1507.09 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/data_i[5] (aes_sbox_lut_3)     0.00  1507.09 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/data_i[5] (net)     0.00  1507.09 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U761/Z (SC7P5T_INVX1_CSC28L)    15.11    26.83  1533.93 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n58 (net)     2     0.00  1533.93 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U777/Z (SC7P5T_NR2X1_CSC28L)    21.03    21.11  1555.04 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n806 (net)     4     0.00  1555.04 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U739/Z (SC7P5T_ND2X1_MR_CSC28L)    38.06    41.78  1596.82 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n932 (net)    11     0.00  1596.82 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U567/Z (SC7P5T_INVX1_CSC28L)    22.04    34.27  1631.08 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n56 (net)     6     0.00  1631.08 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U98/Z (SC7P5T_ND2X1_MR_CSC28L)    18.34    25.90  1656.99 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n1143 (net)     4     0.00  1656.99 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U107/Z (SC7P5T_AN4IAX1_CSC28L)    11.62    49.53  1706.52 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n821 (net)     1     0.00  1706.52 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U102/Z (SC7P5T_AN4IAX1_CSC28L)    12.11    47.49  1754.01 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n822 (net)     1     0.00  1754.01 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U99/Z (SC7P5T_ND3X1_MR_CSC28L)    22.77    27.29  1781.30 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n926 (net)     2     0.00  1781.30 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U106/Z (SC7P5T_NR4IABX1_CSC28L)    10.46    65.33  1846.64 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n929 (net)     1     0.00  1846.64 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U103/Z (SC7P5T_ND3X1_MR_CSC28L)    23.32    27.12  1873.75 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n1402 (net)     2     0.00  1873.75 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U5/Z (SC7P5T_NR3X1_CSC28L)    17.04    28.76  1902.51 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n1409 (net)     1     0.00  1902.51 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U6/Z (SC7P5T_AN4IAX1_CSC28L)    12.10    49.53  1952.04 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/n1412 (net)     1     0.00  1952.04 r
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/U783/Z (SC7P5T_OAI22X1_CSC28L)    12.07    20.95  1972.99 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/data_o[5] (net)     1     0.00  1972.99 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox/data_o[5] (aes_sbox_lut_3)     0.00  1972.99 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/data_o[5] (net)     0.00  1972.99 f
  dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/data_o[5] (aes_sbox_SecSBoxImpl0_3)     0.00  1972.99 f
  dut_core/u_aes_key_expand/sub_word_out[5] (net)                   0.00    1972.99 f
  dut_core/u_aes_key_expand/U774/Z (SC7P5T_XNR2X2_CSC28L)    11.58    51.45  2024.44 r
  dut_core/u_aes_key_expand/n787 (net)          3                   0.00    2024.44 r
  dut_core/u_aes_key_expand/U169/Z (SC7P5T_XOR2X2_CSC28L)    11.04    50.32  2074.76 f
  dut_core/u_aes_key_expand/n449 (net)          3                   0.00    2074.76 f
  dut_core/u_aes_key_expand/U312/Z (SC7P5T_XOR2X2_CSC28L)    11.42    40.42  2115.17 r
  dut_core/u_aes_key_expand/n417 (net)          3                   0.00    2115.17 r
  dut_core/u_aes_key_expand/U307/Z (SC7P5T_XOR2X2_CSC28L)    13.47    52.69  2167.86 f
  dut_core/u_aes_key_expand/n357 (net)          5                   0.00    2167.86 f
  dut_core/u_aes_key_expand/U310/Z (SC7P5T_XOR2X2_CSC28L)     6.70    36.30  2204.16 r
  dut_core/u_aes_key_expand/n495 (net)          1                   0.00    2204.16 r
  dut_core/u_aes_key_expand/U308/Z (SC7P5T_OAI221X1_CSC28L)    31.70    32.10  2236.26 f
  dut_core/u_aes_key_expand/key_o[0][3][5] (net)     2              0.00    2236.26 f
  dut_core/u_aes_key_expand/key_o[0][3][5] (aes_key_expand_0_0_0)     0.00  2236.26 f
  dut_core/key_expand_out[0][3][5] (net)                            0.00    2236.26 f
  dut_core/U935/Z (SC7P5T_AOI222X1_CSC28L)               26.75     46.94    2283.20 r
  dut_core/n1141 (net)                          1                   0.00    2283.20 r
  dut_core/U931/Z (SC7P5T_OAI221X1_CSC28L)               25.29     34.00    2317.21 f
  dut_core/n1737 (net)                          1                   0.00    2317.21 f
  dut_core/key_full_q_reg[0][3][5]/D (SC7P5T_DFFRQX2_CSC28L)    25.29     0.00  2317.21 f
  data arrival time                                                         2317.21

  clock clk_i[0] (rise edge)                                     2564.00    2564.00
  clock network delay (ideal)                                       0.00    2564.00
  dut_core/key_full_q_reg[0][3][5]/CLK (SC7P5T_DFFRQX2_CSC28L)      0.00    2564.00 r
  library setup time                                              -23.93    2540.07
  data required time                                                        2540.07
  ---------------------------------------------------------------------------------------------------------
  data required time                                                        2540.07
  data arrival time                                                        -2317.21
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                222.86


1
 
****************************************
Report : area
Design : aes_cipher_core_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:11:24 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         8305
Number of nets:                         30765
Number of cells:                        24512
Number of combinational cells:          23680
Number of sequential cells:               700
Number of macros/black boxes:               0
Number of buf/inv:                       4249
Number of references:                      10

Combinational area:               7975.672864
Buf/Inv area:                      657.024009
Noncombinational area:            1120.560026
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  9096.232890
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------------------------------------------------------------------------------------------------------------
aes_cipher_core_wrapper           9096.2329    100.0    22.3416     0.0000  0.0000  aes_cipher_core_wrapper
dut_core                          9073.8913     99.8  1228.4400  1026.1128  0.0000  aes_cipher_core_AES192Enable0_CiphOpFwdOnly0_SecMasking0_SecSBoxImpl0_SecAllowForcingMasks0_SecSkipPRNGReseeding0_EntropyWidth1
dut_core/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_1_8
dut_core/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_8
dut_core/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_8
dut_core/gen_sel_buf_chk[1].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_1_7
dut_core/gen_sel_buf_chk[1].u_aes_sp2v_sig_buf_chk_i/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_7
dut_core/gen_sel_buf_chk[1].u_aes_sp2v_sig_buf_chk_i/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_7
dut_core/gen_sel_buf_chk[2].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_1_6
dut_core/gen_sel_buf_chk[2].u_aes_sp2v_sig_buf_chk_i/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_6
dut_core/gen_sel_buf_chk[2].u_aes_sp2v_sig_buf_chk_i/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_6
dut_core/gen_shares_round_key[0].u_aes_key_mix_columns  563.7600     6.2    0.0000    0.0000 0.0000 aes_mix_columns_0
dut_core/gen_shares_round_key[0].u_aes_key_mix_columns/gen_mix_column[0].u_aes_mix_column_i  140.9400     1.5  140.9400    0.0000 0.0000 aes_mix_single_column_3
dut_core/gen_shares_round_key[0].u_aes_key_mix_columns/gen_mix_column[1].u_aes_mix_column_i  140.9400     1.5  140.9400    0.0000 0.0000 aes_mix_single_column_2
dut_core/gen_shares_round_key[0].u_aes_key_mix_columns/gen_mix_column[2].u_aes_mix_column_i  140.9400     1.5  140.9400    0.0000 0.0000 aes_mix_single_column_1
dut_core/gen_shares_round_key[0].u_aes_key_mix_columns/gen_mix_column[3].u_aes_mix_column_i  140.9400     1.5  140.9400    0.0000 0.0000 aes_mix_single_column_0
dut_core/gen_shares_shift_mix[0].u_aes_mix_columns  563.9688     6.2    0.2088    0.0000 0.0000 aes_mix_columns_1
dut_core/gen_shares_shift_mix[0].u_aes_mix_columns/gen_mix_column[0].u_aes_mix_column_i  140.9400     1.5  140.9400    0.0000 0.0000 aes_mix_single_column_7
dut_core/gen_shares_shift_mix[0].u_aes_mix_columns/gen_mix_column[1].u_aes_mix_column_i  140.9400     1.5  140.9400    0.0000 0.0000 aes_mix_single_column_6
dut_core/gen_shares_shift_mix[0].u_aes_mix_columns/gen_mix_column[2].u_aes_mix_column_i  140.9400     1.5  140.9400    0.0000 0.0000 aes_mix_single_column_5
dut_core/gen_shares_shift_mix[0].u_aes_mix_columns/gen_mix_column[3].u_aes_mix_column_i  140.9400     1.5  140.9400    0.0000 0.0000 aes_mix_single_column_4
dut_core/gen_shares_shift_mix[0].u_aes_shift_rows   52.8264     0.6   52.8264    0.0000 0.0000 aes_shift_rows
dut_core/u_aes_add_rk_sel_buf_chk    3.3408      0.0     2.2968     0.0000  0.0000  aes_sel_buf_chk_3_5_1_0
dut_core/u_aes_add_rk_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i    1.0440     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width5_2
dut_core/u_aes_add_rk_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    1.0440     0.0    1.0440    0.0000 0.0000 prim_buf_Width5_2
dut_core/u_aes_cipher_control      387.0456      4.3    47.6760     4.8024  0.0000  aes_cipher_control_0_0_0
dut_core/u_aes_cipher_control/gen_fsm[0].gen_fsm_p.u_aes_cipher_control_fsm_i  100.5720     1.1    0.0000    0.0000 0.0000 aes_cipher_control_fsm_p_0_0_1
dut_core/u_aes_cipher_control/gen_fsm[0].gen_fsm_p.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm   85.1208     0.9   62.5008   12.8064 0.0000 aes_cipher_control_fsm_0_0_2
dut_core/u_aes_cipher_control/gen_fsm[0].gen_fsm_p.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs    9.8136     0.1    0.0000    0.0000 0.0000 prim_sparse_fsm_flop_6_09_1_2
dut_core/u_aes_cipher_control/gen_fsm[0].gen_fsm_p.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs/u_state_flop    9.8136     0.1    0.2088    9.6048 0.0000 prim_flop_6_09_2
dut_core/u_aes_cipher_control/gen_fsm[0].gen_fsm_p.u_aes_cipher_control_fsm_i/u_prim_buf_in    5.4288     0.1    5.4288    0.0000 0.0000 prim_buf_Width26_2
dut_core/u_aes_cipher_control/gen_fsm[0].gen_fsm_p.u_aes_cipher_control_fsm_i/u_prim_buf_out   10.0224     0.1   10.0224    0.0000 0.0000 prim_buf_Width48_2
dut_core/u_aes_cipher_control/gen_fsm[1].gen_fsm_p.u_aes_cipher_control_fsm_i  100.5720     1.1    0.0000    0.0000 0.0000 aes_cipher_control_fsm_p_0_0_0
dut_core/u_aes_cipher_control/gen_fsm[1].gen_fsm_p.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm   85.1208     0.9   62.5008   12.8064 0.0000 aes_cipher_control_fsm_0_0_1
dut_core/u_aes_cipher_control/gen_fsm[1].gen_fsm_p.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs    9.8136     0.1    0.0000    0.0000 0.0000 prim_sparse_fsm_flop_6_09_1_1
dut_core/u_aes_cipher_control/gen_fsm[1].gen_fsm_p.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs/u_state_flop    9.8136     0.1    0.2088    9.6048 0.0000 prim_flop_6_09_1
dut_core/u_aes_cipher_control/gen_fsm[1].gen_fsm_p.u_aes_cipher_control_fsm_i/u_prim_buf_in    5.4288     0.1    5.4288    0.0000 0.0000 prim_buf_Width26_1
dut_core/u_aes_cipher_control/gen_fsm[1].gen_fsm_p.u_aes_cipher_control_fsm_i/u_prim_buf_out   10.0224     0.1   10.0224    0.0000 0.0000 prim_buf_Width48_1
dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i  103.2168     1.1    2.6448    0.0000 0.0000 aes_cipher_control_fsm_n_0_0
dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm   85.1208     0.9   62.5008   12.8064 0.0000 aes_cipher_control_fsm_0_0_0
dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs    9.8136     0.1    0.0000    0.0000 0.0000 prim_sparse_fsm_flop_6_09_1_0
dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_aes_cipher_control_fsm/u_state_regs/u_state_flop    9.8136     0.1    0.2088    9.6048 0.0000 prim_flop_6_09_0
dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_in    5.4288     0.1    5.4288    0.0000 0.0000 prim_buf_Width26_0
dut_core/u_aes_cipher_control/gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i/u_prim_buf_out   10.0224     0.1   10.0224    0.0000 0.0000 prim_buf_Width48_0
dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_0_5
dut_core/u_aes_cipher_control/gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_16
dut_core/u_aes_cipher_control/gen_sel_buf_chk[1].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_0_4
dut_core/u_aes_cipher_control/gen_sel_buf_chk[1].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_15
dut_core/u_aes_cipher_control/gen_sel_buf_chk[2].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_0_3
dut_core/u_aes_cipher_control/gen_sel_buf_chk[2].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_14
dut_core/u_aes_cipher_control/gen_sel_buf_chk[3].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_0_2
dut_core/u_aes_cipher_control/gen_sel_buf_chk[3].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_13
dut_core/u_aes_cipher_control/gen_sel_buf_chk[4].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_0_1
dut_core/u_aes_cipher_control/gen_sel_buf_chk[4].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_12
dut_core/u_aes_cipher_control/gen_sel_buf_chk[5].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_0_0
dut_core/u_aes_cipher_control/gen_sel_buf_chk[5].u_aes_sp2v_sig_buf_chk_i/gen_buf.u_prim_buf_sel_i    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_11
dut_core/u_aes_cipher_control/gen_sel_buf_chk[6].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_1_1
dut_core/u_aes_cipher_control/gen_sel_buf_chk[6].u_aes_sp2v_sig_buf_chk_i/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_1
dut_core/u_aes_cipher_control/gen_sel_buf_chk[6].u_aes_sp2v_sig_buf_chk_i/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_1
dut_core/u_aes_cipher_control/gen_sel_buf_chk[7].u_aes_sp2v_sig_buf_chk_i    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_1_0
dut_core/u_aes_cipher_control/gen_sel_buf_chk[7].u_aes_sp2v_sig_buf_chk_i/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_0
dut_core/u_aes_cipher_control/gen_sel_buf_chk[7].u_aes_sp2v_sig_buf_chk_i/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_0
dut_core/u_aes_cipher_control/u_crypt_regs    4.8024     0.1    0.0000    4.8024 0.0000 prim_flop_3_4_1
dut_core/u_aes_cipher_control/u_dec_key_gen_regs    4.8024     0.1    0.0000    4.8024 0.0000 prim_flop_3_4_0
dut_core/u_aes_key_dec_sel_buf_chk    2.5752     0.0     1.9488     0.0000  0.0000  aes_sel_buf_chk_2_3_1_10
dut_core/u_aes_key_dec_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_10
dut_core/u_aes_key_dec_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_10
dut_core/u_aes_key_expand         1479.9744     16.3   533.2752    12.8064  0.0000  aes_key_expand_0_0_0
dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_3
dut_core/u_aes_key_expand/gen_sbox[0].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_3
dut_core/u_aes_key_expand/gen_sbox[1].u_aes_sbox_i  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_2
dut_core/u_aes_key_expand/gen_sbox[1].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_2
dut_core/u_aes_key_expand/gen_sbox[2].u_aes_sbox_i  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_1
dut_core/u_aes_key_expand/gen_sbox[2].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_1
dut_core/u_aes_key_expand/gen_sbox[3].u_aes_sbox_i  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_0
dut_core/u_aes_key_expand/gen_sbox[3].u_aes_sbox_i/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_0
dut_core/u_aes_key_expand/u_aes_key_expand_en_buf_chk    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_1_3
dut_core/u_aes_key_expand/u_aes_key_expand_en_buf_chk/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_3
dut_core/u_aes_key_expand/u_aes_key_expand_en_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_3
dut_core/u_aes_key_expand/u_aes_key_expand_out_ack_buf_chk    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_1_2
dut_core/u_aes_key_expand/u_aes_key_expand_out_ack_buf_chk/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_2
dut_core/u_aes_key_expand/u_aes_key_expand_out_ack_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_2
dut_core/u_aes_key_full_sel_buf_chk    4.0368     0.0    2.9928     0.0000  0.0000  aes_sel_buf_chk_4_5_1_1
dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i    1.0440     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width5_1
dut_core/u_aes_key_full_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    1.0440     0.0    1.0440    0.0000 0.0000 prim_buf_Width5_1
dut_core/u_aes_key_words_sel_buf_chk    4.0368     0.0    2.9928    0.0000  0.0000  aes_sel_buf_chk_4_5_1_0
dut_core/u_aes_key_words_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i    1.0440     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width5_0
dut_core/u_aes_key_words_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    1.0440     0.0    1.0440    0.0000 0.0000 prim_buf_Width5_0
dut_core/u_aes_round_key_sel_buf_chk    2.5752     0.0    1.9488    0.0000  0.0000  aes_sel_buf_chk_2_3_1_9
dut_core/u_aes_round_key_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_9
dut_core/u_aes_round_key_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_9
dut_core/u_aes_state_sel_buf_chk     3.3408      0.0     2.2968     0.0000  0.0000  aes_sel_buf_chk_3_5_1_1
dut_core/u_aes_state_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i    1.0440     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width5_3
dut_core/u_aes_state_sel_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    1.0440     0.0    1.0440    0.0000 0.0000 prim_buf_Width5_3
dut_core/u_aes_sub_bytes          3744.1320     41.2    24.0120     0.0000  0.0000  aes_sub_bytes_SecSBoxImpl0
dut_core/u_aes_sub_bytes/gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_19
dut_core/u_aes_sub_bytes/gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_19
dut_core/u_aes_sub_bytes/gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_18
dut_core/u_aes_sub_bytes/gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_18
dut_core/u_aes_sub_bytes/gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_17
dut_core/u_aes_sub_bytes/gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_17
dut_core/u_aes_sub_bytes/gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_16
dut_core/u_aes_sub_bytes/gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_16
dut_core/u_aes_sub_bytes/gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_15
dut_core/u_aes_sub_bytes/gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_15
dut_core/u_aes_sub_bytes/gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_14
dut_core/u_aes_sub_bytes/gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_14
dut_core/u_aes_sub_bytes/gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_13
dut_core/u_aes_sub_bytes/gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_13
dut_core/u_aes_sub_bytes/gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_12
dut_core/u_aes_sub_bytes/gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_12
dut_core/u_aes_sub_bytes/gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_11
dut_core/u_aes_sub_bytes/gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_11
dut_core/u_aes_sub_bytes/gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_10
dut_core/u_aes_sub_bytes/gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_10
dut_core/u_aes_sub_bytes/gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_9
dut_core/u_aes_sub_bytes/gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_9
dut_core/u_aes_sub_bytes/gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_8
dut_core/u_aes_sub_bytes/gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_8
dut_core/u_aes_sub_bytes/gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_7
dut_core/u_aes_sub_bytes/gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_7
dut_core/u_aes_sub_bytes/gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_6
dut_core/u_aes_sub_bytes/gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_6
dut_core/u_aes_sub_bytes/gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_5
dut_core/u_aes_sub_bytes/gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_5
dut_core/u_aes_sub_bytes/gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij  232.1856     2.6    4.2456    0.0000 0.0000 aes_sbox_SecSBoxImpl0_4
dut_core/u_aes_sub_bytes/gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij/gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox  227.9400     2.5  227.9400    0.0000 0.0000 aes_sbox_lut_4
dut_core/u_aes_sub_bytes/u_aes_sb_en_buf_chk    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_1_5
dut_core/u_aes_sub_bytes/u_aes_sb_en_buf_chk/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_5
dut_core/u_aes_sub_bytes/u_aes_sb_en_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_5
dut_core/u_aes_sub_bytes/u_aes_sb_out_ack_buf_chk    2.5752     0.0    1.9488    0.0000 0.0000 aes_sel_buf_chk_2_3_1_4
dut_core/u_aes_sub_bytes/u_aes_sb_out_ack_buf_chk/gen_sec_buf.u_prim_buf_sel_i    0.6264     0.0    0.0000    0.0000 0.0000 prim_sec_anchor_buf_Width3_4
dut_core/u_aes_sub_bytes/u_aes_sb_out_ack_buf_chk/gen_sec_buf.u_prim_buf_sel_i/u_secure_anchor_buf    0.6264     0.0    0.6264    0.0000 0.0000 prim_buf_Width3_4
--------------------------------  ---------  -------  ---------  ---------  ------  -------------------------------------------------------------------------------------------------------------------------------
Total                                                 7975.6729  1120.5600  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : aes_cipher_core_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:11:28 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
aes_cipher_core_wrapper                4.83e-02    0.741    4.034    0.793 100.0
  dut_core (aes_cipher_core_AES192Enable0_CiphOpFwdOnly0_SecMasking0_SecSBoxImpl0_SecAllowForcingMasks0_SecSkipPRNGReseeding0_EntropyWidth1) 4.82e-02    0.740    4.020    0.793 100.0
    gen_sel_buf_chk[2].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_1_6) 9.33e-06 8.13e-06 1.46e-03 1.89e-05   0.0
      gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_6) 6.64e-06 6.44e-06 4.12e-04 1.35e-05   0.0
        u_secure_anchor_buf (prim_buf_Width3_6) 6.64e-06 6.44e-06 4.12e-04 1.35e-05   0.0
    gen_sel_buf_chk[1].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_1_7) 5.92e-05 5.16e-05 1.45e-03 1.12e-04   0.0
      gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_7) 4.22e-05 4.09e-05 4.10e-04 8.35e-05   0.0
        u_secure_anchor_buf (prim_buf_Width3_7) 4.22e-05 4.09e-05 4.10e-04 8.35e-05   0.0
    gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_1_8) 6.05e-05 5.27e-05 1.45e-03 1.15e-04   0.0
      gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_8) 4.31e-05 4.17e-05 4.10e-04 8.52e-05   0.0
        u_secure_anchor_buf (prim_buf_Width3_8) 4.31e-05 4.17e-05 4.10e-04 8.52e-05   0.0
    u_aes_round_key_sel_buf_chk (aes_sel_buf_chk_2_3_1_9) 1.65e-06 1.39e-06 1.45e-03 4.48e-06   0.0
      gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_9) 1.17e-06 1.09e-06 3.86e-04 2.65e-06   0.0
        u_secure_anchor_buf (prim_buf_Width3_9) 1.17e-06 1.09e-06 3.86e-04 2.65e-06   0.0
    u_aes_key_words_sel_buf_chk (aes_sel_buf_chk_4_5_1_0) 1.43e-06 1.44e-06 2.02e-03 4.89e-06   0.0
      gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width5_0) 1.09e-06 7.63e-07 6.26e-04 2.48e-06   0.0
        u_secure_anchor_buf (prim_buf_Width5_0) 1.09e-06 7.63e-07 6.26e-04 2.48e-06   0.0
    u_aes_key_dec_sel_buf_chk (aes_sel_buf_chk_2_3_1_10) 9.33e-06 7.99e-06 1.45e-03 1.88e-05   0.0
      gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_10) 6.64e-06 6.30e-06 3.87e-04 1.33e-05   0.0
        u_secure_anchor_buf (prim_buf_Width3_10) 6.64e-06 6.30e-06 3.87e-04 1.33e-05   0.0
    u_aes_key_full_sel_buf_chk (aes_sel_buf_chk_4_5_1_1) 1.28e-04 1.16e-04 1.81e-03 2.45e-04   0.0
      gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width5_1) 9.33e-05 5.30e-05 6.99e-04 1.47e-04   0.0
        u_secure_anchor_buf (prim_buf_Width5_1) 9.33e-05 5.30e-05 6.99e-04 1.47e-04   0.0
    u_aes_add_rk_sel_buf_chk (aes_sel_buf_chk_3_5_1_0) 1.49e-05 1.24e-05 1.61e-03 2.89e-05   0.0
      gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width5_2) 1.00e-05 7.64e-06 6.79e-04 1.84e-05   0.0
        u_secure_anchor_buf (prim_buf_Width5_2) 1.00e-05 7.64e-06 6.79e-04 1.84e-05   0.0
    u_aes_state_sel_buf_chk (aes_sel_buf_chk_3_5_1_1) 7.82e-05 6.32e-05 1.56e-03 1.43e-04   0.0
      gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width5_3) 5.57e-05 4.53e-05 6.80e-04 1.02e-04   0.0
        u_secure_anchor_buf (prim_buf_Width5_3) 5.57e-05 4.53e-05 6.80e-04 1.02e-04   0.0
    u_aes_cipher_control (aes_cipher_control_0_0_0) 6.66e-03 5.52e-02    0.161 6.20e-02   7.8
      gen_sel_buf_chk[7].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_1_0) 4.39e-06 3.54e-06 1.46e-03 9.39e-06   0.0
        gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_0) 3.19e-06 2.79e-06 4.12e-04 6.39e-06   0.0
          u_secure_anchor_buf (prim_buf_Width3_0) 3.19e-06 2.79e-06 4.12e-04 6.39e-06   0.0
      gen_sel_buf_chk[6].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_1_1) 9.70e-07 7.91e-07 1.46e-03 3.22e-06   0.0
        gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_1) 7.05e-07 6.25e-07 4.12e-04 1.74e-06   0.0
          u_secure_anchor_buf (prim_buf_Width3_1) 7.05e-07 6.25e-07 4.12e-04 1.74e-06   0.0
      gen_sel_buf_chk[5].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_0_0) 1.44e-05 8.76e-06 1.45e-03 2.46e-05   0.0
        gen_buf.u_prim_buf_sel_i (prim_buf_Width3_11) 1.15e-05 6.80e-06 4.11e-04 1.87e-05   0.0
      gen_sel_buf_chk[4].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_0_1) 6.62e-06 4.79e-06 1.45e-03 1.29e-05   0.0
        gen_buf.u_prim_buf_sel_i (prim_buf_Width3_12) 5.04e-06 3.63e-06 4.12e-04 9.08e-06   0.0
      gen_sel_buf_chk[3].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_0_2) 8.35e-05 7.07e-05 1.43e-03 1.56e-04   0.0
        gen_buf.u_prim_buf_sel_i (prim_buf_Width3_13) 6.08e-05 5.64e-05 3.99e-04 1.18e-04   0.0
      gen_sel_buf_chk[2].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_0_3) 8.32e-05 7.05e-05 1.43e-03 1.55e-04   0.0
        gen_buf.u_prim_buf_sel_i (prim_buf_Width3_14) 6.08e-05 5.64e-05 3.99e-04 1.18e-04   0.0
      gen_sel_buf_chk[1].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_0_4) 1.02e-04 8.35e-05 1.43e-03 1.87e-04   0.0
        gen_buf.u_prim_buf_sel_i (prim_buf_Width3_15) 7.41e-05 6.61e-05 3.96e-04 1.41e-04   0.0
      gen_sel_buf_chk[0].u_aes_sp2v_sig_buf_chk_i (aes_sel_buf_chk_2_3_0_5) 1.07e-04 8.49e-05 1.43e-03 1.93e-04   0.0
        gen_buf.u_prim_buf_sel_i (prim_buf_Width3_16) 7.77e-05 6.66e-05 4.02e-04 1.45e-04   0.0
      u_dec_key_gen_regs (prim_flop_3_4_0) 2.57e-06 2.93e-03 1.84e-03 2.94e-03   0.4
      u_crypt_regs (prim_flop_3_4_1)   1.38e-06 2.93e-03 1.83e-03 2.93e-03   0.4
      gen_fsm[2].gen_fsm_n.u_aes_cipher_control_fsm_i (aes_cipher_control_fsm_n_0_0) 1.95e-03 1.53e-02 4.24e-02 1.73e-02   2.2
        u_prim_buf_out (prim_buf_Width48_0) 1.13e-04 2.31e-04 6.38e-03 3.50e-04   0.0
        u_aes_cipher_control_fsm (aes_cipher_control_fsm_0_0_0) 1.56e-03 1.47e-02 3.14e-02 1.63e-02   2.0
          u_state_regs (prim_sparse_fsm_flop_6_09_1_0) 1.83e-04 5.64e-03 3.93e-03 5.83e-03   0.7
            u_state_flop (prim_flop_6_09_0) 1.83e-04 5.64e-03 3.93e-03 5.83e-03   0.7
        u_prim_buf_in (prim_buf_Width26_0) 1.46e-04 3.22e-04 3.50e-03 4.72e-04   0.1
      gen_fsm[1].gen_fsm_p.u_aes_cipher_control_fsm_i (aes_cipher_control_fsm_p_0_0_0) 1.93e-03 1.52e-02 4.16e-02 1.72e-02   2.2
        u_prim_buf_out (prim_buf_Width48_1) 1.40e-04 2.30e-04 6.62e-03 3.76e-04   0.0
        u_aes_cipher_control_fsm (aes_cipher_control_fsm_0_0_1) 1.56e-03 1.47e-02 3.14e-02 1.63e-02   2.1
          u_state_regs (prim_sparse_fsm_flop_6_09_1_1) 1.83e-04 5.64e-03 3.93e-03 5.83e-03   0.7
            u_state_flop (prim_flop_6_09_1) 1.83e-04 5.64e-03 3.93e-03 5.83e-03   0.7
        u_prim_buf_in (prim_buf_Width26_1) 2.28e-04 3.23e-04 3.60e-03 5.54e-04   0.1
      gen_fsm[0].gen_fsm_p.u_aes_cipher_control_fsm_i (aes_cipher_control_fsm_p_0_0_1) 1.94e-03 1.52e-02 4.16e-02 1.72e-02   2.2
        u_prim_buf_out (prim_buf_Width48_2) 1.50e-04 2.30e-04 6.62e-03 3.86e-04   0.0
        u_aes_cipher_control_fsm (aes_cipher_control_fsm_0_0_2) 1.56e-03 1.47e-02 3.14e-02 1.63e-02   2.1
          u_state_regs (prim_sparse_fsm_flop_6_09_1_2) 1.83e-04 5.64e-03 3.93e-03 5.83e-03   0.7
            u_state_flop (prim_flop_6_09_2) 1.83e-04 5.64e-03 3.93e-03 5.83e-03   0.7
        u_prim_buf_in (prim_buf_Width26_2) 2.28e-04 3.21e-04 3.60e-03 5.52e-04   0.1
    gen_shares_round_key[0].u_aes_key_mix_columns (aes_mix_columns_0) 2.74e-05 1.01e-04    0.284 4.13e-04   0.1
      gen_mix_column[3].u_aes_mix_column_i (aes_mix_single_column_0) 5.91e-06 2.16e-05 7.11e-02 9.86e-05   0.0
      gen_mix_column[2].u_aes_mix_column_i (aes_mix_single_column_1) 6.71e-06 2.48e-05 7.11e-02 1.03e-04   0.0
      gen_mix_column[1].u_aes_mix_column_i (aes_mix_single_column_2) 6.99e-06 2.58e-05 7.11e-02 1.04e-04   0.0
      gen_mix_column[0].u_aes_mix_column_i (aes_mix_single_column_3) 7.83e-06 2.87e-05 7.11e-02 1.08e-04   0.0
    u_aes_key_expand (aes_key_expand_0_0_0) 6.65e-03 1.41e-02    0.656 2.14e-02   2.7
      u_aes_key_expand_out_ack_buf_chk (aes_sel_buf_chk_2_3_1_2) 4.17e-06 3.63e-06 1.46e-03 9.25e-06   0.0
        gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_2) 2.97e-06 2.87e-06 4.12e-04 6.25e-06   0.0
          u_secure_anchor_buf (prim_buf_Width3_2) 2.97e-06 2.87e-06 4.12e-04 6.25e-06   0.0
      u_aes_key_expand_en_buf_chk (aes_sel_buf_chk_2_3_1_3) 4.17e-06 3.63e-06 1.46e-03 9.26e-06   0.0
        gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_3) 2.97e-06 2.88e-06 4.12e-04 6.26e-06   0.0
          u_secure_anchor_buf (prim_buf_Width3_3) 2.97e-06 2.88e-06 4.12e-04 6.26e-06   0.0
      gen_sbox[3].u_aes_sbox_i (aes_sbox_SecSBoxImpl0_0) 3.61e-04 2.98e-04    0.108 7.67e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_0) 3.60e-04 2.97e-04    0.106 7.63e-04   0.1
      gen_sbox[2].u_aes_sbox_i (aes_sbox_SecSBoxImpl0_1) 3.61e-04 3.00e-04    0.108 7.70e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_1) 3.61e-04 3.00e-04    0.106 7.66e-04   0.1
      gen_sbox[1].u_aes_sbox_i (aes_sbox_SecSBoxImpl0_2) 3.61e-04 2.99e-04    0.108 7.69e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_2) 3.61e-04 2.98e-04    0.106 7.65e-04   0.1
      gen_sbox[0].u_aes_sbox_i (aes_sbox_SecSBoxImpl0_3) 3.43e-04 3.01e-04    0.108 7.52e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_3) 3.42e-04 3.00e-04    0.106 7.48e-04   0.1
    gen_shares_shift_mix[0].u_aes_mix_columns (aes_mix_columns_1) 2.58e-03 1.10e-02    0.299 1.39e-02   1.7
      gen_mix_column[3].u_aes_mix_column_i (aes_mix_single_column_4) 6.40e-04 2.75e-03 7.46e-02 3.46e-03   0.4
      gen_mix_column[2].u_aes_mix_column_i (aes_mix_single_column_5) 6.39e-04 2.74e-03 7.46e-02 3.45e-03   0.4
      gen_mix_column[1].u_aes_mix_column_i (aes_mix_single_column_6) 6.41e-04 2.74e-03 7.46e-02 3.46e-03   0.4
      gen_mix_column[0].u_aes_mix_column_i (aes_mix_single_column_7) 6.36e-04 2.74e-03 7.46e-02 3.45e-03   0.4
    gen_shares_shift_mix[0].u_aes_shift_rows (aes_shift_rows) 3.78e-03 1.49e-03 2.16e-02 5.30e-03   0.7
    u_aes_sub_bytes (aes_sub_bytes_SecSBoxImpl0) 6.27e-03 4.69e-03    1.753 1.27e-02   1.6
      gen_sbox_j[3].gen_sbox_i[3].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_4) 3.67e-04 2.86e-04    0.109 7.61e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_4) 3.66e-04 2.86e-04    0.106 7.58e-04   0.1
      gen_sbox_j[3].gen_sbox_i[2].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_5) 3.72e-04 2.88e-04    0.108 7.69e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_5) 3.72e-04 2.87e-04    0.106 7.65e-04   0.1
      gen_sbox_j[3].gen_sbox_i[1].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_6) 3.62e-04 2.83e-04    0.108 7.53e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_6) 3.62e-04 2.82e-04    0.106 7.50e-04   0.1
      gen_sbox_j[3].gen_sbox_i[0].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_7) 3.69e-04 2.84e-04    0.108 7.62e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_7) 3.69e-04 2.84e-04    0.106 7.59e-04   0.1
      gen_sbox_j[2].gen_sbox_i[3].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_8) 3.65e-04 2.87e-04    0.108 7.60e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_8) 3.65e-04 2.87e-04    0.106 7.57e-04   0.1
      gen_sbox_j[2].gen_sbox_i[2].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_9) 3.72e-04 2.86e-04    0.108 7.66e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_9) 3.71e-04 2.86e-04    0.106 7.63e-04   0.1
      gen_sbox_j[2].gen_sbox_i[1].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_10) 3.67e-04 2.88e-04    0.108 7.64e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_10) 3.67e-04 2.88e-04    0.106 7.61e-04   0.1
      gen_sbox_j[2].gen_sbox_i[0].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_11) 3.69e-04 2.86e-04    0.108 7.64e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_11) 3.69e-04 2.86e-04    0.106 7.61e-04   0.1
      gen_sbox_j[1].gen_sbox_i[3].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_12) 3.64e-04 2.85e-04    0.108 7.58e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_12) 3.64e-04 2.85e-04    0.106 7.55e-04   0.1
      gen_sbox_j[1].gen_sbox_i[2].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_13) 3.71e-04 2.84e-04    0.108 7.64e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_13) 3.71e-04 2.84e-04    0.106 7.61e-04   0.1
      gen_sbox_j[1].gen_sbox_i[1].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_14) 3.66e-04 2.87e-04    0.108 7.62e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_14) 3.66e-04 2.87e-04    0.106 7.59e-04   0.1
      gen_sbox_j[1].gen_sbox_i[0].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_15) 3.69e-04 2.86e-04    0.108 7.64e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_15) 3.69e-04 2.86e-04    0.106 7.61e-04   0.1
      gen_sbox_j[0].gen_sbox_i[3].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_16) 3.64e-04 2.83e-04    0.108 7.56e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_16) 3.64e-04 2.83e-04    0.106 7.53e-04   0.1
      gen_sbox_j[0].gen_sbox_i[2].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_17) 3.70e-04 2.87e-04    0.108 7.66e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_17) 3.70e-04 2.87e-04    0.106 7.63e-04   0.1
      gen_sbox_j[0].gen_sbox_i[1].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_18) 3.68e-04 2.89e-04    0.108 7.66e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_18) 3.68e-04 2.89e-04    0.106 7.63e-04   0.1
      gen_sbox_j[0].gen_sbox_i[0].u_aes_sbox_ij (aes_sbox_SecSBoxImpl0_19) 3.71e-04 2.86e-04    0.108 7.65e-04   0.1
        gen_sbox_unmasked.gen_sbox_lut.u_aes_sbox (aes_sbox_lut_19) 3.71e-04 2.86e-04    0.106 7.62e-04   0.1
      u_aes_sb_out_ack_buf_chk (aes_sel_buf_chk_2_3_1_4) 9.41e-07 8.02e-07 1.46e-03 3.20e-06   0.0
        gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_4) 6.76e-07 6.36e-07 4.12e-04 1.72e-06   0.0
          u_secure_anchor_buf (prim_buf_Width3_4) 6.76e-07 6.36e-07 4.12e-04 1.72e-06   0.0
      u_aes_sb_en_buf_chk (aes_sel_buf_chk_2_3_1_5) 9.41e-07 8.02e-07 1.46e-03 3.20e-06   0.0
        gen_sec_buf.u_prim_buf_sel_i (prim_sec_anchor_buf_Width3_5) 6.76e-07 6.36e-07 4.12e-04 1.72e-06   0.0
          u_secure_anchor_buf (prim_buf_Width3_5) 6.76e-07 6.36e-07 4.12e-04 1.72e-06   0.0
1
 
****************************************
Report : saif
Design : aes_cipher_core_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 13:11:29 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          919(85.49%)       156(14.51%)        1075
 Ports        0(0.00%)          917(87.00%)       137(13.00%)        1054
 Pins         0(0.00%)          273(89.22%)       33(10.78%)         306
--------------------------------------------------------------------------------
1
