///Register `CICR2` reader
pub type R = crate::R<CICR2rs>;
///Register `CICR2` writer
pub type W = crate::W<CICR2rs>;
///Field `PB` reader - Port B channel identification for capture
pub type PB_R = crate::FieldReader<u16>;
///Field `PB` writer - Port B channel identification for capture
pub type PB_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl R {
    ///Bits 0:15 - Port B channel identification for capture
    #[inline(always)]
    pub fn pb(&self) -> PB_R {
        PB_R::new((self.bits & 0xffff) as u16)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CICR2").field("pb", &self.pb()).finish()
    }
}
impl W {
    ///Bits 0:15 - Port B channel identification for capture
    #[inline(always)]
    pub fn pb(&mut self) -> PB_W<CICR2rs> {
        PB_W::new(self, 0)
    }
}
/**Channel identification for capture register

You can [`read`](crate::Reg::read) this register and get [`cicr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cicr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L152.html#RI:CICR2)*/
pub struct CICR2rs;
impl crate::RegisterSpec for CICR2rs {
    type Ux = u32;
}
///`read()` method returns [`cicr2::R`](R) reader structure
impl crate::Readable for CICR2rs {}
///`write(|w| ..)` method takes [`cicr2::W`](W) writer structure
impl crate::Writable for CICR2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets CICR2 to value 0
impl crate::Resettable for CICR2rs {}
