#ifndef core_config_h
#define core_config_h
    /* coverity[misra_c_2012_rule_21_1_violation] */
    /* coverity[misra_c_2012_rule_21_2_violation] */
#define __core_config_h

    /* coverity[misra_c_2012_rule_21_1_violation] */
    /* coverity[misra_c_2012_rule_21_2_violation] */
#define _TOOL_CONFIG_VER 10108

	/********  NOTE: Start of BCR/CIR Macros ******************
	 * The initial macros with "_bcr_" or "_cir_" in the macro name
	 * may appear and disappear as different hardware releases change the
	 * layout of configuration registers. Additionally, the semantics of
	 * a "bcr" or "cir" macro value is subject to change.
	 * For these reasons it is recommended to avoid dependency on symbols
	 * which have "_bcr_" or "_cir_" in the name (and request alternative
	 * macros as needed).
	 **********************************************************/
	#define	core_config_cir_misa	0x40901105
	#define	core_config_cir_misa_a	1
	#define	core_config_cir_misa_b	0
	#define	core_config_cir_misa_c	1
	#define	core_config_cir_misa_d	0
	#define	core_config_cir_misa_e	0
	#define	core_config_cir_misa_f	0
	#define	core_config_cir_misa_h	0
	#define	core_config_cir_misa_i	1
	#define	core_config_cir_misa_m	1
	#define	core_config_cir_misa_s	0
	#define	core_config_cir_misa_u	1
	#define	core_config_cir_misa_v	0
	#define	core_config_cir_misa_x	1
	#define	core_config_cir_mstatush	0x00000400
	#define	core_config_cir_tdata1	0xf0000000UL
	#define	core_config_cir_tinfo	0x010080c0
	#define	core_config_cir_miccm_ctl	0x00000001
	#define	core_config_cir_miccm_ctl_e0	1
	#define	core_config_cir_miccm_ctl_r0	0
	#define	core_config_cir_miccm_ctl_d0	0
	#define	core_config_cir_miccm_ctl_e1	0
	#define	core_config_cir_miccm_ctl_r1	0
	#define	core_config_cir_miccm_ctl_d1	0
	#define	core_config_cir_miccm_ctl_iccm1_base	0
	#define	core_config_cir_miccm_ctl_iccm0_base	0
	#define	core_config_cir_mdccm_ctl	0x80000001UL
	#define	core_config_cir_mdccm_ctl_e	1
	#define	core_config_cir_mdccm_ctl_r	0
	#define	core_config_cir_mdccm_ctl_d	0
	#define	core_config_cir_mdccm_ctl_dccm_base	2048
	#define	core_config_cir_arcv_per0_base	0xf0000000UL
	#define	core_config_cir_arcv_per0_base_per0_base	3840
	#define	core_config_cir_arcv_per0_size	0x00000001
	#define	core_config_cir_arcv_per0_size_per0_size	1
	#define	core_config_cir_mcache_ctl	0x00000003
	#define	core_config_cir_mwdt_passwd	0x00000000
	#define	core_config_cir_pma_addr0	0x000001ff
	#define	core_config_cir_pma_addr1	0x000001ff
	#define	core_config_cir_pma_addr2	0x000001ff
	#define	core_config_cir_pma_addr3	0x000001ff
	#define	core_config_cir_pma_addr4	0x000001ff
	#define	core_config_cir_pma_addr5	0x000001ff
	#define	core_config_cir_msfty_passwd	0x00000001
	#define	core_config_cir_msfty_ctrl	0x55555555
	#define	core_config_cir_msfty_diag	0x55555555
	#define	core_config_cir_msfty_stl_ctrl	0x00000001
	#define	core_config_cir_marchid	0x80000401UL
	#define	core_config_cir_marchid_family	1
	#define	core_config_cir_marchid_m	0
	#define	core_config_cir_marchid_v	0
	#define	core_config_cir_marchid_f	1
	#define	core_config_cir_mimpid	0x00010100
	#define	core_config_cir_mimpid_product	1
	#define	core_config_cir_mimpid_major_rev	1
	#define	core_config_cir_mimpid_minor_rev	0
	#define	core_config_cir_mhartid	0x00000000
	#define	core_config_cir_mconfigptr	0x00000000
	#define	core_config_bcr_arcv_mwdt_build	0x8fa13c01UL
	#define	core_config_bcr_arcv_mwdt_build_version	1
	#define	core_config_bcr_arcv_mwdt_build_nt	0
	#define	core_config_bcr_arcv_mwdt_build_sizes	15
	#define	core_config_bcr_arcv_mwdt_build_scale	4
	#define	core_config_bcr_arcv_mwdt_build_freq	2000
	#define	core_config_bcr_arcv_mwdt_build_c	1
	#define	core_config_bcr_arcv_mmio_build	0x00000e00
	#define	core_config_bcr_arcv_mmio_build_core_mmio_base	3584
	#define	core_config_bcr_arcv_hpm_build	0x00080601
	#define	core_config_bcr_arcv_hpm_build_version	1
	#define	core_config_bcr_arcv_hpm_build_s	2
	#define	core_config_bcr_arcv_hpm_build_i	1
	#define	core_config_bcr_arcv_hpm_build_c	8
	#define	core_config_bcr_arcv_msfty_build	0x44000001
	#define	core_config_bcr_arcv_msfty_build_version	1
	#define	core_config_bcr_arcv_msfty_build_sb	0
	#define	core_config_bcr_arcv_msfty_build_asil	0
	#define	core_config_bcr_arcv_msfty_build_sbe_dpt	1
	#define	core_config_bcr_arcv_msfty_build_stl	0
	#define	core_config_bcr_arcv_msfty_build_hei	1
	#define	core_config_bcr_arcv_msfty_build_hyb	0
	#define	core_config_bcr_arcv_timer_build	0xe0010001UL
	#define	core_config_bcr_arcv_timer_build_version	1
	#define	core_config_bcr_arcv_timer_build_s	0
	#define	core_config_bcr_arcv_timer_build_base	917520
	#define	core_config_bcr_arcv_bcr_build	0x00000001
	#define	core_config_bcr_arcv_bcr_build_version	1
	#define	core_config_bcr_arcv_pmp_build	0x000a1001
	#define	core_config_bcr_arcv_pmp_build_version	1
	#define	core_config_bcr_arcv_pmp_build_regions	16
	#define	core_config_bcr_arcv_pmp_build_s	0
	#define	core_config_bcr_arcv_pmp_build_granularity	5
	#define	core_config_bcr_arcv_pma_build	0x00000601
	#define	core_config_bcr_arcv_pma_build_version	1
	#define	core_config_bcr_arcv_pma_build_regions	6
	#define	core_config_bcr_arcv_dccm_build	0x00020901
	#define	core_config_bcr_arcv_dccm_build_version	1
	#define	core_config_bcr_arcv_dccm_build_size	9
	#define	core_config_bcr_arcv_dccm_build_cycles	1
	#define	core_config_bcr_arcv_icache_build	0x00013101
	#define	core_config_bcr_arcv_icache_build_version	1
	#define	core_config_bcr_arcv_icache_build_assoc	1
	#define	core_config_bcr_arcv_icache_build_size	3
	#define	core_config_bcr_arcv_icache_build_bsize	1
	#define	core_config_bcr_arcv_icache_build_c	0
	#define	core_config_bcr_arcv_icache_build_d	0
	#define	core_config_bcr_arcv_iccm_build	0x00000801
	#define	core_config_bcr_arcv_iccm_build_version	1
	#define	core_config_bcr_arcv_iccm_build_iccm0_size	8
	#define	core_config_bcr_arcv_iccm_build_iccm1_size	0
	#define	core_config_bcr_arcv_clint_build	0x10000113
	#define	core_config_bcr_arcv_clint_build_stsp	1
	#define	core_config_bcr_arcv_clint_build_snvi	1
	#define	core_config_bcr_arcv_clint_build_sstc	0
	#define	core_config_bcr_arcv_clint_build_sswi	0
	#define	core_config_bcr_arcv_clint_build_mjpri	1
	#define	core_config_bcr_arcv_clint_build_version	1
	#define	core_config_bcr_arcv_imsic_build	0x10010001
	#define	core_config_bcr_arcv_imsic_build_mfsz	1
	#define	core_config_bcr_arcv_imsic_build_sifsz	0
	#define	core_config_bcr_arcv_imsic_build_gifsz	0
	#define	core_config_bcr_arcv_imsic_build_gifnum	0
	#define	core_config_bcr_arcv_imsic_build_eidlv	1
	#define	core_config_bcr_arcv_imsic_build_version	1
	#define	core_config_bcr_arcv_triggers_build	0x00000201
	#define	core_config_bcr_arcv_triggers_build_version	1
	#define	core_config_bcr_arcv_triggers_build_trig_num	2
	#define	core_config_bcr_arcv_sec_build	0x80002001UL
	#define	core_config_bcr_arcv_sec_build_version	1
	#define	core_config_bcr_arcv_sec_build_num_wids	32
	#define	core_config_bcr_arcv_sec_build_fixed_wid	0
	#define	core_config_bcr_arcv_sec_build_m	1
	#define	core_config_bcr_arcv_dmp_per_build	0x00000101
	#define	core_config_bcr_arcv_dmp_per_build_version	1
	#define	core_config_bcr_arcv_dmp_per_build_per0_size	1
	#define	core_config_bcr_arcv_isa_opts_build	0x03341be1
	#define	core_config_bcr_arcv_isa_opts_build_version	1
	#define	core_config_bcr_arcv_isa_opts_build_zcb	1
	#define	core_config_bcr_arcv_isa_opts_build_zcmp	1
	#define	core_config_bcr_arcv_isa_opts_build_zcmt	1
	#define	core_config_bcr_arcv_isa_opts_build_zba	1
	#define	core_config_bcr_arcv_isa_opts_build_zbb	1
	#define	core_config_bcr_arcv_isa_opts_build_zbc	0
	#define	core_config_bcr_arcv_isa_opts_build_zbs	1
	#define	core_config_bcr_arcv_isa_opts_build_zicond	1
	#define	core_config_bcr_arcv_isa_opts_build_zfinx	0
	#define	core_config_bcr_arcv_isa_opts_build_zdinx	0
	#define	core_config_bcr_arcv_isa_opts_build_zfa	0
	#define	core_config_bcr_arcv_isa_opts_build_zfh	0
	#define	core_config_bcr_arcv_isa_opts_build_zk	0
	#define	core_config_bcr_arcv_isa_opts_build_zca	1
	#define	core_config_bcr_arcv_isa_opts_build_zhinx	0
	#define	core_config_bcr_arcv_isa_opts_build_zicbom	1
	#define	core_config_bcr_arcv_isa_opts_build_zicbop	1
	#define	core_config_bcr_arcv_isa_opts_build_ziccamoa	0
	#define	core_config_bcr_arcv_isa_opts_build_zic64rs	0
	#define	core_config_bcr_arcv_isa_opts_build_zicsr	1
	#define	core_config_bcr_arcv_isa_opts_build_n	1
	#define	core_config_bcr_arcv_isa_opts_build_res	0
	#define	core_config_bcr_arcv_ras_build	0x000c3601
	#define	core_config_bcr_arcv_ras_build_version	1
	#define	core_config_bcr_arcv_ras_build_dp	6
	#define	core_config_bcr_arcv_ras_build_ip	6
	#define	core_config_bcr_arcv_ras_build_dcp	0
	#define	core_config_bcr_arcv_ras_build_icp	6
	#define	core_config_bcr_arcv_ras_build_l2cp	0
	#define	core_config_bcr_arcv_ras_build_mmu	0
	#define	core_config_cir_arcv_sr_epc	0x00000000
	/************* End of BCR/CIR Macros **********************/
	#define	core_config_family_name	"av5rmx"
	#define	core_config_family	1
	#define	core_config_core_version	1
	#define	core_config_za	1
	#define	core_config_zca	1
	#define	core_config_zc	1
	#define	core_config_zm	1
	#define	core_config_zu	1
	#define	core_config_zcb	1
	#define	core_config_zcmp	1
	#define	core_config_zcmt	1
	#define	core_config_zba	1
	#define	core_config_zbb	1
	#define	core_config_zbs	1
	#define	core_config_zicond	1
	#define	core_config_zicbom	1
	#define	core_config_zicbop	1
	#define	core_config_Xunaligned	1
	#define	core_config_zifencei	1
	#define	core_config_zihintpause	1
	#define	core_config_zicsr	1
	#define	core_config_reset_pc	0x0
	#define	core_config_reset_pc_ext	1
	#define	core_config_Xmpy_cycles	10
	#define	core_config_iccm0_present	1
	#define	core_config_iccm0_base	0x0
	#define	core_config_iccm0_size	0x80000
	#define	core_config_dccm_present	1
	#define	core_config_dccm_base	0x80000000UL
	#define	core_config_dccm_size	0x100000
	#define	core_config_dccm_mem_cycles	1
	#define	core_config_icache_present	1
	#define	core_config_icache_size	0x4000
	#define	core_config_icache_line_size	32
	#define	core_config_icache_ways	2
	#define	core_config_icache_version	1
	#define	core_config_mmio_base	0xe0000000UL
	#define	core_config_rtia_hart_major_width	64
	#define	core_config_rtia_stsp	1
	#define	core_config_rtia_snvi	1
	#define	core_config_smrnmi	1
	#define	core_config_rnmi_vec_ext	1
	#define	core_config_rnmi_int_vec	0x100
#endif /* core_config_h */


