// Seed: 2040204037
module module_0 #(
    parameter id_1 = 32'd22
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire _id_1;
  assign id_2[-1 : 1-id_1] = -1;
  wire [id_1 : ""] id_3 = id_1;
endmodule
module module_0 #(
    parameter id_5 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[module_1] = id_8;
  wire id_9;
  wire [id_5 : 1] id_10;
  assign id_5 = id_5;
  module_0 modCall_1 (
      id_5,
      id_2
  );
endmodule
