#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: heat3d_11_16_opt_compute_units.h
#include "heat3d_11_16_opt_compute_units.h"

struct h3_0_h3_0_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-144, 656], [-10, 520], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 7
  // 0, 53, 27665, 27716, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 50> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 51> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 27611> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27715() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27716() {
		return f6;
	}

	inline hw_uint<32>  peek_27717() {
		return f8;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f10;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-143, 641], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-134, 650], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-133, 651], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-132, 652], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-131, 653], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-130, 654], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-145, 655], [-9, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 7
  // 0, 53, 27665, 27717, 27718, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 50> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 27611> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27718() {
		return f8;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f10;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-142, 642], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-141, 643], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-140, 644], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-139, 645], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-138, 646], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-137, 647], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-136, 648], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-135, 649], [-10, 521], [-9, 520]}
	// Capacity: 55382
	// # of read delays: 6
  // 0, 53, 27665, 27717, 27769, 55381
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 52> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 27611> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 27611> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_53() {
		return f2;
	}

	inline hw_uint<32>  peek_27664() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_27665() {
		return f4;
	}

	inline hw_uint<32>  peek_27716() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_27717() {
		return f6;
	}

	inline hw_uint<32>  peek_27768() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_27769() {
		return f8;
	}

	inline hw_uint<32>  peek_55380() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_55381() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 27611
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 27611 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_cache {
  // # of banks: 16
  h3_0_h3_0_update_0_write0_merged_banks_7_cache h3_0_h3_0_update_0_write0_merged_banks_7;
  h3_0_h3_0_update_0_write1_merged_banks_7_cache h3_0_h3_0_update_0_write1_merged_banks_7;
  h3_0_h3_0_update_0_write10_merged_banks_7_cache h3_0_h3_0_update_0_write10_merged_banks_7;
  h3_0_h3_0_update_0_write11_merged_banks_7_cache h3_0_h3_0_update_0_write11_merged_banks_7;
  h3_0_h3_0_update_0_write12_merged_banks_7_cache h3_0_h3_0_update_0_write12_merged_banks_7;
  h3_0_h3_0_update_0_write13_merged_banks_7_cache h3_0_h3_0_update_0_write13_merged_banks_7;
  h3_0_h3_0_update_0_write14_merged_banks_7_cache h3_0_h3_0_update_0_write14_merged_banks_7;
  h3_0_h3_0_update_0_write15_merged_banks_7_cache h3_0_h3_0_update_0_write15_merged_banks_7;
  h3_0_h3_0_update_0_write2_merged_banks_7_cache h3_0_h3_0_update_0_write2_merged_banks_7;
  h3_0_h3_0_update_0_write3_merged_banks_7_cache h3_0_h3_0_update_0_write3_merged_banks_7;
  h3_0_h3_0_update_0_write4_merged_banks_7_cache h3_0_h3_0_update_0_write4_merged_banks_7;
  h3_0_h3_0_update_0_write5_merged_banks_7_cache h3_0_h3_0_update_0_write5_merged_banks_7;
  h3_0_h3_0_update_0_write6_merged_banks_7_cache h3_0_h3_0_update_0_write6_merged_banks_7;
  h3_0_h3_0_update_0_write7_merged_banks_7_cache h3_0_h3_0_update_0_write7_merged_banks_7;
  h3_0_h3_0_update_0_write8_merged_banks_7_cache h3_0_h3_0_update_0_write8_merged_banks_7;
  h3_0_h3_0_update_0_write9_merged_banks_7_cache h3_0_h3_0_update_0_write9_merged_banks_7;
};



inline void h3_0_h3_0_update_0_write0_write(hw_uint<32> & h3_0_h3_0_update_0_write0, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.push(h3_0_h3_0_update_0_write0);
}

inline void h3_0_h3_0_update_0_write1_write(hw_uint<32> & h3_0_h3_0_update_0_write1, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.push(h3_0_h3_0_update_0_write1);
}

inline void h3_0_h3_0_update_0_write10_write(hw_uint<32> & h3_0_h3_0_update_0_write10, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.push(h3_0_h3_0_update_0_write10);
}

inline void h3_0_h3_0_update_0_write11_write(hw_uint<32> & h3_0_h3_0_update_0_write11, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.push(h3_0_h3_0_update_0_write11);
}

inline void h3_0_h3_0_update_0_write12_write(hw_uint<32> & h3_0_h3_0_update_0_write12, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.push(h3_0_h3_0_update_0_write12);
}

inline void h3_0_h3_0_update_0_write13_write(hw_uint<32> & h3_0_h3_0_update_0_write13, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.push(h3_0_h3_0_update_0_write13);
}

inline void h3_0_h3_0_update_0_write14_write(hw_uint<32> & h3_0_h3_0_update_0_write14, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.push(h3_0_h3_0_update_0_write14);
}

inline void h3_0_h3_0_update_0_write15_write(hw_uint<32> & h3_0_h3_0_update_0_write15, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.push(h3_0_h3_0_update_0_write15);
}

inline void h3_0_h3_0_update_0_write2_write(hw_uint<32> & h3_0_h3_0_update_0_write2, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.push(h3_0_h3_0_update_0_write2);
}

inline void h3_0_h3_0_update_0_write3_write(hw_uint<32> & h3_0_h3_0_update_0_write3, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.push(h3_0_h3_0_update_0_write3);
}

inline void h3_0_h3_0_update_0_write4_write(hw_uint<32> & h3_0_h3_0_update_0_write4, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.push(h3_0_h3_0_update_0_write4);
}

inline void h3_0_h3_0_update_0_write5_write(hw_uint<32> & h3_0_h3_0_update_0_write5, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.push(h3_0_h3_0_update_0_write5);
}

inline void h3_0_h3_0_update_0_write6_write(hw_uint<32> & h3_0_h3_0_update_0_write6, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.push(h3_0_h3_0_update_0_write6);
}

inline void h3_0_h3_0_update_0_write7_write(hw_uint<32> & h3_0_h3_0_update_0_write7, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.push(h3_0_h3_0_update_0_write7);
}

inline void h3_0_h3_0_update_0_write8_write(hw_uint<32> & h3_0_h3_0_update_0_write8, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.push(h3_0_h3_0_update_0_write8);
}

inline void h3_0_h3_0_update_0_write9_write(hw_uint<32> & h3_0_h3_0_update_0_write9, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.push(h3_0_h3_0_update_0_write9);
}

inline hw_uint<32>  h3_1_rd0_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd0 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[-1 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_27718();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd1_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd1 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd10_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd10 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd100_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd100 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd101_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd101 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd102_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd102 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd103_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd103 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd104_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd104 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd105_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd105 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd106_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd106 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd107_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd107 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd108_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd108 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd109_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd109 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd11_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd11 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd110_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd110 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd111_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd111 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_27716();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd12_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd12 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd13_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd13 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd14_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd14 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd15_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd15 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd16_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd16 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd17_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd17 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd18_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd18 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd19_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd19 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd2_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd2 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd20_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd20 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd21_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd21 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd22_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd22 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd23_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd23 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd24_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd24 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd25_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd25 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd26_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd26 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd27_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd27 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd28_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd28 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd29_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd29 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd3_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd3 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd30_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd30 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd31_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd31 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd32_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd32 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd33_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd33 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd34_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd34 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd35_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd35 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd36_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd36 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd37_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd37 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd38_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd38 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd39_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd39 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd4_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd4 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd40_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd40 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd41_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd41 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd42_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd42 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd43_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd43 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd44_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd44 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd45_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd45 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd46_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd46 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd47_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd47 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd48_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd48 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd49_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd49 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd5_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd5 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd50_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd50 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd51_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd51 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd52_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd52 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd53_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd53 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd54_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd54 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd55_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd55 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd56_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd56 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd57_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd57 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd58_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd58 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd59_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd59 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd6_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd6 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd60_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd60 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd61_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd61 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd62_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd62 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd63_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd63 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd64_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd64 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd65_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd65 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd66_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd66 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd67_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd67 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd68_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd68 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd69_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd69 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd7_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd7 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd70_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd70 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd71_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd71 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd72_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd72 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd73_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd73 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd74_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd74 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd75_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd75 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd76_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd76 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd77_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd77 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd78_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd78 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd79_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd79 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd8_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd8 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd80_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd80 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd81_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd81 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd82_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd82 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd83_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd83 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd84_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd84 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd85_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd85 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd86_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd86 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd87_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd87 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd88_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd88 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd89_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd89 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd9_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd9 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd90_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd90 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd91_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd91 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd92_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd92 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd93_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd93 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, -1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_55381();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd94_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd94 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd95_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd95 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, 1 + d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_53();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd96_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd96 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, 1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_27665();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd97_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd97 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd98_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd98 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_27717();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd99_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd99 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, -1 + d1, d2] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_27769();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_0_update_0_write
//	h3_0_h3_0_update_0_write0
//	h3_0_h3_0_update_0_write1
//	h3_0_h3_0_update_0_write2
//	h3_0_h3_0_update_0_write3
//	h3_0_h3_0_update_0_write4
//	h3_0_h3_0_update_0_write5
//	h3_0_h3_0_update_0_write6
//	h3_0_h3_0_update_0_write7
//	h3_0_h3_0_update_0_write8
//	h3_0_h3_0_update_0_write9
//	h3_0_h3_0_update_0_write10
//	h3_0_h3_0_update_0_write11
//	h3_0_h3_0_update_0_write12
//	h3_0_h3_0_update_0_write13
//	h3_0_h3_0_update_0_write14
//	h3_0_h3_0_update_0_write15
inline void h3_0_h3_0_update_0_write_bundle_write(hw_uint<512>& h3_0_update_0_write, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_0_h3_0_update_0_write0_res = h3_0_update_0_write.extract<0, 31>();
	h3_0_h3_0_update_0_write0_write(h3_0_h3_0_update_0_write0_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write1_res = h3_0_update_0_write.extract<32, 63>();
	h3_0_h3_0_update_0_write1_write(h3_0_h3_0_update_0_write1_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write2_res = h3_0_update_0_write.extract<64, 95>();
	h3_0_h3_0_update_0_write2_write(h3_0_h3_0_update_0_write2_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write3_res = h3_0_update_0_write.extract<96, 127>();
	h3_0_h3_0_update_0_write3_write(h3_0_h3_0_update_0_write3_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write4_res = h3_0_update_0_write.extract<128, 159>();
	h3_0_h3_0_update_0_write4_write(h3_0_h3_0_update_0_write4_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write5_res = h3_0_update_0_write.extract<160, 191>();
	h3_0_h3_0_update_0_write5_write(h3_0_h3_0_update_0_write5_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write6_res = h3_0_update_0_write.extract<192, 223>();
	h3_0_h3_0_update_0_write6_write(h3_0_h3_0_update_0_write6_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write7_res = h3_0_update_0_write.extract<224, 255>();
	h3_0_h3_0_update_0_write7_write(h3_0_h3_0_update_0_write7_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write8_res = h3_0_update_0_write.extract<256, 287>();
	h3_0_h3_0_update_0_write8_write(h3_0_h3_0_update_0_write8_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write9_res = h3_0_update_0_write.extract<288, 319>();
	h3_0_h3_0_update_0_write9_write(h3_0_h3_0_update_0_write9_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write10_res = h3_0_update_0_write.extract<320, 351>();
	h3_0_h3_0_update_0_write10_write(h3_0_h3_0_update_0_write10_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write11_res = h3_0_update_0_write.extract<352, 383>();
	h3_0_h3_0_update_0_write11_write(h3_0_h3_0_update_0_write11_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write12_res = h3_0_update_0_write.extract<384, 415>();
	h3_0_h3_0_update_0_write12_write(h3_0_h3_0_update_0_write12_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write13_res = h3_0_update_0_write.extract<416, 447>();
	h3_0_h3_0_update_0_write13_write(h3_0_h3_0_update_0_write13_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write14_res = h3_0_update_0_write.extract<448, 479>();
	h3_0_h3_0_update_0_write14_write(h3_0_h3_0_update_0_write14_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write15_res = h3_0_update_0_write.extract<480, 511>();
	h3_0_h3_0_update_0_write15_write(h3_0_h3_0_update_0_write15_res, h3_0, d0, d1, d2, dynamic_address);
}

// h3_1_update_0_read
//	h3_1_rd0
//	h3_1_rd1
//	h3_1_rd2
//	h3_1_rd3
//	h3_1_rd4
//	h3_1_rd5
//	h3_1_rd6
//	h3_1_rd7
//	h3_1_rd8
//	h3_1_rd9
//	h3_1_rd10
//	h3_1_rd11
//	h3_1_rd12
//	h3_1_rd13
//	h3_1_rd14
//	h3_1_rd15
//	h3_1_rd16
//	h3_1_rd17
//	h3_1_rd18
//	h3_1_rd19
//	h3_1_rd20
//	h3_1_rd21
//	h3_1_rd22
//	h3_1_rd23
//	h3_1_rd24
//	h3_1_rd25
//	h3_1_rd26
//	h3_1_rd27
//	h3_1_rd28
//	h3_1_rd29
//	h3_1_rd30
//	h3_1_rd31
//	h3_1_rd32
//	h3_1_rd33
//	h3_1_rd34
//	h3_1_rd35
//	h3_1_rd36
//	h3_1_rd37
//	h3_1_rd38
//	h3_1_rd39
//	h3_1_rd40
//	h3_1_rd41
//	h3_1_rd42
//	h3_1_rd43
//	h3_1_rd44
//	h3_1_rd45
//	h3_1_rd46
//	h3_1_rd47
//	h3_1_rd48
//	h3_1_rd49
//	h3_1_rd50
//	h3_1_rd51
//	h3_1_rd52
//	h3_1_rd53
//	h3_1_rd54
//	h3_1_rd55
//	h3_1_rd56
//	h3_1_rd57
//	h3_1_rd58
//	h3_1_rd59
//	h3_1_rd60
//	h3_1_rd61
//	h3_1_rd62
//	h3_1_rd63
//	h3_1_rd64
//	h3_1_rd65
//	h3_1_rd66
//	h3_1_rd67
//	h3_1_rd68
//	h3_1_rd69
//	h3_1_rd70
//	h3_1_rd71
//	h3_1_rd72
//	h3_1_rd73
//	h3_1_rd74
//	h3_1_rd75
//	h3_1_rd76
//	h3_1_rd77
//	h3_1_rd78
//	h3_1_rd79
//	h3_1_rd80
//	h3_1_rd81
//	h3_1_rd82
//	h3_1_rd83
//	h3_1_rd84
//	h3_1_rd85
//	h3_1_rd86
//	h3_1_rd87
//	h3_1_rd88
//	h3_1_rd89
//	h3_1_rd90
//	h3_1_rd91
//	h3_1_rd92
//	h3_1_rd93
//	h3_1_rd94
//	h3_1_rd95
//	h3_1_rd96
//	h3_1_rd97
//	h3_1_rd98
//	h3_1_rd99
//	h3_1_rd100
//	h3_1_rd101
//	h3_1_rd102
//	h3_1_rd103
//	h3_1_rd104
//	h3_1_rd105
//	h3_1_rd106
//	h3_1_rd107
//	h3_1_rd108
//	h3_1_rd109
//	h3_1_rd110
//	h3_1_rd111
inline hw_uint<3584> h3_0_h3_1_update_0_read_bundle_read(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_1_rd0
    // h3_1_rd1
    // h3_1_rd2
    // h3_1_rd3
    // h3_1_rd4
    // h3_1_rd5
    // h3_1_rd6
    // h3_1_rd7
    // h3_1_rd8
    // h3_1_rd9
    // h3_1_rd10
    // h3_1_rd11
    // h3_1_rd12
    // h3_1_rd13
    // h3_1_rd14
    // h3_1_rd15
    // h3_1_rd16
    // h3_1_rd17
    // h3_1_rd18
    // h3_1_rd19
    // h3_1_rd20
    // h3_1_rd21
    // h3_1_rd22
    // h3_1_rd23
    // h3_1_rd24
    // h3_1_rd25
    // h3_1_rd26
    // h3_1_rd27
    // h3_1_rd28
    // h3_1_rd29
    // h3_1_rd30
    // h3_1_rd31
    // h3_1_rd32
    // h3_1_rd33
    // h3_1_rd34
    // h3_1_rd35
    // h3_1_rd36
    // h3_1_rd37
    // h3_1_rd38
    // h3_1_rd39
    // h3_1_rd40
    // h3_1_rd41
    // h3_1_rd42
    // h3_1_rd43
    // h3_1_rd44
    // h3_1_rd45
    // h3_1_rd46
    // h3_1_rd47
    // h3_1_rd48
    // h3_1_rd49
    // h3_1_rd50
    // h3_1_rd51
    // h3_1_rd52
    // h3_1_rd53
    // h3_1_rd54
    // h3_1_rd55
    // h3_1_rd56
    // h3_1_rd57
    // h3_1_rd58
    // h3_1_rd59
    // h3_1_rd60
    // h3_1_rd61
    // h3_1_rd62
    // h3_1_rd63
    // h3_1_rd64
    // h3_1_rd65
    // h3_1_rd66
    // h3_1_rd67
    // h3_1_rd68
    // h3_1_rd69
    // h3_1_rd70
    // h3_1_rd71
    // h3_1_rd72
    // h3_1_rd73
    // h3_1_rd74
    // h3_1_rd75
    // h3_1_rd76
    // h3_1_rd77
    // h3_1_rd78
    // h3_1_rd79
    // h3_1_rd80
    // h3_1_rd81
    // h3_1_rd82
    // h3_1_rd83
    // h3_1_rd84
    // h3_1_rd85
    // h3_1_rd86
    // h3_1_rd87
    // h3_1_rd88
    // h3_1_rd89
    // h3_1_rd90
    // h3_1_rd91
    // h3_1_rd92
    // h3_1_rd93
    // h3_1_rd94
    // h3_1_rd95
    // h3_1_rd96
    // h3_1_rd97
    // h3_1_rd98
    // h3_1_rd99
    // h3_1_rd100
    // h3_1_rd101
    // h3_1_rd102
    // h3_1_rd103
    // h3_1_rd104
    // h3_1_rd105
    // h3_1_rd106
    // h3_1_rd107
    // h3_1_rd108
    // h3_1_rd109
    // h3_1_rd110
    // h3_1_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_1_rd0_res = h3_1_rd0_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_1_rd0_res);
	hw_uint<32>  h3_1_rd1_res = h3_1_rd1_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_1_rd1_res);
	hw_uint<32>  h3_1_rd2_res = h3_1_rd2_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_1_rd2_res);
	hw_uint<32>  h3_1_rd3_res = h3_1_rd3_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_1_rd3_res);
	hw_uint<32>  h3_1_rd4_res = h3_1_rd4_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_1_rd4_res);
	hw_uint<32>  h3_1_rd5_res = h3_1_rd5_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_1_rd5_res);
	hw_uint<32>  h3_1_rd6_res = h3_1_rd6_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_1_rd6_res);
	hw_uint<32>  h3_1_rd7_res = h3_1_rd7_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_1_rd7_res);
	hw_uint<32>  h3_1_rd8_res = h3_1_rd8_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_1_rd8_res);
	hw_uint<32>  h3_1_rd9_res = h3_1_rd9_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_1_rd9_res);
	hw_uint<32>  h3_1_rd10_res = h3_1_rd10_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_1_rd10_res);
	hw_uint<32>  h3_1_rd11_res = h3_1_rd11_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_1_rd11_res);
	hw_uint<32>  h3_1_rd12_res = h3_1_rd12_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_1_rd12_res);
	hw_uint<32>  h3_1_rd13_res = h3_1_rd13_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_1_rd13_res);
	hw_uint<32>  h3_1_rd14_res = h3_1_rd14_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_1_rd14_res);
	hw_uint<32>  h3_1_rd15_res = h3_1_rd15_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_1_rd15_res);
	hw_uint<32>  h3_1_rd16_res = h3_1_rd16_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_1_rd16_res);
	hw_uint<32>  h3_1_rd17_res = h3_1_rd17_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_1_rd17_res);
	hw_uint<32>  h3_1_rd18_res = h3_1_rd18_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_1_rd18_res);
	hw_uint<32>  h3_1_rd19_res = h3_1_rd19_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_1_rd19_res);
	hw_uint<32>  h3_1_rd20_res = h3_1_rd20_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_1_rd20_res);
	hw_uint<32>  h3_1_rd21_res = h3_1_rd21_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_1_rd21_res);
	hw_uint<32>  h3_1_rd22_res = h3_1_rd22_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_1_rd22_res);
	hw_uint<32>  h3_1_rd23_res = h3_1_rd23_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_1_rd23_res);
	hw_uint<32>  h3_1_rd24_res = h3_1_rd24_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_1_rd24_res);
	hw_uint<32>  h3_1_rd25_res = h3_1_rd25_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_1_rd25_res);
	hw_uint<32>  h3_1_rd26_res = h3_1_rd26_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_1_rd26_res);
	hw_uint<32>  h3_1_rd27_res = h3_1_rd27_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_1_rd27_res);
	hw_uint<32>  h3_1_rd28_res = h3_1_rd28_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_1_rd28_res);
	hw_uint<32>  h3_1_rd29_res = h3_1_rd29_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_1_rd29_res);
	hw_uint<32>  h3_1_rd30_res = h3_1_rd30_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_1_rd30_res);
	hw_uint<32>  h3_1_rd31_res = h3_1_rd31_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_1_rd31_res);
	hw_uint<32>  h3_1_rd32_res = h3_1_rd32_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_1_rd32_res);
	hw_uint<32>  h3_1_rd33_res = h3_1_rd33_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_1_rd33_res);
	hw_uint<32>  h3_1_rd34_res = h3_1_rd34_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_1_rd34_res);
	hw_uint<32>  h3_1_rd35_res = h3_1_rd35_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_1_rd35_res);
	hw_uint<32>  h3_1_rd36_res = h3_1_rd36_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_1_rd36_res);
	hw_uint<32>  h3_1_rd37_res = h3_1_rd37_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_1_rd37_res);
	hw_uint<32>  h3_1_rd38_res = h3_1_rd38_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_1_rd38_res);
	hw_uint<32>  h3_1_rd39_res = h3_1_rd39_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_1_rd39_res);
	hw_uint<32>  h3_1_rd40_res = h3_1_rd40_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_1_rd40_res);
	hw_uint<32>  h3_1_rd41_res = h3_1_rd41_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_1_rd41_res);
	hw_uint<32>  h3_1_rd42_res = h3_1_rd42_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_1_rd42_res);
	hw_uint<32>  h3_1_rd43_res = h3_1_rd43_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_1_rd43_res);
	hw_uint<32>  h3_1_rd44_res = h3_1_rd44_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_1_rd44_res);
	hw_uint<32>  h3_1_rd45_res = h3_1_rd45_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_1_rd45_res);
	hw_uint<32>  h3_1_rd46_res = h3_1_rd46_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_1_rd46_res);
	hw_uint<32>  h3_1_rd47_res = h3_1_rd47_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_1_rd47_res);
	hw_uint<32>  h3_1_rd48_res = h3_1_rd48_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_1_rd48_res);
	hw_uint<32>  h3_1_rd49_res = h3_1_rd49_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_1_rd49_res);
	hw_uint<32>  h3_1_rd50_res = h3_1_rd50_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_1_rd50_res);
	hw_uint<32>  h3_1_rd51_res = h3_1_rd51_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_1_rd51_res);
	hw_uint<32>  h3_1_rd52_res = h3_1_rd52_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_1_rd52_res);
	hw_uint<32>  h3_1_rd53_res = h3_1_rd53_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_1_rd53_res);
	hw_uint<32>  h3_1_rd54_res = h3_1_rd54_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_1_rd54_res);
	hw_uint<32>  h3_1_rd55_res = h3_1_rd55_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_1_rd55_res);
	hw_uint<32>  h3_1_rd56_res = h3_1_rd56_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_1_rd56_res);
	hw_uint<32>  h3_1_rd57_res = h3_1_rd57_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_1_rd57_res);
	hw_uint<32>  h3_1_rd58_res = h3_1_rd58_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_1_rd58_res);
	hw_uint<32>  h3_1_rd59_res = h3_1_rd59_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_1_rd59_res);
	hw_uint<32>  h3_1_rd60_res = h3_1_rd60_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_1_rd60_res);
	hw_uint<32>  h3_1_rd61_res = h3_1_rd61_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_1_rd61_res);
	hw_uint<32>  h3_1_rd62_res = h3_1_rd62_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_1_rd62_res);
	hw_uint<32>  h3_1_rd63_res = h3_1_rd63_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_1_rd63_res);
	hw_uint<32>  h3_1_rd64_res = h3_1_rd64_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_1_rd64_res);
	hw_uint<32>  h3_1_rd65_res = h3_1_rd65_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_1_rd65_res);
	hw_uint<32>  h3_1_rd66_res = h3_1_rd66_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_1_rd66_res);
	hw_uint<32>  h3_1_rd67_res = h3_1_rd67_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_1_rd67_res);
	hw_uint<32>  h3_1_rd68_res = h3_1_rd68_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_1_rd68_res);
	hw_uint<32>  h3_1_rd69_res = h3_1_rd69_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_1_rd69_res);
	hw_uint<32>  h3_1_rd70_res = h3_1_rd70_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_1_rd70_res);
	hw_uint<32>  h3_1_rd71_res = h3_1_rd71_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_1_rd71_res);
	hw_uint<32>  h3_1_rd72_res = h3_1_rd72_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_1_rd72_res);
	hw_uint<32>  h3_1_rd73_res = h3_1_rd73_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_1_rd73_res);
	hw_uint<32>  h3_1_rd74_res = h3_1_rd74_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_1_rd74_res);
	hw_uint<32>  h3_1_rd75_res = h3_1_rd75_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_1_rd75_res);
	hw_uint<32>  h3_1_rd76_res = h3_1_rd76_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_1_rd76_res);
	hw_uint<32>  h3_1_rd77_res = h3_1_rd77_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_1_rd77_res);
	hw_uint<32>  h3_1_rd78_res = h3_1_rd78_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_1_rd78_res);
	hw_uint<32>  h3_1_rd79_res = h3_1_rd79_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_1_rd79_res);
	hw_uint<32>  h3_1_rd80_res = h3_1_rd80_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_1_rd80_res);
	hw_uint<32>  h3_1_rd81_res = h3_1_rd81_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_1_rd81_res);
	hw_uint<32>  h3_1_rd82_res = h3_1_rd82_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_1_rd82_res);
	hw_uint<32>  h3_1_rd83_res = h3_1_rd83_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_1_rd83_res);
	hw_uint<32>  h3_1_rd84_res = h3_1_rd84_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_1_rd84_res);
	hw_uint<32>  h3_1_rd85_res = h3_1_rd85_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_1_rd85_res);
	hw_uint<32>  h3_1_rd86_res = h3_1_rd86_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_1_rd86_res);
	hw_uint<32>  h3_1_rd87_res = h3_1_rd87_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_1_rd87_res);
	hw_uint<32>  h3_1_rd88_res = h3_1_rd88_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_1_rd88_res);
	hw_uint<32>  h3_1_rd89_res = h3_1_rd89_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_1_rd89_res);
	hw_uint<32>  h3_1_rd90_res = h3_1_rd90_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_1_rd90_res);
	hw_uint<32>  h3_1_rd91_res = h3_1_rd91_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_1_rd91_res);
	hw_uint<32>  h3_1_rd92_res = h3_1_rd92_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_1_rd92_res);
	hw_uint<32>  h3_1_rd93_res = h3_1_rd93_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_1_rd93_res);
	hw_uint<32>  h3_1_rd94_res = h3_1_rd94_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_1_rd94_res);
	hw_uint<32>  h3_1_rd95_res = h3_1_rd95_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_1_rd95_res);
	hw_uint<32>  h3_1_rd96_res = h3_1_rd96_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_1_rd96_res);
	hw_uint<32>  h3_1_rd97_res = h3_1_rd97_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_1_rd97_res);
	hw_uint<32>  h3_1_rd98_res = h3_1_rd98_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_1_rd98_res);
	hw_uint<32>  h3_1_rd99_res = h3_1_rd99_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_1_rd99_res);
	hw_uint<32>  h3_1_rd100_res = h3_1_rd100_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_1_rd100_res);
	hw_uint<32>  h3_1_rd101_res = h3_1_rd101_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_1_rd101_res);
	hw_uint<32>  h3_1_rd102_res = h3_1_rd102_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_1_rd102_res);
	hw_uint<32>  h3_1_rd103_res = h3_1_rd103_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_1_rd103_res);
	hw_uint<32>  h3_1_rd104_res = h3_1_rd104_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_1_rd104_res);
	hw_uint<32>  h3_1_rd105_res = h3_1_rd105_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_1_rd105_res);
	hw_uint<32>  h3_1_rd106_res = h3_1_rd106_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_1_rd106_res);
	hw_uint<32>  h3_1_rd107_res = h3_1_rd107_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_1_rd107_res);
	hw_uint<32>  h3_1_rd108_res = h3_1_rd108_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_1_rd108_res);
	hw_uint<32>  h3_1_rd109_res = h3_1_rd109_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_1_rd109_res);
	hw_uint<32>  h3_1_rd110_res = h3_1_rd110_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_1_rd110_res);
	hw_uint<32>  h3_1_rd111_res = h3_1_rd111_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_1_rd111_res);
	return result;
}

struct h3_1_h3_1_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-128, 640], [-9, 519], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 7
  // 0, 51, 26501, 26550, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 48> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 49> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 26449> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26549() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26550() {
		return f6;
	}

	inline hw_uint<32>  peek_26551() {
		return f8;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f10;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-127, 625], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-118, 634], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-117, 635], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-116, 636], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-115, 637], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-114, 638], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-129, 639], [-8, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 7
  // 0, 51, 26501, 26551, 26552, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 48> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 26449> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26552() {
		return f8;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f10;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-126, 626], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-125, 627], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-124, 628], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-123, 629], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-122, 630], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-121, 631], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-120, 632], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-119, 633], [-9, 520], [-8, 519]}
	// Capacity: 53052
	// # of read delays: 6
  // 0, 51, 26501, 26551, 26601, 53051
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 50> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 26449> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 26449> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_51() {
		return f2;
	}

	inline hw_uint<32>  peek_26500() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_26501() {
		return f4;
	}

	inline hw_uint<32>  peek_26550() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_26551() {
		return f6;
	}

	inline hw_uint<32>  peek_26600() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_26601() {
		return f8;
	}

	inline hw_uint<32>  peek_53050() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_53051() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 26449
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 26449 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_cache {
  // # of banks: 16
  h3_1_h3_1_update_0_write0_merged_banks_7_cache h3_1_h3_1_update_0_write0_merged_banks_7;
  h3_1_h3_1_update_0_write1_merged_banks_7_cache h3_1_h3_1_update_0_write1_merged_banks_7;
  h3_1_h3_1_update_0_write10_merged_banks_7_cache h3_1_h3_1_update_0_write10_merged_banks_7;
  h3_1_h3_1_update_0_write11_merged_banks_7_cache h3_1_h3_1_update_0_write11_merged_banks_7;
  h3_1_h3_1_update_0_write12_merged_banks_7_cache h3_1_h3_1_update_0_write12_merged_banks_7;
  h3_1_h3_1_update_0_write13_merged_banks_7_cache h3_1_h3_1_update_0_write13_merged_banks_7;
  h3_1_h3_1_update_0_write14_merged_banks_7_cache h3_1_h3_1_update_0_write14_merged_banks_7;
  h3_1_h3_1_update_0_write15_merged_banks_7_cache h3_1_h3_1_update_0_write15_merged_banks_7;
  h3_1_h3_1_update_0_write2_merged_banks_7_cache h3_1_h3_1_update_0_write2_merged_banks_7;
  h3_1_h3_1_update_0_write3_merged_banks_7_cache h3_1_h3_1_update_0_write3_merged_banks_7;
  h3_1_h3_1_update_0_write4_merged_banks_7_cache h3_1_h3_1_update_0_write4_merged_banks_7;
  h3_1_h3_1_update_0_write5_merged_banks_7_cache h3_1_h3_1_update_0_write5_merged_banks_7;
  h3_1_h3_1_update_0_write6_merged_banks_7_cache h3_1_h3_1_update_0_write6_merged_banks_7;
  h3_1_h3_1_update_0_write7_merged_banks_7_cache h3_1_h3_1_update_0_write7_merged_banks_7;
  h3_1_h3_1_update_0_write8_merged_banks_7_cache h3_1_h3_1_update_0_write8_merged_banks_7;
  h3_1_h3_1_update_0_write9_merged_banks_7_cache h3_1_h3_1_update_0_write9_merged_banks_7;
};



inline void h3_1_h3_1_update_0_write0_write(hw_uint<32> & h3_1_h3_1_update_0_write0, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.push(h3_1_h3_1_update_0_write0);
}

inline void h3_1_h3_1_update_0_write1_write(hw_uint<32> & h3_1_h3_1_update_0_write1, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.push(h3_1_h3_1_update_0_write1);
}

inline void h3_1_h3_1_update_0_write10_write(hw_uint<32> & h3_1_h3_1_update_0_write10, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.push(h3_1_h3_1_update_0_write10);
}

inline void h3_1_h3_1_update_0_write11_write(hw_uint<32> & h3_1_h3_1_update_0_write11, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.push(h3_1_h3_1_update_0_write11);
}

inline void h3_1_h3_1_update_0_write12_write(hw_uint<32> & h3_1_h3_1_update_0_write12, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.push(h3_1_h3_1_update_0_write12);
}

inline void h3_1_h3_1_update_0_write13_write(hw_uint<32> & h3_1_h3_1_update_0_write13, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.push(h3_1_h3_1_update_0_write13);
}

inline void h3_1_h3_1_update_0_write14_write(hw_uint<32> & h3_1_h3_1_update_0_write14, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.push(h3_1_h3_1_update_0_write14);
}

inline void h3_1_h3_1_update_0_write15_write(hw_uint<32> & h3_1_h3_1_update_0_write15, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.push(h3_1_h3_1_update_0_write15);
}

inline void h3_1_h3_1_update_0_write2_write(hw_uint<32> & h3_1_h3_1_update_0_write2, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.push(h3_1_h3_1_update_0_write2);
}

inline void h3_1_h3_1_update_0_write3_write(hw_uint<32> & h3_1_h3_1_update_0_write3, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.push(h3_1_h3_1_update_0_write3);
}

inline void h3_1_h3_1_update_0_write4_write(hw_uint<32> & h3_1_h3_1_update_0_write4, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.push(h3_1_h3_1_update_0_write4);
}

inline void h3_1_h3_1_update_0_write5_write(hw_uint<32> & h3_1_h3_1_update_0_write5, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.push(h3_1_h3_1_update_0_write5);
}

inline void h3_1_h3_1_update_0_write6_write(hw_uint<32> & h3_1_h3_1_update_0_write6, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.push(h3_1_h3_1_update_0_write6);
}

inline void h3_1_h3_1_update_0_write7_write(hw_uint<32> & h3_1_h3_1_update_0_write7, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.push(h3_1_h3_1_update_0_write7);
}

inline void h3_1_h3_1_update_0_write8_write(hw_uint<32> & h3_1_h3_1_update_0_write8, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.push(h3_1_h3_1_update_0_write8);
}

inline void h3_1_h3_1_update_0_write9_write(hw_uint<32> & h3_1_h3_1_update_0_write9, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.push(h3_1_h3_1_update_0_write9);
}

inline hw_uint<32>  h3_2_rd0_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd0 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[-1 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_26552();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd1_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd1 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd10_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd10 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd100_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd100 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd101_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd101 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd102_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd102 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd103_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd103 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd104_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd104 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd105_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd105 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd106_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd106 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd107_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd107 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd108_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd108 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd109_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd109 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd11_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd11 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd110_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd110 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd111_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd111 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_26550();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd12_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd12 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd13_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd13 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd14_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd14 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd15_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd15 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd16_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd16 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd17_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd17 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd18_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd18 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd19_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd19 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd2_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd2 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd20_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd20 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd21_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd21 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd22_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd22 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd23_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd23 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd24_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd24 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd25_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd25 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd26_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd26 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd27_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd27 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd28_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd28 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd29_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd29 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd3_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd3 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd30_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd30 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd31_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd31 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd32_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd32 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd33_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd33 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd34_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd34 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd35_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd35 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd36_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd36 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd37_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd37 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd38_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd38 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd39_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd39 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd4_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd4 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd40_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd40 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd41_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd41 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd42_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd42 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd43_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd43 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd44_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd44 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd45_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd45 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd46_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd46 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd47_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd47 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd48_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd48 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd49_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd49 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd5_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd5 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd50_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd50 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd51_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd51 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd52_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd52 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd53_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd53 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd54_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd54 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd55_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd55 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd56_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd56 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd57_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd57 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd58_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd58 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd59_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd59 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd6_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd6 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd60_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd60 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd61_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd61 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd62_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd62 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd63_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd63 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd64_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd64 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd65_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd65 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd66_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd66 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd67_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd67 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd68_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd68 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd69_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd69 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd7_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd7 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd70_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd70 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd71_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd71 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd72_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd72 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd73_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd73 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd74_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd74 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd75_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd75 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd76_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd76 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd77_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd77 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd78_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd78 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd79_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd79 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd8_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd8 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd80_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd80 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd81_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd81 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd82_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd82 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd83_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd83 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd84_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd84 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd85_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd85 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd86_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd86 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd87_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd87 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd88_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd88 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd89_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd89 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd9_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd9 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd90_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd90 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd91_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd91 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd92_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd92 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd93_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd93 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, d1, -1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_53051();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd94_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd94 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd95_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd95 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, d1, 1 + d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_51();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd96_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd96 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, 1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_26501();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd97_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd97 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd98_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd98 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_26551();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd99_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd99 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, -1 + d1, d2] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_26601();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_1_update_0_write
//	h3_1_h3_1_update_0_write0
//	h3_1_h3_1_update_0_write1
//	h3_1_h3_1_update_0_write2
//	h3_1_h3_1_update_0_write3
//	h3_1_h3_1_update_0_write4
//	h3_1_h3_1_update_0_write5
//	h3_1_h3_1_update_0_write6
//	h3_1_h3_1_update_0_write7
//	h3_1_h3_1_update_0_write8
//	h3_1_h3_1_update_0_write9
//	h3_1_h3_1_update_0_write10
//	h3_1_h3_1_update_0_write11
//	h3_1_h3_1_update_0_write12
//	h3_1_h3_1_update_0_write13
//	h3_1_h3_1_update_0_write14
//	h3_1_h3_1_update_0_write15
inline void h3_1_h3_1_update_0_write_bundle_write(hw_uint<512>& h3_1_update_0_write, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_1_h3_1_update_0_write0_res = h3_1_update_0_write.extract<0, 31>();
	h3_1_h3_1_update_0_write0_write(h3_1_h3_1_update_0_write0_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write1_res = h3_1_update_0_write.extract<32, 63>();
	h3_1_h3_1_update_0_write1_write(h3_1_h3_1_update_0_write1_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write2_res = h3_1_update_0_write.extract<64, 95>();
	h3_1_h3_1_update_0_write2_write(h3_1_h3_1_update_0_write2_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write3_res = h3_1_update_0_write.extract<96, 127>();
	h3_1_h3_1_update_0_write3_write(h3_1_h3_1_update_0_write3_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write4_res = h3_1_update_0_write.extract<128, 159>();
	h3_1_h3_1_update_0_write4_write(h3_1_h3_1_update_0_write4_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write5_res = h3_1_update_0_write.extract<160, 191>();
	h3_1_h3_1_update_0_write5_write(h3_1_h3_1_update_0_write5_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write6_res = h3_1_update_0_write.extract<192, 223>();
	h3_1_h3_1_update_0_write6_write(h3_1_h3_1_update_0_write6_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write7_res = h3_1_update_0_write.extract<224, 255>();
	h3_1_h3_1_update_0_write7_write(h3_1_h3_1_update_0_write7_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write8_res = h3_1_update_0_write.extract<256, 287>();
	h3_1_h3_1_update_0_write8_write(h3_1_h3_1_update_0_write8_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write9_res = h3_1_update_0_write.extract<288, 319>();
	h3_1_h3_1_update_0_write9_write(h3_1_h3_1_update_0_write9_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write10_res = h3_1_update_0_write.extract<320, 351>();
	h3_1_h3_1_update_0_write10_write(h3_1_h3_1_update_0_write10_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write11_res = h3_1_update_0_write.extract<352, 383>();
	h3_1_h3_1_update_0_write11_write(h3_1_h3_1_update_0_write11_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write12_res = h3_1_update_0_write.extract<384, 415>();
	h3_1_h3_1_update_0_write12_write(h3_1_h3_1_update_0_write12_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write13_res = h3_1_update_0_write.extract<416, 447>();
	h3_1_h3_1_update_0_write13_write(h3_1_h3_1_update_0_write13_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write14_res = h3_1_update_0_write.extract<448, 479>();
	h3_1_h3_1_update_0_write14_write(h3_1_h3_1_update_0_write14_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write15_res = h3_1_update_0_write.extract<480, 511>();
	h3_1_h3_1_update_0_write15_write(h3_1_h3_1_update_0_write15_res, h3_1, d0, d1, d2, dynamic_address);
}

// h3_2_update_0_read
//	h3_2_rd0
//	h3_2_rd1
//	h3_2_rd2
//	h3_2_rd3
//	h3_2_rd4
//	h3_2_rd5
//	h3_2_rd6
//	h3_2_rd7
//	h3_2_rd8
//	h3_2_rd9
//	h3_2_rd10
//	h3_2_rd11
//	h3_2_rd12
//	h3_2_rd13
//	h3_2_rd14
//	h3_2_rd15
//	h3_2_rd16
//	h3_2_rd17
//	h3_2_rd18
//	h3_2_rd19
//	h3_2_rd20
//	h3_2_rd21
//	h3_2_rd22
//	h3_2_rd23
//	h3_2_rd24
//	h3_2_rd25
//	h3_2_rd26
//	h3_2_rd27
//	h3_2_rd28
//	h3_2_rd29
//	h3_2_rd30
//	h3_2_rd31
//	h3_2_rd32
//	h3_2_rd33
//	h3_2_rd34
//	h3_2_rd35
//	h3_2_rd36
//	h3_2_rd37
//	h3_2_rd38
//	h3_2_rd39
//	h3_2_rd40
//	h3_2_rd41
//	h3_2_rd42
//	h3_2_rd43
//	h3_2_rd44
//	h3_2_rd45
//	h3_2_rd46
//	h3_2_rd47
//	h3_2_rd48
//	h3_2_rd49
//	h3_2_rd50
//	h3_2_rd51
//	h3_2_rd52
//	h3_2_rd53
//	h3_2_rd54
//	h3_2_rd55
//	h3_2_rd56
//	h3_2_rd57
//	h3_2_rd58
//	h3_2_rd59
//	h3_2_rd60
//	h3_2_rd61
//	h3_2_rd62
//	h3_2_rd63
//	h3_2_rd64
//	h3_2_rd65
//	h3_2_rd66
//	h3_2_rd67
//	h3_2_rd68
//	h3_2_rd69
//	h3_2_rd70
//	h3_2_rd71
//	h3_2_rd72
//	h3_2_rd73
//	h3_2_rd74
//	h3_2_rd75
//	h3_2_rd76
//	h3_2_rd77
//	h3_2_rd78
//	h3_2_rd79
//	h3_2_rd80
//	h3_2_rd81
//	h3_2_rd82
//	h3_2_rd83
//	h3_2_rd84
//	h3_2_rd85
//	h3_2_rd86
//	h3_2_rd87
//	h3_2_rd88
//	h3_2_rd89
//	h3_2_rd90
//	h3_2_rd91
//	h3_2_rd92
//	h3_2_rd93
//	h3_2_rd94
//	h3_2_rd95
//	h3_2_rd96
//	h3_2_rd97
//	h3_2_rd98
//	h3_2_rd99
//	h3_2_rd100
//	h3_2_rd101
//	h3_2_rd102
//	h3_2_rd103
//	h3_2_rd104
//	h3_2_rd105
//	h3_2_rd106
//	h3_2_rd107
//	h3_2_rd108
//	h3_2_rd109
//	h3_2_rd110
//	h3_2_rd111
inline hw_uint<3584> h3_1_h3_2_update_0_read_bundle_read(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_2_rd0
    // h3_2_rd1
    // h3_2_rd2
    // h3_2_rd3
    // h3_2_rd4
    // h3_2_rd5
    // h3_2_rd6
    // h3_2_rd7
    // h3_2_rd8
    // h3_2_rd9
    // h3_2_rd10
    // h3_2_rd11
    // h3_2_rd12
    // h3_2_rd13
    // h3_2_rd14
    // h3_2_rd15
    // h3_2_rd16
    // h3_2_rd17
    // h3_2_rd18
    // h3_2_rd19
    // h3_2_rd20
    // h3_2_rd21
    // h3_2_rd22
    // h3_2_rd23
    // h3_2_rd24
    // h3_2_rd25
    // h3_2_rd26
    // h3_2_rd27
    // h3_2_rd28
    // h3_2_rd29
    // h3_2_rd30
    // h3_2_rd31
    // h3_2_rd32
    // h3_2_rd33
    // h3_2_rd34
    // h3_2_rd35
    // h3_2_rd36
    // h3_2_rd37
    // h3_2_rd38
    // h3_2_rd39
    // h3_2_rd40
    // h3_2_rd41
    // h3_2_rd42
    // h3_2_rd43
    // h3_2_rd44
    // h3_2_rd45
    // h3_2_rd46
    // h3_2_rd47
    // h3_2_rd48
    // h3_2_rd49
    // h3_2_rd50
    // h3_2_rd51
    // h3_2_rd52
    // h3_2_rd53
    // h3_2_rd54
    // h3_2_rd55
    // h3_2_rd56
    // h3_2_rd57
    // h3_2_rd58
    // h3_2_rd59
    // h3_2_rd60
    // h3_2_rd61
    // h3_2_rd62
    // h3_2_rd63
    // h3_2_rd64
    // h3_2_rd65
    // h3_2_rd66
    // h3_2_rd67
    // h3_2_rd68
    // h3_2_rd69
    // h3_2_rd70
    // h3_2_rd71
    // h3_2_rd72
    // h3_2_rd73
    // h3_2_rd74
    // h3_2_rd75
    // h3_2_rd76
    // h3_2_rd77
    // h3_2_rd78
    // h3_2_rd79
    // h3_2_rd80
    // h3_2_rd81
    // h3_2_rd82
    // h3_2_rd83
    // h3_2_rd84
    // h3_2_rd85
    // h3_2_rd86
    // h3_2_rd87
    // h3_2_rd88
    // h3_2_rd89
    // h3_2_rd90
    // h3_2_rd91
    // h3_2_rd92
    // h3_2_rd93
    // h3_2_rd94
    // h3_2_rd95
    // h3_2_rd96
    // h3_2_rd97
    // h3_2_rd98
    // h3_2_rd99
    // h3_2_rd100
    // h3_2_rd101
    // h3_2_rd102
    // h3_2_rd103
    // h3_2_rd104
    // h3_2_rd105
    // h3_2_rd106
    // h3_2_rd107
    // h3_2_rd108
    // h3_2_rd109
    // h3_2_rd110
    // h3_2_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_2_rd0_res = h3_2_rd0_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_2_rd0_res);
	hw_uint<32>  h3_2_rd1_res = h3_2_rd1_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_2_rd1_res);
	hw_uint<32>  h3_2_rd2_res = h3_2_rd2_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_2_rd2_res);
	hw_uint<32>  h3_2_rd3_res = h3_2_rd3_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_2_rd3_res);
	hw_uint<32>  h3_2_rd4_res = h3_2_rd4_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_2_rd4_res);
	hw_uint<32>  h3_2_rd5_res = h3_2_rd5_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_2_rd5_res);
	hw_uint<32>  h3_2_rd6_res = h3_2_rd6_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_2_rd6_res);
	hw_uint<32>  h3_2_rd7_res = h3_2_rd7_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_2_rd7_res);
	hw_uint<32>  h3_2_rd8_res = h3_2_rd8_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_2_rd8_res);
	hw_uint<32>  h3_2_rd9_res = h3_2_rd9_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_2_rd9_res);
	hw_uint<32>  h3_2_rd10_res = h3_2_rd10_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_2_rd10_res);
	hw_uint<32>  h3_2_rd11_res = h3_2_rd11_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_2_rd11_res);
	hw_uint<32>  h3_2_rd12_res = h3_2_rd12_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_2_rd12_res);
	hw_uint<32>  h3_2_rd13_res = h3_2_rd13_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_2_rd13_res);
	hw_uint<32>  h3_2_rd14_res = h3_2_rd14_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_2_rd14_res);
	hw_uint<32>  h3_2_rd15_res = h3_2_rd15_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_2_rd15_res);
	hw_uint<32>  h3_2_rd16_res = h3_2_rd16_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_2_rd16_res);
	hw_uint<32>  h3_2_rd17_res = h3_2_rd17_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_2_rd17_res);
	hw_uint<32>  h3_2_rd18_res = h3_2_rd18_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_2_rd18_res);
	hw_uint<32>  h3_2_rd19_res = h3_2_rd19_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_2_rd19_res);
	hw_uint<32>  h3_2_rd20_res = h3_2_rd20_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_2_rd20_res);
	hw_uint<32>  h3_2_rd21_res = h3_2_rd21_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_2_rd21_res);
	hw_uint<32>  h3_2_rd22_res = h3_2_rd22_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_2_rd22_res);
	hw_uint<32>  h3_2_rd23_res = h3_2_rd23_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_2_rd23_res);
	hw_uint<32>  h3_2_rd24_res = h3_2_rd24_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_2_rd24_res);
	hw_uint<32>  h3_2_rd25_res = h3_2_rd25_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_2_rd25_res);
	hw_uint<32>  h3_2_rd26_res = h3_2_rd26_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_2_rd26_res);
	hw_uint<32>  h3_2_rd27_res = h3_2_rd27_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_2_rd27_res);
	hw_uint<32>  h3_2_rd28_res = h3_2_rd28_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_2_rd28_res);
	hw_uint<32>  h3_2_rd29_res = h3_2_rd29_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_2_rd29_res);
	hw_uint<32>  h3_2_rd30_res = h3_2_rd30_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_2_rd30_res);
	hw_uint<32>  h3_2_rd31_res = h3_2_rd31_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_2_rd31_res);
	hw_uint<32>  h3_2_rd32_res = h3_2_rd32_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_2_rd32_res);
	hw_uint<32>  h3_2_rd33_res = h3_2_rd33_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_2_rd33_res);
	hw_uint<32>  h3_2_rd34_res = h3_2_rd34_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_2_rd34_res);
	hw_uint<32>  h3_2_rd35_res = h3_2_rd35_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_2_rd35_res);
	hw_uint<32>  h3_2_rd36_res = h3_2_rd36_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_2_rd36_res);
	hw_uint<32>  h3_2_rd37_res = h3_2_rd37_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_2_rd37_res);
	hw_uint<32>  h3_2_rd38_res = h3_2_rd38_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_2_rd38_res);
	hw_uint<32>  h3_2_rd39_res = h3_2_rd39_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_2_rd39_res);
	hw_uint<32>  h3_2_rd40_res = h3_2_rd40_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_2_rd40_res);
	hw_uint<32>  h3_2_rd41_res = h3_2_rd41_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_2_rd41_res);
	hw_uint<32>  h3_2_rd42_res = h3_2_rd42_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_2_rd42_res);
	hw_uint<32>  h3_2_rd43_res = h3_2_rd43_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_2_rd43_res);
	hw_uint<32>  h3_2_rd44_res = h3_2_rd44_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_2_rd44_res);
	hw_uint<32>  h3_2_rd45_res = h3_2_rd45_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_2_rd45_res);
	hw_uint<32>  h3_2_rd46_res = h3_2_rd46_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_2_rd46_res);
	hw_uint<32>  h3_2_rd47_res = h3_2_rd47_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_2_rd47_res);
	hw_uint<32>  h3_2_rd48_res = h3_2_rd48_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_2_rd48_res);
	hw_uint<32>  h3_2_rd49_res = h3_2_rd49_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_2_rd49_res);
	hw_uint<32>  h3_2_rd50_res = h3_2_rd50_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_2_rd50_res);
	hw_uint<32>  h3_2_rd51_res = h3_2_rd51_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_2_rd51_res);
	hw_uint<32>  h3_2_rd52_res = h3_2_rd52_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_2_rd52_res);
	hw_uint<32>  h3_2_rd53_res = h3_2_rd53_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_2_rd53_res);
	hw_uint<32>  h3_2_rd54_res = h3_2_rd54_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_2_rd54_res);
	hw_uint<32>  h3_2_rd55_res = h3_2_rd55_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_2_rd55_res);
	hw_uint<32>  h3_2_rd56_res = h3_2_rd56_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_2_rd56_res);
	hw_uint<32>  h3_2_rd57_res = h3_2_rd57_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_2_rd57_res);
	hw_uint<32>  h3_2_rd58_res = h3_2_rd58_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_2_rd58_res);
	hw_uint<32>  h3_2_rd59_res = h3_2_rd59_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_2_rd59_res);
	hw_uint<32>  h3_2_rd60_res = h3_2_rd60_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_2_rd60_res);
	hw_uint<32>  h3_2_rd61_res = h3_2_rd61_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_2_rd61_res);
	hw_uint<32>  h3_2_rd62_res = h3_2_rd62_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_2_rd62_res);
	hw_uint<32>  h3_2_rd63_res = h3_2_rd63_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_2_rd63_res);
	hw_uint<32>  h3_2_rd64_res = h3_2_rd64_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_2_rd64_res);
	hw_uint<32>  h3_2_rd65_res = h3_2_rd65_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_2_rd65_res);
	hw_uint<32>  h3_2_rd66_res = h3_2_rd66_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_2_rd66_res);
	hw_uint<32>  h3_2_rd67_res = h3_2_rd67_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_2_rd67_res);
	hw_uint<32>  h3_2_rd68_res = h3_2_rd68_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_2_rd68_res);
	hw_uint<32>  h3_2_rd69_res = h3_2_rd69_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_2_rd69_res);
	hw_uint<32>  h3_2_rd70_res = h3_2_rd70_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_2_rd70_res);
	hw_uint<32>  h3_2_rd71_res = h3_2_rd71_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_2_rd71_res);
	hw_uint<32>  h3_2_rd72_res = h3_2_rd72_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_2_rd72_res);
	hw_uint<32>  h3_2_rd73_res = h3_2_rd73_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_2_rd73_res);
	hw_uint<32>  h3_2_rd74_res = h3_2_rd74_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_2_rd74_res);
	hw_uint<32>  h3_2_rd75_res = h3_2_rd75_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_2_rd75_res);
	hw_uint<32>  h3_2_rd76_res = h3_2_rd76_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_2_rd76_res);
	hw_uint<32>  h3_2_rd77_res = h3_2_rd77_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_2_rd77_res);
	hw_uint<32>  h3_2_rd78_res = h3_2_rd78_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_2_rd78_res);
	hw_uint<32>  h3_2_rd79_res = h3_2_rd79_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_2_rd79_res);
	hw_uint<32>  h3_2_rd80_res = h3_2_rd80_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_2_rd80_res);
	hw_uint<32>  h3_2_rd81_res = h3_2_rd81_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_2_rd81_res);
	hw_uint<32>  h3_2_rd82_res = h3_2_rd82_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_2_rd82_res);
	hw_uint<32>  h3_2_rd83_res = h3_2_rd83_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_2_rd83_res);
	hw_uint<32>  h3_2_rd84_res = h3_2_rd84_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_2_rd84_res);
	hw_uint<32>  h3_2_rd85_res = h3_2_rd85_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_2_rd85_res);
	hw_uint<32>  h3_2_rd86_res = h3_2_rd86_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_2_rd86_res);
	hw_uint<32>  h3_2_rd87_res = h3_2_rd87_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_2_rd87_res);
	hw_uint<32>  h3_2_rd88_res = h3_2_rd88_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_2_rd88_res);
	hw_uint<32>  h3_2_rd89_res = h3_2_rd89_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_2_rd89_res);
	hw_uint<32>  h3_2_rd90_res = h3_2_rd90_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_2_rd90_res);
	hw_uint<32>  h3_2_rd91_res = h3_2_rd91_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_2_rd91_res);
	hw_uint<32>  h3_2_rd92_res = h3_2_rd92_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_2_rd92_res);
	hw_uint<32>  h3_2_rd93_res = h3_2_rd93_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_2_rd93_res);
	hw_uint<32>  h3_2_rd94_res = h3_2_rd94_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_2_rd94_res);
	hw_uint<32>  h3_2_rd95_res = h3_2_rd95_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_2_rd95_res);
	hw_uint<32>  h3_2_rd96_res = h3_2_rd96_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_2_rd96_res);
	hw_uint<32>  h3_2_rd97_res = h3_2_rd97_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_2_rd97_res);
	hw_uint<32>  h3_2_rd98_res = h3_2_rd98_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_2_rd98_res);
	hw_uint<32>  h3_2_rd99_res = h3_2_rd99_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_2_rd99_res);
	hw_uint<32>  h3_2_rd100_res = h3_2_rd100_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_2_rd100_res);
	hw_uint<32>  h3_2_rd101_res = h3_2_rd101_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_2_rd101_res);
	hw_uint<32>  h3_2_rd102_res = h3_2_rd102_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_2_rd102_res);
	hw_uint<32>  h3_2_rd103_res = h3_2_rd103_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_2_rd103_res);
	hw_uint<32>  h3_2_rd104_res = h3_2_rd104_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_2_rd104_res);
	hw_uint<32>  h3_2_rd105_res = h3_2_rd105_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_2_rd105_res);
	hw_uint<32>  h3_2_rd106_res = h3_2_rd106_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_2_rd106_res);
	hw_uint<32>  h3_2_rd107_res = h3_2_rd107_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_2_rd107_res);
	hw_uint<32>  h3_2_rd108_res = h3_2_rd108_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_2_rd108_res);
	hw_uint<32>  h3_2_rd109_res = h3_2_rd109_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_2_rd109_res);
	hw_uint<32>  h3_2_rd110_res = h3_2_rd110_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_2_rd110_res);
	hw_uint<32>  h3_2_rd111_res = h3_2_rd111_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_2_rd111_res);
	return result;
}

struct h3_10_h3_10_update_0_write0_to_heat3d_11_16_rd0_cache {
	// RAM Box: {[0, 496], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write1_to_heat3d_11_16_rd1_cache {
	// RAM Box: {[1, 497], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write10_to_heat3d_11_16_rd10_cache {
	// RAM Box: {[10, 506], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write11_to_heat3d_11_16_rd11_cache {
	// RAM Box: {[11, 507], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write12_to_heat3d_11_16_rd12_cache {
	// RAM Box: {[12, 508], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write13_to_heat3d_11_16_rd13_cache {
	// RAM Box: {[13, 509], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write14_to_heat3d_11_16_rd14_cache {
	// RAM Box: {[14, 510], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write15_to_heat3d_11_16_rd15_cache {
	// RAM Box: {[15, 511], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write2_to_heat3d_11_16_rd2_cache {
	// RAM Box: {[2, 498], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write3_to_heat3d_11_16_rd3_cache {
	// RAM Box: {[3, 499], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write4_to_heat3d_11_16_rd4_cache {
	// RAM Box: {[4, 500], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write5_to_heat3d_11_16_rd5_cache {
	// RAM Box: {[5, 501], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write6_to_heat3d_11_16_rd6_cache {
	// RAM Box: {[6, 502], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write7_to_heat3d_11_16_rd7_cache {
	// RAM Box: {[7, 503], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write8_to_heat3d_11_16_rd8_cache {
	// RAM Box: {[8, 504], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_h3_10_update_0_write9_to_heat3d_11_16_rd9_cache {
	// RAM Box: {[9, 505], [0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_10_cache {
  // # of banks: 16
  h3_10_h3_10_update_0_write0_to_heat3d_11_16_rd0_cache h3_10_h3_10_update_0_write0_to_heat3d_11_16_rd0;
  h3_10_h3_10_update_0_write1_to_heat3d_11_16_rd1_cache h3_10_h3_10_update_0_write1_to_heat3d_11_16_rd1;
  h3_10_h3_10_update_0_write10_to_heat3d_11_16_rd10_cache h3_10_h3_10_update_0_write10_to_heat3d_11_16_rd10;
  h3_10_h3_10_update_0_write11_to_heat3d_11_16_rd11_cache h3_10_h3_10_update_0_write11_to_heat3d_11_16_rd11;
  h3_10_h3_10_update_0_write12_to_heat3d_11_16_rd12_cache h3_10_h3_10_update_0_write12_to_heat3d_11_16_rd12;
  h3_10_h3_10_update_0_write13_to_heat3d_11_16_rd13_cache h3_10_h3_10_update_0_write13_to_heat3d_11_16_rd13;
  h3_10_h3_10_update_0_write14_to_heat3d_11_16_rd14_cache h3_10_h3_10_update_0_write14_to_heat3d_11_16_rd14;
  h3_10_h3_10_update_0_write15_to_heat3d_11_16_rd15_cache h3_10_h3_10_update_0_write15_to_heat3d_11_16_rd15;
  h3_10_h3_10_update_0_write2_to_heat3d_11_16_rd2_cache h3_10_h3_10_update_0_write2_to_heat3d_11_16_rd2;
  h3_10_h3_10_update_0_write3_to_heat3d_11_16_rd3_cache h3_10_h3_10_update_0_write3_to_heat3d_11_16_rd3;
  h3_10_h3_10_update_0_write4_to_heat3d_11_16_rd4_cache h3_10_h3_10_update_0_write4_to_heat3d_11_16_rd4;
  h3_10_h3_10_update_0_write5_to_heat3d_11_16_rd5_cache h3_10_h3_10_update_0_write5_to_heat3d_11_16_rd5;
  h3_10_h3_10_update_0_write6_to_heat3d_11_16_rd6_cache h3_10_h3_10_update_0_write6_to_heat3d_11_16_rd6;
  h3_10_h3_10_update_0_write7_to_heat3d_11_16_rd7_cache h3_10_h3_10_update_0_write7_to_heat3d_11_16_rd7;
  h3_10_h3_10_update_0_write8_to_heat3d_11_16_rd8_cache h3_10_h3_10_update_0_write8_to_heat3d_11_16_rd8;
  h3_10_h3_10_update_0_write9_to_heat3d_11_16_rd9_cache h3_10_h3_10_update_0_write9_to_heat3d_11_16_rd9;
};



inline void h3_10_h3_10_update_0_write0_write(hw_uint<32> & h3_10_h3_10_update_0_write0, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write0_to_heat3d_11_16_rd0.push(h3_10_h3_10_update_0_write0);
}

inline void h3_10_h3_10_update_0_write1_write(hw_uint<32> & h3_10_h3_10_update_0_write1, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write1_to_heat3d_11_16_rd1.push(h3_10_h3_10_update_0_write1);
}

inline void h3_10_h3_10_update_0_write10_write(hw_uint<32> & h3_10_h3_10_update_0_write10, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write10_to_heat3d_11_16_rd10.push(h3_10_h3_10_update_0_write10);
}

inline void h3_10_h3_10_update_0_write11_write(hw_uint<32> & h3_10_h3_10_update_0_write11, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write11_to_heat3d_11_16_rd11.push(h3_10_h3_10_update_0_write11);
}

inline void h3_10_h3_10_update_0_write12_write(hw_uint<32> & h3_10_h3_10_update_0_write12, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write12_to_heat3d_11_16_rd12.push(h3_10_h3_10_update_0_write12);
}

inline void h3_10_h3_10_update_0_write13_write(hw_uint<32> & h3_10_h3_10_update_0_write13, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write13_to_heat3d_11_16_rd13.push(h3_10_h3_10_update_0_write13);
}

inline void h3_10_h3_10_update_0_write14_write(hw_uint<32> & h3_10_h3_10_update_0_write14, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write14_to_heat3d_11_16_rd14.push(h3_10_h3_10_update_0_write14);
}

inline void h3_10_h3_10_update_0_write15_write(hw_uint<32> & h3_10_h3_10_update_0_write15, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write15_to_heat3d_11_16_rd15.push(h3_10_h3_10_update_0_write15);
}

inline void h3_10_h3_10_update_0_write2_write(hw_uint<32> & h3_10_h3_10_update_0_write2, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write2_to_heat3d_11_16_rd2.push(h3_10_h3_10_update_0_write2);
}

inline void h3_10_h3_10_update_0_write3_write(hw_uint<32> & h3_10_h3_10_update_0_write3, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write3_to_heat3d_11_16_rd3.push(h3_10_h3_10_update_0_write3);
}

inline void h3_10_h3_10_update_0_write4_write(hw_uint<32> & h3_10_h3_10_update_0_write4, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write4_to_heat3d_11_16_rd4.push(h3_10_h3_10_update_0_write4);
}

inline void h3_10_h3_10_update_0_write5_write(hw_uint<32> & h3_10_h3_10_update_0_write5, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write5_to_heat3d_11_16_rd5.push(h3_10_h3_10_update_0_write5);
}

inline void h3_10_h3_10_update_0_write6_write(hw_uint<32> & h3_10_h3_10_update_0_write6, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write6_to_heat3d_11_16_rd6.push(h3_10_h3_10_update_0_write6);
}

inline void h3_10_h3_10_update_0_write7_write(hw_uint<32> & h3_10_h3_10_update_0_write7, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write7_to_heat3d_11_16_rd7.push(h3_10_h3_10_update_0_write7);
}

inline void h3_10_h3_10_update_0_write8_write(hw_uint<32> & h3_10_h3_10_update_0_write8, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write8_to_heat3d_11_16_rd8.push(h3_10_h3_10_update_0_write8);
}

inline void h3_10_h3_10_update_0_write9_write(hw_uint<32> & h3_10_h3_10_update_0_write9, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  h3_10.h3_10_h3_10_update_0_write9_to_heat3d_11_16_rd9.push(h3_10_h3_10_update_0_write9);
}

inline hw_uint<32>  heat3d_11_16_rd0_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd0 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write0 = h3_10.h3_10_h3_10_update_0_write0_to_heat3d_11_16_rd0.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write0;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd1_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd1 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[1 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write1 = h3_10.h3_10_h3_10_update_0_write1_to_heat3d_11_16_rd1.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write1;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd10_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd10 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[10 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write10 = h3_10.h3_10_h3_10_update_0_write10_to_heat3d_11_16_rd10.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write10;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd11_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd11 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[11 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write11 = h3_10.h3_10_h3_10_update_0_write11_to_heat3d_11_16_rd11.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write11;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd12_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd12 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[12 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write12 = h3_10.h3_10_h3_10_update_0_write12_to_heat3d_11_16_rd12.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write12;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd13_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd13 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[13 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write13 = h3_10.h3_10_h3_10_update_0_write13_to_heat3d_11_16_rd13.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write13;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd14_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd14 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[14 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write14 = h3_10.h3_10_h3_10_update_0_write14_to_heat3d_11_16_rd14.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write14;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd15_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd15 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[15 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write15 = h3_10.h3_10_h3_10_update_0_write15_to_heat3d_11_16_rd15.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write15;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd2_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd2 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[2 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write2 = h3_10.h3_10_h3_10_update_0_write2_to_heat3d_11_16_rd2.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write2;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd3_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd3 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[3 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write3 = h3_10.h3_10_h3_10_update_0_write3_to_heat3d_11_16_rd3.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write3;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd4_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd4 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[4 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write4 = h3_10.h3_10_h3_10_update_0_write4_to_heat3d_11_16_rd4.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write4;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd5_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd5 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[5 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write5 = h3_10.h3_10_h3_10_update_0_write5_to_heat3d_11_16_rd5.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write5;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd6_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd6 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[6 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write6 = h3_10.h3_10_h3_10_update_0_write6_to_heat3d_11_16_rd6.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write6;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd7_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd7 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[7 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write7 = h3_10.h3_10_h3_10_update_0_write7_to_heat3d_11_16_rd7.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write7;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd8_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd8 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[8 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write8 = h3_10.h3_10_h3_10_update_0_write8_to_heat3d_11_16_rd8.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write8;
  return 0;
}

inline hw_uint<32>  heat3d_11_16_rd9_select(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3d_11_16_rd9 read pattern: { heat3d_11_16_update_0[d0, d1, d2] -> h3_10[9 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_h3_10_h3_10_update_0_write9 = h3_10.h3_10_h3_10_update_0_write9_to_heat3d_11_16_rd9.peek(/* one reader or all rams */ 0);
  return value_h3_10_h3_10_update_0_write9;
  return 0;
}

// # of bundles = 2
// h3_10_update_0_write
//	h3_10_h3_10_update_0_write0
//	h3_10_h3_10_update_0_write1
//	h3_10_h3_10_update_0_write2
//	h3_10_h3_10_update_0_write3
//	h3_10_h3_10_update_0_write4
//	h3_10_h3_10_update_0_write5
//	h3_10_h3_10_update_0_write6
//	h3_10_h3_10_update_0_write7
//	h3_10_h3_10_update_0_write8
//	h3_10_h3_10_update_0_write9
//	h3_10_h3_10_update_0_write10
//	h3_10_h3_10_update_0_write11
//	h3_10_h3_10_update_0_write12
//	h3_10_h3_10_update_0_write13
//	h3_10_h3_10_update_0_write14
//	h3_10_h3_10_update_0_write15
inline void h3_10_h3_10_update_0_write_bundle_write(hw_uint<512>& h3_10_update_0_write, h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_10_h3_10_update_0_write0_res = h3_10_update_0_write.extract<0, 31>();
	h3_10_h3_10_update_0_write0_write(h3_10_h3_10_update_0_write0_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write1_res = h3_10_update_0_write.extract<32, 63>();
	h3_10_h3_10_update_0_write1_write(h3_10_h3_10_update_0_write1_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write2_res = h3_10_update_0_write.extract<64, 95>();
	h3_10_h3_10_update_0_write2_write(h3_10_h3_10_update_0_write2_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write3_res = h3_10_update_0_write.extract<96, 127>();
	h3_10_h3_10_update_0_write3_write(h3_10_h3_10_update_0_write3_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write4_res = h3_10_update_0_write.extract<128, 159>();
	h3_10_h3_10_update_0_write4_write(h3_10_h3_10_update_0_write4_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write5_res = h3_10_update_0_write.extract<160, 191>();
	h3_10_h3_10_update_0_write5_write(h3_10_h3_10_update_0_write5_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write6_res = h3_10_update_0_write.extract<192, 223>();
	h3_10_h3_10_update_0_write6_write(h3_10_h3_10_update_0_write6_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write7_res = h3_10_update_0_write.extract<224, 255>();
	h3_10_h3_10_update_0_write7_write(h3_10_h3_10_update_0_write7_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write8_res = h3_10_update_0_write.extract<256, 287>();
	h3_10_h3_10_update_0_write8_write(h3_10_h3_10_update_0_write8_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write9_res = h3_10_update_0_write.extract<288, 319>();
	h3_10_h3_10_update_0_write9_write(h3_10_h3_10_update_0_write9_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write10_res = h3_10_update_0_write.extract<320, 351>();
	h3_10_h3_10_update_0_write10_write(h3_10_h3_10_update_0_write10_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write11_res = h3_10_update_0_write.extract<352, 383>();
	h3_10_h3_10_update_0_write11_write(h3_10_h3_10_update_0_write11_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write12_res = h3_10_update_0_write.extract<384, 415>();
	h3_10_h3_10_update_0_write12_write(h3_10_h3_10_update_0_write12_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write13_res = h3_10_update_0_write.extract<416, 447>();
	h3_10_h3_10_update_0_write13_write(h3_10_h3_10_update_0_write13_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write14_res = h3_10_update_0_write.extract<448, 479>();
	h3_10_h3_10_update_0_write14_write(h3_10_h3_10_update_0_write14_res, h3_10, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_10_h3_10_update_0_write15_res = h3_10_update_0_write.extract<480, 511>();
	h3_10_h3_10_update_0_write15_write(h3_10_h3_10_update_0_write15_res, h3_10, d0, d1, d2, dynamic_address);
}

// heat3d_11_16_update_0_read
//	heat3d_11_16_rd0
//	heat3d_11_16_rd1
//	heat3d_11_16_rd2
//	heat3d_11_16_rd3
//	heat3d_11_16_rd4
//	heat3d_11_16_rd5
//	heat3d_11_16_rd6
//	heat3d_11_16_rd7
//	heat3d_11_16_rd8
//	heat3d_11_16_rd9
//	heat3d_11_16_rd10
//	heat3d_11_16_rd11
//	heat3d_11_16_rd12
//	heat3d_11_16_rd13
//	heat3d_11_16_rd14
//	heat3d_11_16_rd15
inline hw_uint<512> h3_10_heat3d_11_16_update_0_read_bundle_read(h3_10_cache& h3_10, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 16
    // heat3d_11_16_rd0
    // heat3d_11_16_rd1
    // heat3d_11_16_rd2
    // heat3d_11_16_rd3
    // heat3d_11_16_rd4
    // heat3d_11_16_rd5
    // heat3d_11_16_rd6
    // heat3d_11_16_rd7
    // heat3d_11_16_rd8
    // heat3d_11_16_rd9
    // heat3d_11_16_rd10
    // heat3d_11_16_rd11
    // heat3d_11_16_rd12
    // heat3d_11_16_rd13
    // heat3d_11_16_rd14
    // heat3d_11_16_rd15

	hw_uint<512> result;
	hw_uint<32>  heat3d_11_16_rd0_res = heat3d_11_16_rd0_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<0, 512>(result, heat3d_11_16_rd0_res);
	hw_uint<32>  heat3d_11_16_rd1_res = heat3d_11_16_rd1_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<32, 512>(result, heat3d_11_16_rd1_res);
	hw_uint<32>  heat3d_11_16_rd2_res = heat3d_11_16_rd2_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<64, 512>(result, heat3d_11_16_rd2_res);
	hw_uint<32>  heat3d_11_16_rd3_res = heat3d_11_16_rd3_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<96, 512>(result, heat3d_11_16_rd3_res);
	hw_uint<32>  heat3d_11_16_rd4_res = heat3d_11_16_rd4_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<128, 512>(result, heat3d_11_16_rd4_res);
	hw_uint<32>  heat3d_11_16_rd5_res = heat3d_11_16_rd5_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<160, 512>(result, heat3d_11_16_rd5_res);
	hw_uint<32>  heat3d_11_16_rd6_res = heat3d_11_16_rd6_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<192, 512>(result, heat3d_11_16_rd6_res);
	hw_uint<32>  heat3d_11_16_rd7_res = heat3d_11_16_rd7_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<224, 512>(result, heat3d_11_16_rd7_res);
	hw_uint<32>  heat3d_11_16_rd8_res = heat3d_11_16_rd8_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<256, 512>(result, heat3d_11_16_rd8_res);
	hw_uint<32>  heat3d_11_16_rd9_res = heat3d_11_16_rd9_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<288, 512>(result, heat3d_11_16_rd9_res);
	hw_uint<32>  heat3d_11_16_rd10_res = heat3d_11_16_rd10_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<320, 512>(result, heat3d_11_16_rd10_res);
	hw_uint<32>  heat3d_11_16_rd11_res = heat3d_11_16_rd11_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<352, 512>(result, heat3d_11_16_rd11_res);
	hw_uint<32>  heat3d_11_16_rd12_res = heat3d_11_16_rd12_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<384, 512>(result, heat3d_11_16_rd12_res);
	hw_uint<32>  heat3d_11_16_rd13_res = heat3d_11_16_rd13_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<416, 512>(result, heat3d_11_16_rd13_res);
	hw_uint<32>  heat3d_11_16_rd14_res = heat3d_11_16_rd14_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<448, 512>(result, heat3d_11_16_rd14_res);
	hw_uint<32>  heat3d_11_16_rd15_res = heat3d_11_16_rd15_select(h3_10, d0, d1, d2, dynamic_address);
	set_at<480, 512>(result, heat3d_11_16_rd15_res);
	return result;
}

struct h3_2_h3_2_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-112, 624], [-8, 518], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 7
  // 0, 49, 25345, 25392, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 46> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 47> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 25295> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25391() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25392() {
		return f6;
	}

	inline hw_uint<32>  peek_25393() {
		return f8;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f10;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-111, 609], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-102, 618], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-101, 619], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-100, 620], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-99, 621], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-98, 622], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-113, 623], [-7, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 7
  // 0, 49, 25345, 25393, 25394, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 46> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 25295> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25394() {
		return f8;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f10;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-110, 610], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-109, 611], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-108, 612], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-107, 613], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-106, 614], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-105, 615], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-104, 616], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-103, 617], [-8, 519], [-7, 518]}
	// Capacity: 50738
	// # of read delays: 6
  // 0, 49, 25345, 25393, 25441, 50737
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 48> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 25295> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 25295> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_49() {
		return f2;
	}

	inline hw_uint<32>  peek_25344() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_25345() {
		return f4;
	}

	inline hw_uint<32>  peek_25392() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_25393() {
		return f6;
	}

	inline hw_uint<32>  peek_25440() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_25441() {
		return f8;
	}

	inline hw_uint<32>  peek_50736() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_50737() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 25295
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 25295 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_cache {
  // # of banks: 16
  h3_2_h3_2_update_0_write0_merged_banks_7_cache h3_2_h3_2_update_0_write0_merged_banks_7;
  h3_2_h3_2_update_0_write1_merged_banks_7_cache h3_2_h3_2_update_0_write1_merged_banks_7;
  h3_2_h3_2_update_0_write10_merged_banks_7_cache h3_2_h3_2_update_0_write10_merged_banks_7;
  h3_2_h3_2_update_0_write11_merged_banks_7_cache h3_2_h3_2_update_0_write11_merged_banks_7;
  h3_2_h3_2_update_0_write12_merged_banks_7_cache h3_2_h3_2_update_0_write12_merged_banks_7;
  h3_2_h3_2_update_0_write13_merged_banks_7_cache h3_2_h3_2_update_0_write13_merged_banks_7;
  h3_2_h3_2_update_0_write14_merged_banks_7_cache h3_2_h3_2_update_0_write14_merged_banks_7;
  h3_2_h3_2_update_0_write15_merged_banks_7_cache h3_2_h3_2_update_0_write15_merged_banks_7;
  h3_2_h3_2_update_0_write2_merged_banks_7_cache h3_2_h3_2_update_0_write2_merged_banks_7;
  h3_2_h3_2_update_0_write3_merged_banks_7_cache h3_2_h3_2_update_0_write3_merged_banks_7;
  h3_2_h3_2_update_0_write4_merged_banks_7_cache h3_2_h3_2_update_0_write4_merged_banks_7;
  h3_2_h3_2_update_0_write5_merged_banks_7_cache h3_2_h3_2_update_0_write5_merged_banks_7;
  h3_2_h3_2_update_0_write6_merged_banks_7_cache h3_2_h3_2_update_0_write6_merged_banks_7;
  h3_2_h3_2_update_0_write7_merged_banks_7_cache h3_2_h3_2_update_0_write7_merged_banks_7;
  h3_2_h3_2_update_0_write8_merged_banks_7_cache h3_2_h3_2_update_0_write8_merged_banks_7;
  h3_2_h3_2_update_0_write9_merged_banks_7_cache h3_2_h3_2_update_0_write9_merged_banks_7;
};



inline void h3_2_h3_2_update_0_write0_write(hw_uint<32> & h3_2_h3_2_update_0_write0, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.push(h3_2_h3_2_update_0_write0);
}

inline void h3_2_h3_2_update_0_write1_write(hw_uint<32> & h3_2_h3_2_update_0_write1, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.push(h3_2_h3_2_update_0_write1);
}

inline void h3_2_h3_2_update_0_write10_write(hw_uint<32> & h3_2_h3_2_update_0_write10, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.push(h3_2_h3_2_update_0_write10);
}

inline void h3_2_h3_2_update_0_write11_write(hw_uint<32> & h3_2_h3_2_update_0_write11, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.push(h3_2_h3_2_update_0_write11);
}

inline void h3_2_h3_2_update_0_write12_write(hw_uint<32> & h3_2_h3_2_update_0_write12, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.push(h3_2_h3_2_update_0_write12);
}

inline void h3_2_h3_2_update_0_write13_write(hw_uint<32> & h3_2_h3_2_update_0_write13, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.push(h3_2_h3_2_update_0_write13);
}

inline void h3_2_h3_2_update_0_write14_write(hw_uint<32> & h3_2_h3_2_update_0_write14, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.push(h3_2_h3_2_update_0_write14);
}

inline void h3_2_h3_2_update_0_write15_write(hw_uint<32> & h3_2_h3_2_update_0_write15, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.push(h3_2_h3_2_update_0_write15);
}

inline void h3_2_h3_2_update_0_write2_write(hw_uint<32> & h3_2_h3_2_update_0_write2, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.push(h3_2_h3_2_update_0_write2);
}

inline void h3_2_h3_2_update_0_write3_write(hw_uint<32> & h3_2_h3_2_update_0_write3, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.push(h3_2_h3_2_update_0_write3);
}

inline void h3_2_h3_2_update_0_write4_write(hw_uint<32> & h3_2_h3_2_update_0_write4, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.push(h3_2_h3_2_update_0_write4);
}

inline void h3_2_h3_2_update_0_write5_write(hw_uint<32> & h3_2_h3_2_update_0_write5, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.push(h3_2_h3_2_update_0_write5);
}

inline void h3_2_h3_2_update_0_write6_write(hw_uint<32> & h3_2_h3_2_update_0_write6, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.push(h3_2_h3_2_update_0_write6);
}

inline void h3_2_h3_2_update_0_write7_write(hw_uint<32> & h3_2_h3_2_update_0_write7, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.push(h3_2_h3_2_update_0_write7);
}

inline void h3_2_h3_2_update_0_write8_write(hw_uint<32> & h3_2_h3_2_update_0_write8, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.push(h3_2_h3_2_update_0_write8);
}

inline void h3_2_h3_2_update_0_write9_write(hw_uint<32> & h3_2_h3_2_update_0_write9, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.push(h3_2_h3_2_update_0_write9);
}

inline hw_uint<32>  h3_3_rd0_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd0 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[-1 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_25394();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd1_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd1 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd10_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd10 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd100_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd100 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd101_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd101 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd102_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd102 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd103_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd103 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd104_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd104 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd105_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd105 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd106_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd106 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd107_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd107 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd108_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd108 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd109_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd109 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd11_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd11 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd110_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd110 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd111_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd111 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_25392();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd12_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd12 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd13_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd13 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd14_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd14 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd15_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd15 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd16_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd16 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd17_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd17 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd18_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd18 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd19_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd19 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd2_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd2 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd20_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd20 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd21_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd21 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd22_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd22 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd23_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd23 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd24_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd24 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd25_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd25 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd26_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd26 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd27_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd27 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd28_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd28 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd29_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd29 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd3_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd3 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd30_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd30 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd31_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd31 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd32_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd32 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd33_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd33 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd34_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd34 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd35_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd35 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd36_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd36 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd37_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd37 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd38_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd38 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd39_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd39 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd4_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd4 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd40_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd40 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd41_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd41 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd42_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd42 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd43_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd43 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd44_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd44 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd45_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd45 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd46_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd46 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd47_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd47 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd48_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd48 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd49_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd49 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd5_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd5 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd50_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd50 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd51_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd51 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd52_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd52 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd53_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd53 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd54_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd54 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd55_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd55 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd56_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd56 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd57_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd57 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd58_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd58 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd59_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd59 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd6_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd6 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd60_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd60 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd61_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd61 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd62_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd62 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd63_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd63 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd64_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd64 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd65_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd65 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd66_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd66 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd67_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd67 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd68_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd68 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd69_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd69 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd7_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd7 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd70_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd70 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd71_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd71 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd72_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd72 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd73_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd73 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd74_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd74 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd75_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd75 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd76_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd76 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd77_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd77 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd78_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd78 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd79_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd79 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd8_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd8 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd80_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd80 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd81_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd81 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd82_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd82 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd83_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd83 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd84_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd84 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd85_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd85 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd86_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd86 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd87_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd87 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd88_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd88 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd89_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd89 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd9_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd9 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd90_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd90 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd91_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd91 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd92_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd92 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd93_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd93 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, d1, -1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_50737();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd94_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd94 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd95_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd95 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, d1, 1 + d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_49();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd96_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd96 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, 1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_25345();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd97_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd97 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd98_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd98 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_25393();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd99_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd99 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, -1 + d1, d2] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_25441();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_2_update_0_write
//	h3_2_h3_2_update_0_write0
//	h3_2_h3_2_update_0_write1
//	h3_2_h3_2_update_0_write2
//	h3_2_h3_2_update_0_write3
//	h3_2_h3_2_update_0_write4
//	h3_2_h3_2_update_0_write5
//	h3_2_h3_2_update_0_write6
//	h3_2_h3_2_update_0_write7
//	h3_2_h3_2_update_0_write8
//	h3_2_h3_2_update_0_write9
//	h3_2_h3_2_update_0_write10
//	h3_2_h3_2_update_0_write11
//	h3_2_h3_2_update_0_write12
//	h3_2_h3_2_update_0_write13
//	h3_2_h3_2_update_0_write14
//	h3_2_h3_2_update_0_write15
inline void h3_2_h3_2_update_0_write_bundle_write(hw_uint<512>& h3_2_update_0_write, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_2_h3_2_update_0_write0_res = h3_2_update_0_write.extract<0, 31>();
	h3_2_h3_2_update_0_write0_write(h3_2_h3_2_update_0_write0_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write1_res = h3_2_update_0_write.extract<32, 63>();
	h3_2_h3_2_update_0_write1_write(h3_2_h3_2_update_0_write1_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write2_res = h3_2_update_0_write.extract<64, 95>();
	h3_2_h3_2_update_0_write2_write(h3_2_h3_2_update_0_write2_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write3_res = h3_2_update_0_write.extract<96, 127>();
	h3_2_h3_2_update_0_write3_write(h3_2_h3_2_update_0_write3_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write4_res = h3_2_update_0_write.extract<128, 159>();
	h3_2_h3_2_update_0_write4_write(h3_2_h3_2_update_0_write4_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write5_res = h3_2_update_0_write.extract<160, 191>();
	h3_2_h3_2_update_0_write5_write(h3_2_h3_2_update_0_write5_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write6_res = h3_2_update_0_write.extract<192, 223>();
	h3_2_h3_2_update_0_write6_write(h3_2_h3_2_update_0_write6_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write7_res = h3_2_update_0_write.extract<224, 255>();
	h3_2_h3_2_update_0_write7_write(h3_2_h3_2_update_0_write7_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write8_res = h3_2_update_0_write.extract<256, 287>();
	h3_2_h3_2_update_0_write8_write(h3_2_h3_2_update_0_write8_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write9_res = h3_2_update_0_write.extract<288, 319>();
	h3_2_h3_2_update_0_write9_write(h3_2_h3_2_update_0_write9_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write10_res = h3_2_update_0_write.extract<320, 351>();
	h3_2_h3_2_update_0_write10_write(h3_2_h3_2_update_0_write10_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write11_res = h3_2_update_0_write.extract<352, 383>();
	h3_2_h3_2_update_0_write11_write(h3_2_h3_2_update_0_write11_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write12_res = h3_2_update_0_write.extract<384, 415>();
	h3_2_h3_2_update_0_write12_write(h3_2_h3_2_update_0_write12_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write13_res = h3_2_update_0_write.extract<416, 447>();
	h3_2_h3_2_update_0_write13_write(h3_2_h3_2_update_0_write13_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write14_res = h3_2_update_0_write.extract<448, 479>();
	h3_2_h3_2_update_0_write14_write(h3_2_h3_2_update_0_write14_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write15_res = h3_2_update_0_write.extract<480, 511>();
	h3_2_h3_2_update_0_write15_write(h3_2_h3_2_update_0_write15_res, h3_2, d0, d1, d2, dynamic_address);
}

// h3_3_update_0_read
//	h3_3_rd0
//	h3_3_rd1
//	h3_3_rd2
//	h3_3_rd3
//	h3_3_rd4
//	h3_3_rd5
//	h3_3_rd6
//	h3_3_rd7
//	h3_3_rd8
//	h3_3_rd9
//	h3_3_rd10
//	h3_3_rd11
//	h3_3_rd12
//	h3_3_rd13
//	h3_3_rd14
//	h3_3_rd15
//	h3_3_rd16
//	h3_3_rd17
//	h3_3_rd18
//	h3_3_rd19
//	h3_3_rd20
//	h3_3_rd21
//	h3_3_rd22
//	h3_3_rd23
//	h3_3_rd24
//	h3_3_rd25
//	h3_3_rd26
//	h3_3_rd27
//	h3_3_rd28
//	h3_3_rd29
//	h3_3_rd30
//	h3_3_rd31
//	h3_3_rd32
//	h3_3_rd33
//	h3_3_rd34
//	h3_3_rd35
//	h3_3_rd36
//	h3_3_rd37
//	h3_3_rd38
//	h3_3_rd39
//	h3_3_rd40
//	h3_3_rd41
//	h3_3_rd42
//	h3_3_rd43
//	h3_3_rd44
//	h3_3_rd45
//	h3_3_rd46
//	h3_3_rd47
//	h3_3_rd48
//	h3_3_rd49
//	h3_3_rd50
//	h3_3_rd51
//	h3_3_rd52
//	h3_3_rd53
//	h3_3_rd54
//	h3_3_rd55
//	h3_3_rd56
//	h3_3_rd57
//	h3_3_rd58
//	h3_3_rd59
//	h3_3_rd60
//	h3_3_rd61
//	h3_3_rd62
//	h3_3_rd63
//	h3_3_rd64
//	h3_3_rd65
//	h3_3_rd66
//	h3_3_rd67
//	h3_3_rd68
//	h3_3_rd69
//	h3_3_rd70
//	h3_3_rd71
//	h3_3_rd72
//	h3_3_rd73
//	h3_3_rd74
//	h3_3_rd75
//	h3_3_rd76
//	h3_3_rd77
//	h3_3_rd78
//	h3_3_rd79
//	h3_3_rd80
//	h3_3_rd81
//	h3_3_rd82
//	h3_3_rd83
//	h3_3_rd84
//	h3_3_rd85
//	h3_3_rd86
//	h3_3_rd87
//	h3_3_rd88
//	h3_3_rd89
//	h3_3_rd90
//	h3_3_rd91
//	h3_3_rd92
//	h3_3_rd93
//	h3_3_rd94
//	h3_3_rd95
//	h3_3_rd96
//	h3_3_rd97
//	h3_3_rd98
//	h3_3_rd99
//	h3_3_rd100
//	h3_3_rd101
//	h3_3_rd102
//	h3_3_rd103
//	h3_3_rd104
//	h3_3_rd105
//	h3_3_rd106
//	h3_3_rd107
//	h3_3_rd108
//	h3_3_rd109
//	h3_3_rd110
//	h3_3_rd111
inline hw_uint<3584> h3_2_h3_3_update_0_read_bundle_read(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_3_rd0
    // h3_3_rd1
    // h3_3_rd2
    // h3_3_rd3
    // h3_3_rd4
    // h3_3_rd5
    // h3_3_rd6
    // h3_3_rd7
    // h3_3_rd8
    // h3_3_rd9
    // h3_3_rd10
    // h3_3_rd11
    // h3_3_rd12
    // h3_3_rd13
    // h3_3_rd14
    // h3_3_rd15
    // h3_3_rd16
    // h3_3_rd17
    // h3_3_rd18
    // h3_3_rd19
    // h3_3_rd20
    // h3_3_rd21
    // h3_3_rd22
    // h3_3_rd23
    // h3_3_rd24
    // h3_3_rd25
    // h3_3_rd26
    // h3_3_rd27
    // h3_3_rd28
    // h3_3_rd29
    // h3_3_rd30
    // h3_3_rd31
    // h3_3_rd32
    // h3_3_rd33
    // h3_3_rd34
    // h3_3_rd35
    // h3_3_rd36
    // h3_3_rd37
    // h3_3_rd38
    // h3_3_rd39
    // h3_3_rd40
    // h3_3_rd41
    // h3_3_rd42
    // h3_3_rd43
    // h3_3_rd44
    // h3_3_rd45
    // h3_3_rd46
    // h3_3_rd47
    // h3_3_rd48
    // h3_3_rd49
    // h3_3_rd50
    // h3_3_rd51
    // h3_3_rd52
    // h3_3_rd53
    // h3_3_rd54
    // h3_3_rd55
    // h3_3_rd56
    // h3_3_rd57
    // h3_3_rd58
    // h3_3_rd59
    // h3_3_rd60
    // h3_3_rd61
    // h3_3_rd62
    // h3_3_rd63
    // h3_3_rd64
    // h3_3_rd65
    // h3_3_rd66
    // h3_3_rd67
    // h3_3_rd68
    // h3_3_rd69
    // h3_3_rd70
    // h3_3_rd71
    // h3_3_rd72
    // h3_3_rd73
    // h3_3_rd74
    // h3_3_rd75
    // h3_3_rd76
    // h3_3_rd77
    // h3_3_rd78
    // h3_3_rd79
    // h3_3_rd80
    // h3_3_rd81
    // h3_3_rd82
    // h3_3_rd83
    // h3_3_rd84
    // h3_3_rd85
    // h3_3_rd86
    // h3_3_rd87
    // h3_3_rd88
    // h3_3_rd89
    // h3_3_rd90
    // h3_3_rd91
    // h3_3_rd92
    // h3_3_rd93
    // h3_3_rd94
    // h3_3_rd95
    // h3_3_rd96
    // h3_3_rd97
    // h3_3_rd98
    // h3_3_rd99
    // h3_3_rd100
    // h3_3_rd101
    // h3_3_rd102
    // h3_3_rd103
    // h3_3_rd104
    // h3_3_rd105
    // h3_3_rd106
    // h3_3_rd107
    // h3_3_rd108
    // h3_3_rd109
    // h3_3_rd110
    // h3_3_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_3_rd0_res = h3_3_rd0_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_3_rd0_res);
	hw_uint<32>  h3_3_rd1_res = h3_3_rd1_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_3_rd1_res);
	hw_uint<32>  h3_3_rd2_res = h3_3_rd2_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_3_rd2_res);
	hw_uint<32>  h3_3_rd3_res = h3_3_rd3_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_3_rd3_res);
	hw_uint<32>  h3_3_rd4_res = h3_3_rd4_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_3_rd4_res);
	hw_uint<32>  h3_3_rd5_res = h3_3_rd5_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_3_rd5_res);
	hw_uint<32>  h3_3_rd6_res = h3_3_rd6_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_3_rd6_res);
	hw_uint<32>  h3_3_rd7_res = h3_3_rd7_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_3_rd7_res);
	hw_uint<32>  h3_3_rd8_res = h3_3_rd8_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_3_rd8_res);
	hw_uint<32>  h3_3_rd9_res = h3_3_rd9_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_3_rd9_res);
	hw_uint<32>  h3_3_rd10_res = h3_3_rd10_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_3_rd10_res);
	hw_uint<32>  h3_3_rd11_res = h3_3_rd11_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_3_rd11_res);
	hw_uint<32>  h3_3_rd12_res = h3_3_rd12_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_3_rd12_res);
	hw_uint<32>  h3_3_rd13_res = h3_3_rd13_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_3_rd13_res);
	hw_uint<32>  h3_3_rd14_res = h3_3_rd14_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_3_rd14_res);
	hw_uint<32>  h3_3_rd15_res = h3_3_rd15_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_3_rd15_res);
	hw_uint<32>  h3_3_rd16_res = h3_3_rd16_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_3_rd16_res);
	hw_uint<32>  h3_3_rd17_res = h3_3_rd17_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_3_rd17_res);
	hw_uint<32>  h3_3_rd18_res = h3_3_rd18_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_3_rd18_res);
	hw_uint<32>  h3_3_rd19_res = h3_3_rd19_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_3_rd19_res);
	hw_uint<32>  h3_3_rd20_res = h3_3_rd20_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_3_rd20_res);
	hw_uint<32>  h3_3_rd21_res = h3_3_rd21_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_3_rd21_res);
	hw_uint<32>  h3_3_rd22_res = h3_3_rd22_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_3_rd22_res);
	hw_uint<32>  h3_3_rd23_res = h3_3_rd23_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_3_rd23_res);
	hw_uint<32>  h3_3_rd24_res = h3_3_rd24_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_3_rd24_res);
	hw_uint<32>  h3_3_rd25_res = h3_3_rd25_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_3_rd25_res);
	hw_uint<32>  h3_3_rd26_res = h3_3_rd26_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_3_rd26_res);
	hw_uint<32>  h3_3_rd27_res = h3_3_rd27_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_3_rd27_res);
	hw_uint<32>  h3_3_rd28_res = h3_3_rd28_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_3_rd28_res);
	hw_uint<32>  h3_3_rd29_res = h3_3_rd29_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_3_rd29_res);
	hw_uint<32>  h3_3_rd30_res = h3_3_rd30_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_3_rd30_res);
	hw_uint<32>  h3_3_rd31_res = h3_3_rd31_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_3_rd31_res);
	hw_uint<32>  h3_3_rd32_res = h3_3_rd32_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_3_rd32_res);
	hw_uint<32>  h3_3_rd33_res = h3_3_rd33_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_3_rd33_res);
	hw_uint<32>  h3_3_rd34_res = h3_3_rd34_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_3_rd34_res);
	hw_uint<32>  h3_3_rd35_res = h3_3_rd35_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_3_rd35_res);
	hw_uint<32>  h3_3_rd36_res = h3_3_rd36_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_3_rd36_res);
	hw_uint<32>  h3_3_rd37_res = h3_3_rd37_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_3_rd37_res);
	hw_uint<32>  h3_3_rd38_res = h3_3_rd38_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_3_rd38_res);
	hw_uint<32>  h3_3_rd39_res = h3_3_rd39_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_3_rd39_res);
	hw_uint<32>  h3_3_rd40_res = h3_3_rd40_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_3_rd40_res);
	hw_uint<32>  h3_3_rd41_res = h3_3_rd41_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_3_rd41_res);
	hw_uint<32>  h3_3_rd42_res = h3_3_rd42_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_3_rd42_res);
	hw_uint<32>  h3_3_rd43_res = h3_3_rd43_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_3_rd43_res);
	hw_uint<32>  h3_3_rd44_res = h3_3_rd44_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_3_rd44_res);
	hw_uint<32>  h3_3_rd45_res = h3_3_rd45_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_3_rd45_res);
	hw_uint<32>  h3_3_rd46_res = h3_3_rd46_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_3_rd46_res);
	hw_uint<32>  h3_3_rd47_res = h3_3_rd47_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_3_rd47_res);
	hw_uint<32>  h3_3_rd48_res = h3_3_rd48_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_3_rd48_res);
	hw_uint<32>  h3_3_rd49_res = h3_3_rd49_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_3_rd49_res);
	hw_uint<32>  h3_3_rd50_res = h3_3_rd50_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_3_rd50_res);
	hw_uint<32>  h3_3_rd51_res = h3_3_rd51_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_3_rd51_res);
	hw_uint<32>  h3_3_rd52_res = h3_3_rd52_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_3_rd52_res);
	hw_uint<32>  h3_3_rd53_res = h3_3_rd53_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_3_rd53_res);
	hw_uint<32>  h3_3_rd54_res = h3_3_rd54_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_3_rd54_res);
	hw_uint<32>  h3_3_rd55_res = h3_3_rd55_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_3_rd55_res);
	hw_uint<32>  h3_3_rd56_res = h3_3_rd56_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_3_rd56_res);
	hw_uint<32>  h3_3_rd57_res = h3_3_rd57_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_3_rd57_res);
	hw_uint<32>  h3_3_rd58_res = h3_3_rd58_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_3_rd58_res);
	hw_uint<32>  h3_3_rd59_res = h3_3_rd59_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_3_rd59_res);
	hw_uint<32>  h3_3_rd60_res = h3_3_rd60_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_3_rd60_res);
	hw_uint<32>  h3_3_rd61_res = h3_3_rd61_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_3_rd61_res);
	hw_uint<32>  h3_3_rd62_res = h3_3_rd62_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_3_rd62_res);
	hw_uint<32>  h3_3_rd63_res = h3_3_rd63_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_3_rd63_res);
	hw_uint<32>  h3_3_rd64_res = h3_3_rd64_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_3_rd64_res);
	hw_uint<32>  h3_3_rd65_res = h3_3_rd65_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_3_rd65_res);
	hw_uint<32>  h3_3_rd66_res = h3_3_rd66_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_3_rd66_res);
	hw_uint<32>  h3_3_rd67_res = h3_3_rd67_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_3_rd67_res);
	hw_uint<32>  h3_3_rd68_res = h3_3_rd68_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_3_rd68_res);
	hw_uint<32>  h3_3_rd69_res = h3_3_rd69_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_3_rd69_res);
	hw_uint<32>  h3_3_rd70_res = h3_3_rd70_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_3_rd70_res);
	hw_uint<32>  h3_3_rd71_res = h3_3_rd71_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_3_rd71_res);
	hw_uint<32>  h3_3_rd72_res = h3_3_rd72_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_3_rd72_res);
	hw_uint<32>  h3_3_rd73_res = h3_3_rd73_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_3_rd73_res);
	hw_uint<32>  h3_3_rd74_res = h3_3_rd74_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_3_rd74_res);
	hw_uint<32>  h3_3_rd75_res = h3_3_rd75_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_3_rd75_res);
	hw_uint<32>  h3_3_rd76_res = h3_3_rd76_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_3_rd76_res);
	hw_uint<32>  h3_3_rd77_res = h3_3_rd77_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_3_rd77_res);
	hw_uint<32>  h3_3_rd78_res = h3_3_rd78_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_3_rd78_res);
	hw_uint<32>  h3_3_rd79_res = h3_3_rd79_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_3_rd79_res);
	hw_uint<32>  h3_3_rd80_res = h3_3_rd80_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_3_rd80_res);
	hw_uint<32>  h3_3_rd81_res = h3_3_rd81_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_3_rd81_res);
	hw_uint<32>  h3_3_rd82_res = h3_3_rd82_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_3_rd82_res);
	hw_uint<32>  h3_3_rd83_res = h3_3_rd83_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_3_rd83_res);
	hw_uint<32>  h3_3_rd84_res = h3_3_rd84_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_3_rd84_res);
	hw_uint<32>  h3_3_rd85_res = h3_3_rd85_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_3_rd85_res);
	hw_uint<32>  h3_3_rd86_res = h3_3_rd86_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_3_rd86_res);
	hw_uint<32>  h3_3_rd87_res = h3_3_rd87_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_3_rd87_res);
	hw_uint<32>  h3_3_rd88_res = h3_3_rd88_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_3_rd88_res);
	hw_uint<32>  h3_3_rd89_res = h3_3_rd89_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_3_rd89_res);
	hw_uint<32>  h3_3_rd90_res = h3_3_rd90_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_3_rd90_res);
	hw_uint<32>  h3_3_rd91_res = h3_3_rd91_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_3_rd91_res);
	hw_uint<32>  h3_3_rd92_res = h3_3_rd92_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_3_rd92_res);
	hw_uint<32>  h3_3_rd93_res = h3_3_rd93_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_3_rd93_res);
	hw_uint<32>  h3_3_rd94_res = h3_3_rd94_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_3_rd94_res);
	hw_uint<32>  h3_3_rd95_res = h3_3_rd95_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_3_rd95_res);
	hw_uint<32>  h3_3_rd96_res = h3_3_rd96_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_3_rd96_res);
	hw_uint<32>  h3_3_rd97_res = h3_3_rd97_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_3_rd97_res);
	hw_uint<32>  h3_3_rd98_res = h3_3_rd98_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_3_rd98_res);
	hw_uint<32>  h3_3_rd99_res = h3_3_rd99_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_3_rd99_res);
	hw_uint<32>  h3_3_rd100_res = h3_3_rd100_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_3_rd100_res);
	hw_uint<32>  h3_3_rd101_res = h3_3_rd101_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_3_rd101_res);
	hw_uint<32>  h3_3_rd102_res = h3_3_rd102_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_3_rd102_res);
	hw_uint<32>  h3_3_rd103_res = h3_3_rd103_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_3_rd103_res);
	hw_uint<32>  h3_3_rd104_res = h3_3_rd104_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_3_rd104_res);
	hw_uint<32>  h3_3_rd105_res = h3_3_rd105_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_3_rd105_res);
	hw_uint<32>  h3_3_rd106_res = h3_3_rd106_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_3_rd106_res);
	hw_uint<32>  h3_3_rd107_res = h3_3_rd107_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_3_rd107_res);
	hw_uint<32>  h3_3_rd108_res = h3_3_rd108_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_3_rd108_res);
	hw_uint<32>  h3_3_rd109_res = h3_3_rd109_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_3_rd109_res);
	hw_uint<32>  h3_3_rd110_res = h3_3_rd110_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_3_rd110_res);
	hw_uint<32>  h3_3_rd111_res = h3_3_rd111_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_3_rd111_res);
	return result;
}

struct h3_3_h3_3_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-96, 608], [-7, 517], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 7
  // 0, 47, 24197, 24242, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 44> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 45> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 24149> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24242() {
		return f6;
	}

	inline hw_uint<32>  peek_24243() {
		return f8;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f10;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-95, 593], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-86, 602], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-85, 603], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-84, 604], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-83, 605], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-82, 606], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-97, 607], [-6, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 7
  // 0, 47, 24197, 24243, 24244, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 44> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 24149> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24244() {
		return f8;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f10;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-94, 594], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-93, 595], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-92, 596], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-91, 597], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-90, 598], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-89, 599], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-88, 600], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-87, 601], [-7, 518], [-6, 517]}
	// Capacity: 48440
	// # of read delays: 6
  // 0, 47, 24197, 24243, 24289, 48439
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 46> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 24149> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 24149> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_47() {
		return f2;
	}

	inline hw_uint<32>  peek_24196() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_24197() {
		return f4;
	}

	inline hw_uint<32>  peek_24242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_24243() {
		return f6;
	}

	inline hw_uint<32>  peek_24288() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_24289() {
		return f8;
	}

	inline hw_uint<32>  peek_48438() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_48439() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24149
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24149 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_cache {
  // # of banks: 16
  h3_3_h3_3_update_0_write0_merged_banks_7_cache h3_3_h3_3_update_0_write0_merged_banks_7;
  h3_3_h3_3_update_0_write1_merged_banks_7_cache h3_3_h3_3_update_0_write1_merged_banks_7;
  h3_3_h3_3_update_0_write10_merged_banks_7_cache h3_3_h3_3_update_0_write10_merged_banks_7;
  h3_3_h3_3_update_0_write11_merged_banks_7_cache h3_3_h3_3_update_0_write11_merged_banks_7;
  h3_3_h3_3_update_0_write12_merged_banks_7_cache h3_3_h3_3_update_0_write12_merged_banks_7;
  h3_3_h3_3_update_0_write13_merged_banks_7_cache h3_3_h3_3_update_0_write13_merged_banks_7;
  h3_3_h3_3_update_0_write14_merged_banks_7_cache h3_3_h3_3_update_0_write14_merged_banks_7;
  h3_3_h3_3_update_0_write15_merged_banks_7_cache h3_3_h3_3_update_0_write15_merged_banks_7;
  h3_3_h3_3_update_0_write2_merged_banks_7_cache h3_3_h3_3_update_0_write2_merged_banks_7;
  h3_3_h3_3_update_0_write3_merged_banks_7_cache h3_3_h3_3_update_0_write3_merged_banks_7;
  h3_3_h3_3_update_0_write4_merged_banks_7_cache h3_3_h3_3_update_0_write4_merged_banks_7;
  h3_3_h3_3_update_0_write5_merged_banks_7_cache h3_3_h3_3_update_0_write5_merged_banks_7;
  h3_3_h3_3_update_0_write6_merged_banks_7_cache h3_3_h3_3_update_0_write6_merged_banks_7;
  h3_3_h3_3_update_0_write7_merged_banks_7_cache h3_3_h3_3_update_0_write7_merged_banks_7;
  h3_3_h3_3_update_0_write8_merged_banks_7_cache h3_3_h3_3_update_0_write8_merged_banks_7;
  h3_3_h3_3_update_0_write9_merged_banks_7_cache h3_3_h3_3_update_0_write9_merged_banks_7;
};



inline void h3_3_h3_3_update_0_write0_write(hw_uint<32> & h3_3_h3_3_update_0_write0, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.push(h3_3_h3_3_update_0_write0);
}

inline void h3_3_h3_3_update_0_write1_write(hw_uint<32> & h3_3_h3_3_update_0_write1, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.push(h3_3_h3_3_update_0_write1);
}

inline void h3_3_h3_3_update_0_write10_write(hw_uint<32> & h3_3_h3_3_update_0_write10, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.push(h3_3_h3_3_update_0_write10);
}

inline void h3_3_h3_3_update_0_write11_write(hw_uint<32> & h3_3_h3_3_update_0_write11, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.push(h3_3_h3_3_update_0_write11);
}

inline void h3_3_h3_3_update_0_write12_write(hw_uint<32> & h3_3_h3_3_update_0_write12, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.push(h3_3_h3_3_update_0_write12);
}

inline void h3_3_h3_3_update_0_write13_write(hw_uint<32> & h3_3_h3_3_update_0_write13, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.push(h3_3_h3_3_update_0_write13);
}

inline void h3_3_h3_3_update_0_write14_write(hw_uint<32> & h3_3_h3_3_update_0_write14, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.push(h3_3_h3_3_update_0_write14);
}

inline void h3_3_h3_3_update_0_write15_write(hw_uint<32> & h3_3_h3_3_update_0_write15, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.push(h3_3_h3_3_update_0_write15);
}

inline void h3_3_h3_3_update_0_write2_write(hw_uint<32> & h3_3_h3_3_update_0_write2, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.push(h3_3_h3_3_update_0_write2);
}

inline void h3_3_h3_3_update_0_write3_write(hw_uint<32> & h3_3_h3_3_update_0_write3, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.push(h3_3_h3_3_update_0_write3);
}

inline void h3_3_h3_3_update_0_write4_write(hw_uint<32> & h3_3_h3_3_update_0_write4, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.push(h3_3_h3_3_update_0_write4);
}

inline void h3_3_h3_3_update_0_write5_write(hw_uint<32> & h3_3_h3_3_update_0_write5, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.push(h3_3_h3_3_update_0_write5);
}

inline void h3_3_h3_3_update_0_write6_write(hw_uint<32> & h3_3_h3_3_update_0_write6, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.push(h3_3_h3_3_update_0_write6);
}

inline void h3_3_h3_3_update_0_write7_write(hw_uint<32> & h3_3_h3_3_update_0_write7, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.push(h3_3_h3_3_update_0_write7);
}

inline void h3_3_h3_3_update_0_write8_write(hw_uint<32> & h3_3_h3_3_update_0_write8, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.push(h3_3_h3_3_update_0_write8);
}

inline void h3_3_h3_3_update_0_write9_write(hw_uint<32> & h3_3_h3_3_update_0_write9, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.push(h3_3_h3_3_update_0_write9);
}

inline hw_uint<32>  h3_4_rd0_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd0 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[-1 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_24244();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd1_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd1 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd10_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd10 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd100_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd100 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd101_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd101 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd102_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd102 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd103_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd103 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd104_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd104 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd105_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd105 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd106_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd106 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd107_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd107 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd108_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd108 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd109_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd109 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd11_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd11 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd110_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd110 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd111_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd111 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_24242();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd12_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd12 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd13_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd13 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd14_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd14 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd15_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd15 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd16_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd16 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd17_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd17 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd18_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd18 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd19_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd19 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd2_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd2 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd20_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd20 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd21_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd21 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd22_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd22 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd23_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd23 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd24_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd24 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd25_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd25 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd26_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd26 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd27_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd27 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd28_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd28 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd29_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd29 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd3_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd3 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd30_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd30 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd31_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd31 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd32_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd32 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd33_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd33 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd34_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd34 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd35_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd35 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd36_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd36 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd37_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd37 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd38_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd38 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd39_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd39 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd4_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd4 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd40_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd40 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd41_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd41 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd42_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd42 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd43_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd43 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd44_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd44 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd45_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd45 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd46_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd46 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd47_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd47 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd48_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd48 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd49_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd49 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd5_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd5 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd50_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd50 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd51_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd51 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd52_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd52 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd53_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd53 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd54_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd54 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd55_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd55 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd56_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd56 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd57_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd57 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd58_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd58 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd59_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd59 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd6_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd6 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd60_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd60 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd61_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd61 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd62_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd62 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd63_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd63 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd64_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd64 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd65_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd65 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd66_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd66 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd67_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd67 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd68_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd68 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd69_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd69 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd7_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd7 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd70_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd70 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd71_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd71 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd72_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd72 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd73_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd73 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd74_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd74 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd75_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd75 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd76_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd76 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd77_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd77 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd78_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd78 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd79_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd79 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd8_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd8 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd80_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd80 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd81_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd81 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd82_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd82 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd83_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd83 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd84_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd84 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd85_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd85 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd86_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd86 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd87_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd87 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd88_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd88 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd89_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd89 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd9_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd9 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd90_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd90 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd91_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd91 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd92_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd92 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd93_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd93 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, d1, -1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_48439();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd94_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd94 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd95_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd95 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, d1, 1 + d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_47();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd96_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd96 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, 1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_24197();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd97_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd97 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd98_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd98 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_24243();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd99_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd99 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, -1 + d1, d2] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_24289();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_3_update_0_write
//	h3_3_h3_3_update_0_write0
//	h3_3_h3_3_update_0_write1
//	h3_3_h3_3_update_0_write2
//	h3_3_h3_3_update_0_write3
//	h3_3_h3_3_update_0_write4
//	h3_3_h3_3_update_0_write5
//	h3_3_h3_3_update_0_write6
//	h3_3_h3_3_update_0_write7
//	h3_3_h3_3_update_0_write8
//	h3_3_h3_3_update_0_write9
//	h3_3_h3_3_update_0_write10
//	h3_3_h3_3_update_0_write11
//	h3_3_h3_3_update_0_write12
//	h3_3_h3_3_update_0_write13
//	h3_3_h3_3_update_0_write14
//	h3_3_h3_3_update_0_write15
inline void h3_3_h3_3_update_0_write_bundle_write(hw_uint<512>& h3_3_update_0_write, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_3_h3_3_update_0_write0_res = h3_3_update_0_write.extract<0, 31>();
	h3_3_h3_3_update_0_write0_write(h3_3_h3_3_update_0_write0_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write1_res = h3_3_update_0_write.extract<32, 63>();
	h3_3_h3_3_update_0_write1_write(h3_3_h3_3_update_0_write1_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write2_res = h3_3_update_0_write.extract<64, 95>();
	h3_3_h3_3_update_0_write2_write(h3_3_h3_3_update_0_write2_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write3_res = h3_3_update_0_write.extract<96, 127>();
	h3_3_h3_3_update_0_write3_write(h3_3_h3_3_update_0_write3_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write4_res = h3_3_update_0_write.extract<128, 159>();
	h3_3_h3_3_update_0_write4_write(h3_3_h3_3_update_0_write4_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write5_res = h3_3_update_0_write.extract<160, 191>();
	h3_3_h3_3_update_0_write5_write(h3_3_h3_3_update_0_write5_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write6_res = h3_3_update_0_write.extract<192, 223>();
	h3_3_h3_3_update_0_write6_write(h3_3_h3_3_update_0_write6_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write7_res = h3_3_update_0_write.extract<224, 255>();
	h3_3_h3_3_update_0_write7_write(h3_3_h3_3_update_0_write7_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write8_res = h3_3_update_0_write.extract<256, 287>();
	h3_3_h3_3_update_0_write8_write(h3_3_h3_3_update_0_write8_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write9_res = h3_3_update_0_write.extract<288, 319>();
	h3_3_h3_3_update_0_write9_write(h3_3_h3_3_update_0_write9_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write10_res = h3_3_update_0_write.extract<320, 351>();
	h3_3_h3_3_update_0_write10_write(h3_3_h3_3_update_0_write10_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write11_res = h3_3_update_0_write.extract<352, 383>();
	h3_3_h3_3_update_0_write11_write(h3_3_h3_3_update_0_write11_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write12_res = h3_3_update_0_write.extract<384, 415>();
	h3_3_h3_3_update_0_write12_write(h3_3_h3_3_update_0_write12_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write13_res = h3_3_update_0_write.extract<416, 447>();
	h3_3_h3_3_update_0_write13_write(h3_3_h3_3_update_0_write13_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write14_res = h3_3_update_0_write.extract<448, 479>();
	h3_3_h3_3_update_0_write14_write(h3_3_h3_3_update_0_write14_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write15_res = h3_3_update_0_write.extract<480, 511>();
	h3_3_h3_3_update_0_write15_write(h3_3_h3_3_update_0_write15_res, h3_3, d0, d1, d2, dynamic_address);
}

// h3_4_update_0_read
//	h3_4_rd0
//	h3_4_rd1
//	h3_4_rd2
//	h3_4_rd3
//	h3_4_rd4
//	h3_4_rd5
//	h3_4_rd6
//	h3_4_rd7
//	h3_4_rd8
//	h3_4_rd9
//	h3_4_rd10
//	h3_4_rd11
//	h3_4_rd12
//	h3_4_rd13
//	h3_4_rd14
//	h3_4_rd15
//	h3_4_rd16
//	h3_4_rd17
//	h3_4_rd18
//	h3_4_rd19
//	h3_4_rd20
//	h3_4_rd21
//	h3_4_rd22
//	h3_4_rd23
//	h3_4_rd24
//	h3_4_rd25
//	h3_4_rd26
//	h3_4_rd27
//	h3_4_rd28
//	h3_4_rd29
//	h3_4_rd30
//	h3_4_rd31
//	h3_4_rd32
//	h3_4_rd33
//	h3_4_rd34
//	h3_4_rd35
//	h3_4_rd36
//	h3_4_rd37
//	h3_4_rd38
//	h3_4_rd39
//	h3_4_rd40
//	h3_4_rd41
//	h3_4_rd42
//	h3_4_rd43
//	h3_4_rd44
//	h3_4_rd45
//	h3_4_rd46
//	h3_4_rd47
//	h3_4_rd48
//	h3_4_rd49
//	h3_4_rd50
//	h3_4_rd51
//	h3_4_rd52
//	h3_4_rd53
//	h3_4_rd54
//	h3_4_rd55
//	h3_4_rd56
//	h3_4_rd57
//	h3_4_rd58
//	h3_4_rd59
//	h3_4_rd60
//	h3_4_rd61
//	h3_4_rd62
//	h3_4_rd63
//	h3_4_rd64
//	h3_4_rd65
//	h3_4_rd66
//	h3_4_rd67
//	h3_4_rd68
//	h3_4_rd69
//	h3_4_rd70
//	h3_4_rd71
//	h3_4_rd72
//	h3_4_rd73
//	h3_4_rd74
//	h3_4_rd75
//	h3_4_rd76
//	h3_4_rd77
//	h3_4_rd78
//	h3_4_rd79
//	h3_4_rd80
//	h3_4_rd81
//	h3_4_rd82
//	h3_4_rd83
//	h3_4_rd84
//	h3_4_rd85
//	h3_4_rd86
//	h3_4_rd87
//	h3_4_rd88
//	h3_4_rd89
//	h3_4_rd90
//	h3_4_rd91
//	h3_4_rd92
//	h3_4_rd93
//	h3_4_rd94
//	h3_4_rd95
//	h3_4_rd96
//	h3_4_rd97
//	h3_4_rd98
//	h3_4_rd99
//	h3_4_rd100
//	h3_4_rd101
//	h3_4_rd102
//	h3_4_rd103
//	h3_4_rd104
//	h3_4_rd105
//	h3_4_rd106
//	h3_4_rd107
//	h3_4_rd108
//	h3_4_rd109
//	h3_4_rd110
//	h3_4_rd111
inline hw_uint<3584> h3_3_h3_4_update_0_read_bundle_read(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_4_rd0
    // h3_4_rd1
    // h3_4_rd2
    // h3_4_rd3
    // h3_4_rd4
    // h3_4_rd5
    // h3_4_rd6
    // h3_4_rd7
    // h3_4_rd8
    // h3_4_rd9
    // h3_4_rd10
    // h3_4_rd11
    // h3_4_rd12
    // h3_4_rd13
    // h3_4_rd14
    // h3_4_rd15
    // h3_4_rd16
    // h3_4_rd17
    // h3_4_rd18
    // h3_4_rd19
    // h3_4_rd20
    // h3_4_rd21
    // h3_4_rd22
    // h3_4_rd23
    // h3_4_rd24
    // h3_4_rd25
    // h3_4_rd26
    // h3_4_rd27
    // h3_4_rd28
    // h3_4_rd29
    // h3_4_rd30
    // h3_4_rd31
    // h3_4_rd32
    // h3_4_rd33
    // h3_4_rd34
    // h3_4_rd35
    // h3_4_rd36
    // h3_4_rd37
    // h3_4_rd38
    // h3_4_rd39
    // h3_4_rd40
    // h3_4_rd41
    // h3_4_rd42
    // h3_4_rd43
    // h3_4_rd44
    // h3_4_rd45
    // h3_4_rd46
    // h3_4_rd47
    // h3_4_rd48
    // h3_4_rd49
    // h3_4_rd50
    // h3_4_rd51
    // h3_4_rd52
    // h3_4_rd53
    // h3_4_rd54
    // h3_4_rd55
    // h3_4_rd56
    // h3_4_rd57
    // h3_4_rd58
    // h3_4_rd59
    // h3_4_rd60
    // h3_4_rd61
    // h3_4_rd62
    // h3_4_rd63
    // h3_4_rd64
    // h3_4_rd65
    // h3_4_rd66
    // h3_4_rd67
    // h3_4_rd68
    // h3_4_rd69
    // h3_4_rd70
    // h3_4_rd71
    // h3_4_rd72
    // h3_4_rd73
    // h3_4_rd74
    // h3_4_rd75
    // h3_4_rd76
    // h3_4_rd77
    // h3_4_rd78
    // h3_4_rd79
    // h3_4_rd80
    // h3_4_rd81
    // h3_4_rd82
    // h3_4_rd83
    // h3_4_rd84
    // h3_4_rd85
    // h3_4_rd86
    // h3_4_rd87
    // h3_4_rd88
    // h3_4_rd89
    // h3_4_rd90
    // h3_4_rd91
    // h3_4_rd92
    // h3_4_rd93
    // h3_4_rd94
    // h3_4_rd95
    // h3_4_rd96
    // h3_4_rd97
    // h3_4_rd98
    // h3_4_rd99
    // h3_4_rd100
    // h3_4_rd101
    // h3_4_rd102
    // h3_4_rd103
    // h3_4_rd104
    // h3_4_rd105
    // h3_4_rd106
    // h3_4_rd107
    // h3_4_rd108
    // h3_4_rd109
    // h3_4_rd110
    // h3_4_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_4_rd0_res = h3_4_rd0_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_4_rd0_res);
	hw_uint<32>  h3_4_rd1_res = h3_4_rd1_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_4_rd1_res);
	hw_uint<32>  h3_4_rd2_res = h3_4_rd2_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_4_rd2_res);
	hw_uint<32>  h3_4_rd3_res = h3_4_rd3_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_4_rd3_res);
	hw_uint<32>  h3_4_rd4_res = h3_4_rd4_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_4_rd4_res);
	hw_uint<32>  h3_4_rd5_res = h3_4_rd5_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_4_rd5_res);
	hw_uint<32>  h3_4_rd6_res = h3_4_rd6_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_4_rd6_res);
	hw_uint<32>  h3_4_rd7_res = h3_4_rd7_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_4_rd7_res);
	hw_uint<32>  h3_4_rd8_res = h3_4_rd8_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_4_rd8_res);
	hw_uint<32>  h3_4_rd9_res = h3_4_rd9_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_4_rd9_res);
	hw_uint<32>  h3_4_rd10_res = h3_4_rd10_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_4_rd10_res);
	hw_uint<32>  h3_4_rd11_res = h3_4_rd11_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_4_rd11_res);
	hw_uint<32>  h3_4_rd12_res = h3_4_rd12_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_4_rd12_res);
	hw_uint<32>  h3_4_rd13_res = h3_4_rd13_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_4_rd13_res);
	hw_uint<32>  h3_4_rd14_res = h3_4_rd14_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_4_rd14_res);
	hw_uint<32>  h3_4_rd15_res = h3_4_rd15_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_4_rd15_res);
	hw_uint<32>  h3_4_rd16_res = h3_4_rd16_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_4_rd16_res);
	hw_uint<32>  h3_4_rd17_res = h3_4_rd17_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_4_rd17_res);
	hw_uint<32>  h3_4_rd18_res = h3_4_rd18_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_4_rd18_res);
	hw_uint<32>  h3_4_rd19_res = h3_4_rd19_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_4_rd19_res);
	hw_uint<32>  h3_4_rd20_res = h3_4_rd20_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_4_rd20_res);
	hw_uint<32>  h3_4_rd21_res = h3_4_rd21_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_4_rd21_res);
	hw_uint<32>  h3_4_rd22_res = h3_4_rd22_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_4_rd22_res);
	hw_uint<32>  h3_4_rd23_res = h3_4_rd23_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_4_rd23_res);
	hw_uint<32>  h3_4_rd24_res = h3_4_rd24_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_4_rd24_res);
	hw_uint<32>  h3_4_rd25_res = h3_4_rd25_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_4_rd25_res);
	hw_uint<32>  h3_4_rd26_res = h3_4_rd26_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_4_rd26_res);
	hw_uint<32>  h3_4_rd27_res = h3_4_rd27_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_4_rd27_res);
	hw_uint<32>  h3_4_rd28_res = h3_4_rd28_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_4_rd28_res);
	hw_uint<32>  h3_4_rd29_res = h3_4_rd29_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_4_rd29_res);
	hw_uint<32>  h3_4_rd30_res = h3_4_rd30_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_4_rd30_res);
	hw_uint<32>  h3_4_rd31_res = h3_4_rd31_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_4_rd31_res);
	hw_uint<32>  h3_4_rd32_res = h3_4_rd32_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_4_rd32_res);
	hw_uint<32>  h3_4_rd33_res = h3_4_rd33_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_4_rd33_res);
	hw_uint<32>  h3_4_rd34_res = h3_4_rd34_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_4_rd34_res);
	hw_uint<32>  h3_4_rd35_res = h3_4_rd35_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_4_rd35_res);
	hw_uint<32>  h3_4_rd36_res = h3_4_rd36_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_4_rd36_res);
	hw_uint<32>  h3_4_rd37_res = h3_4_rd37_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_4_rd37_res);
	hw_uint<32>  h3_4_rd38_res = h3_4_rd38_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_4_rd38_res);
	hw_uint<32>  h3_4_rd39_res = h3_4_rd39_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_4_rd39_res);
	hw_uint<32>  h3_4_rd40_res = h3_4_rd40_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_4_rd40_res);
	hw_uint<32>  h3_4_rd41_res = h3_4_rd41_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_4_rd41_res);
	hw_uint<32>  h3_4_rd42_res = h3_4_rd42_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_4_rd42_res);
	hw_uint<32>  h3_4_rd43_res = h3_4_rd43_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_4_rd43_res);
	hw_uint<32>  h3_4_rd44_res = h3_4_rd44_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_4_rd44_res);
	hw_uint<32>  h3_4_rd45_res = h3_4_rd45_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_4_rd45_res);
	hw_uint<32>  h3_4_rd46_res = h3_4_rd46_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_4_rd46_res);
	hw_uint<32>  h3_4_rd47_res = h3_4_rd47_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_4_rd47_res);
	hw_uint<32>  h3_4_rd48_res = h3_4_rd48_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_4_rd48_res);
	hw_uint<32>  h3_4_rd49_res = h3_4_rd49_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_4_rd49_res);
	hw_uint<32>  h3_4_rd50_res = h3_4_rd50_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_4_rd50_res);
	hw_uint<32>  h3_4_rd51_res = h3_4_rd51_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_4_rd51_res);
	hw_uint<32>  h3_4_rd52_res = h3_4_rd52_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_4_rd52_res);
	hw_uint<32>  h3_4_rd53_res = h3_4_rd53_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_4_rd53_res);
	hw_uint<32>  h3_4_rd54_res = h3_4_rd54_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_4_rd54_res);
	hw_uint<32>  h3_4_rd55_res = h3_4_rd55_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_4_rd55_res);
	hw_uint<32>  h3_4_rd56_res = h3_4_rd56_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_4_rd56_res);
	hw_uint<32>  h3_4_rd57_res = h3_4_rd57_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_4_rd57_res);
	hw_uint<32>  h3_4_rd58_res = h3_4_rd58_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_4_rd58_res);
	hw_uint<32>  h3_4_rd59_res = h3_4_rd59_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_4_rd59_res);
	hw_uint<32>  h3_4_rd60_res = h3_4_rd60_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_4_rd60_res);
	hw_uint<32>  h3_4_rd61_res = h3_4_rd61_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_4_rd61_res);
	hw_uint<32>  h3_4_rd62_res = h3_4_rd62_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_4_rd62_res);
	hw_uint<32>  h3_4_rd63_res = h3_4_rd63_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_4_rd63_res);
	hw_uint<32>  h3_4_rd64_res = h3_4_rd64_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_4_rd64_res);
	hw_uint<32>  h3_4_rd65_res = h3_4_rd65_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_4_rd65_res);
	hw_uint<32>  h3_4_rd66_res = h3_4_rd66_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_4_rd66_res);
	hw_uint<32>  h3_4_rd67_res = h3_4_rd67_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_4_rd67_res);
	hw_uint<32>  h3_4_rd68_res = h3_4_rd68_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_4_rd68_res);
	hw_uint<32>  h3_4_rd69_res = h3_4_rd69_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_4_rd69_res);
	hw_uint<32>  h3_4_rd70_res = h3_4_rd70_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_4_rd70_res);
	hw_uint<32>  h3_4_rd71_res = h3_4_rd71_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_4_rd71_res);
	hw_uint<32>  h3_4_rd72_res = h3_4_rd72_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_4_rd72_res);
	hw_uint<32>  h3_4_rd73_res = h3_4_rd73_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_4_rd73_res);
	hw_uint<32>  h3_4_rd74_res = h3_4_rd74_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_4_rd74_res);
	hw_uint<32>  h3_4_rd75_res = h3_4_rd75_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_4_rd75_res);
	hw_uint<32>  h3_4_rd76_res = h3_4_rd76_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_4_rd76_res);
	hw_uint<32>  h3_4_rd77_res = h3_4_rd77_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_4_rd77_res);
	hw_uint<32>  h3_4_rd78_res = h3_4_rd78_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_4_rd78_res);
	hw_uint<32>  h3_4_rd79_res = h3_4_rd79_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_4_rd79_res);
	hw_uint<32>  h3_4_rd80_res = h3_4_rd80_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_4_rd80_res);
	hw_uint<32>  h3_4_rd81_res = h3_4_rd81_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_4_rd81_res);
	hw_uint<32>  h3_4_rd82_res = h3_4_rd82_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_4_rd82_res);
	hw_uint<32>  h3_4_rd83_res = h3_4_rd83_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_4_rd83_res);
	hw_uint<32>  h3_4_rd84_res = h3_4_rd84_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_4_rd84_res);
	hw_uint<32>  h3_4_rd85_res = h3_4_rd85_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_4_rd85_res);
	hw_uint<32>  h3_4_rd86_res = h3_4_rd86_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_4_rd86_res);
	hw_uint<32>  h3_4_rd87_res = h3_4_rd87_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_4_rd87_res);
	hw_uint<32>  h3_4_rd88_res = h3_4_rd88_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_4_rd88_res);
	hw_uint<32>  h3_4_rd89_res = h3_4_rd89_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_4_rd89_res);
	hw_uint<32>  h3_4_rd90_res = h3_4_rd90_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_4_rd90_res);
	hw_uint<32>  h3_4_rd91_res = h3_4_rd91_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_4_rd91_res);
	hw_uint<32>  h3_4_rd92_res = h3_4_rd92_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_4_rd92_res);
	hw_uint<32>  h3_4_rd93_res = h3_4_rd93_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_4_rd93_res);
	hw_uint<32>  h3_4_rd94_res = h3_4_rd94_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_4_rd94_res);
	hw_uint<32>  h3_4_rd95_res = h3_4_rd95_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_4_rd95_res);
	hw_uint<32>  h3_4_rd96_res = h3_4_rd96_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_4_rd96_res);
	hw_uint<32>  h3_4_rd97_res = h3_4_rd97_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_4_rd97_res);
	hw_uint<32>  h3_4_rd98_res = h3_4_rd98_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_4_rd98_res);
	hw_uint<32>  h3_4_rd99_res = h3_4_rd99_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_4_rd99_res);
	hw_uint<32>  h3_4_rd100_res = h3_4_rd100_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_4_rd100_res);
	hw_uint<32>  h3_4_rd101_res = h3_4_rd101_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_4_rd101_res);
	hw_uint<32>  h3_4_rd102_res = h3_4_rd102_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_4_rd102_res);
	hw_uint<32>  h3_4_rd103_res = h3_4_rd103_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_4_rd103_res);
	hw_uint<32>  h3_4_rd104_res = h3_4_rd104_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_4_rd104_res);
	hw_uint<32>  h3_4_rd105_res = h3_4_rd105_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_4_rd105_res);
	hw_uint<32>  h3_4_rd106_res = h3_4_rd106_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_4_rd106_res);
	hw_uint<32>  h3_4_rd107_res = h3_4_rd107_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_4_rd107_res);
	hw_uint<32>  h3_4_rd108_res = h3_4_rd108_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_4_rd108_res);
	hw_uint<32>  h3_4_rd109_res = h3_4_rd109_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_4_rd109_res);
	hw_uint<32>  h3_4_rd110_res = h3_4_rd110_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_4_rd110_res);
	hw_uint<32>  h3_4_rd111_res = h3_4_rd111_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_4_rd111_res);
	return result;
}

struct h3_4_h3_4_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-80, 592], [-6, 516], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 7
  // 0, 45, 23057, 23100, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 42> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 43> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 23011> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23099() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23100() {
		return f6;
	}

	inline hw_uint<32>  peek_23101() {
		return f8;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f10;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-79, 577], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-70, 586], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-69, 587], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-68, 588], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-67, 589], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-66, 590], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-81, 591], [-5, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 7
  // 0, 45, 23057, 23101, 23102, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 42> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 23011> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23102() {
		return f8;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f10;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-78, 578], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-77, 579], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-76, 580], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-75, 581], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-74, 582], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-73, 583], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-72, 584], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-71, 585], [-6, 517], [-5, 516]}
	// Capacity: 46158
	// # of read delays: 6
  // 0, 45, 23057, 23101, 23145, 46157
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 44> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 23011> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23011> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_45() {
		return f2;
	}

	inline hw_uint<32>  peek_23056() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_23057() {
		return f4;
	}

	inline hw_uint<32>  peek_23100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_23101() {
		return f6;
	}

	inline hw_uint<32>  peek_23144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_23145() {
		return f8;
	}

	inline hw_uint<32>  peek_46156() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_46157() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23011
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23011 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_cache {
  // # of banks: 16
  h3_4_h3_4_update_0_write0_merged_banks_7_cache h3_4_h3_4_update_0_write0_merged_banks_7;
  h3_4_h3_4_update_0_write1_merged_banks_7_cache h3_4_h3_4_update_0_write1_merged_banks_7;
  h3_4_h3_4_update_0_write10_merged_banks_7_cache h3_4_h3_4_update_0_write10_merged_banks_7;
  h3_4_h3_4_update_0_write11_merged_banks_7_cache h3_4_h3_4_update_0_write11_merged_banks_7;
  h3_4_h3_4_update_0_write12_merged_banks_7_cache h3_4_h3_4_update_0_write12_merged_banks_7;
  h3_4_h3_4_update_0_write13_merged_banks_7_cache h3_4_h3_4_update_0_write13_merged_banks_7;
  h3_4_h3_4_update_0_write14_merged_banks_7_cache h3_4_h3_4_update_0_write14_merged_banks_7;
  h3_4_h3_4_update_0_write15_merged_banks_7_cache h3_4_h3_4_update_0_write15_merged_banks_7;
  h3_4_h3_4_update_0_write2_merged_banks_7_cache h3_4_h3_4_update_0_write2_merged_banks_7;
  h3_4_h3_4_update_0_write3_merged_banks_7_cache h3_4_h3_4_update_0_write3_merged_banks_7;
  h3_4_h3_4_update_0_write4_merged_banks_7_cache h3_4_h3_4_update_0_write4_merged_banks_7;
  h3_4_h3_4_update_0_write5_merged_banks_7_cache h3_4_h3_4_update_0_write5_merged_banks_7;
  h3_4_h3_4_update_0_write6_merged_banks_7_cache h3_4_h3_4_update_0_write6_merged_banks_7;
  h3_4_h3_4_update_0_write7_merged_banks_7_cache h3_4_h3_4_update_0_write7_merged_banks_7;
  h3_4_h3_4_update_0_write8_merged_banks_7_cache h3_4_h3_4_update_0_write8_merged_banks_7;
  h3_4_h3_4_update_0_write9_merged_banks_7_cache h3_4_h3_4_update_0_write9_merged_banks_7;
};



inline void h3_4_h3_4_update_0_write0_write(hw_uint<32> & h3_4_h3_4_update_0_write0, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.push(h3_4_h3_4_update_0_write0);
}

inline void h3_4_h3_4_update_0_write1_write(hw_uint<32> & h3_4_h3_4_update_0_write1, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.push(h3_4_h3_4_update_0_write1);
}

inline void h3_4_h3_4_update_0_write10_write(hw_uint<32> & h3_4_h3_4_update_0_write10, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.push(h3_4_h3_4_update_0_write10);
}

inline void h3_4_h3_4_update_0_write11_write(hw_uint<32> & h3_4_h3_4_update_0_write11, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.push(h3_4_h3_4_update_0_write11);
}

inline void h3_4_h3_4_update_0_write12_write(hw_uint<32> & h3_4_h3_4_update_0_write12, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.push(h3_4_h3_4_update_0_write12);
}

inline void h3_4_h3_4_update_0_write13_write(hw_uint<32> & h3_4_h3_4_update_0_write13, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.push(h3_4_h3_4_update_0_write13);
}

inline void h3_4_h3_4_update_0_write14_write(hw_uint<32> & h3_4_h3_4_update_0_write14, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.push(h3_4_h3_4_update_0_write14);
}

inline void h3_4_h3_4_update_0_write15_write(hw_uint<32> & h3_4_h3_4_update_0_write15, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.push(h3_4_h3_4_update_0_write15);
}

inline void h3_4_h3_4_update_0_write2_write(hw_uint<32> & h3_4_h3_4_update_0_write2, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.push(h3_4_h3_4_update_0_write2);
}

inline void h3_4_h3_4_update_0_write3_write(hw_uint<32> & h3_4_h3_4_update_0_write3, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.push(h3_4_h3_4_update_0_write3);
}

inline void h3_4_h3_4_update_0_write4_write(hw_uint<32> & h3_4_h3_4_update_0_write4, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.push(h3_4_h3_4_update_0_write4);
}

inline void h3_4_h3_4_update_0_write5_write(hw_uint<32> & h3_4_h3_4_update_0_write5, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.push(h3_4_h3_4_update_0_write5);
}

inline void h3_4_h3_4_update_0_write6_write(hw_uint<32> & h3_4_h3_4_update_0_write6, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.push(h3_4_h3_4_update_0_write6);
}

inline void h3_4_h3_4_update_0_write7_write(hw_uint<32> & h3_4_h3_4_update_0_write7, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.push(h3_4_h3_4_update_0_write7);
}

inline void h3_4_h3_4_update_0_write8_write(hw_uint<32> & h3_4_h3_4_update_0_write8, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.push(h3_4_h3_4_update_0_write8);
}

inline void h3_4_h3_4_update_0_write9_write(hw_uint<32> & h3_4_h3_4_update_0_write9, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.push(h3_4_h3_4_update_0_write9);
}

inline hw_uint<32>  h3_5_rd0_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd0 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[-1 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_23102();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd1_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd1 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd10_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd10 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd100_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd100 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd101_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd101 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd102_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd102 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd103_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd103 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd104_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd104 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd105_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd105 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd106_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd106 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd107_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd107 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd108_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd108 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd109_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd109 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd11_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd11 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd110_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd110 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd111_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd111 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_23100();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd12_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd12 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd13_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd13 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd14_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd14 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd15_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd15 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd16_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd16 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd17_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd17 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd18_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd18 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd19_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd19 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd2_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd2 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd20_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd20 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd21_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd21 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd22_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd22 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd23_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd23 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd24_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd24 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd25_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd25 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd26_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd26 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd27_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd27 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd28_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd28 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd29_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd29 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd3_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd3 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd30_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd30 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd31_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd31 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd32_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd32 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd33_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd33 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd34_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd34 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd35_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd35 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd36_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd36 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd37_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd37 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd38_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd38 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd39_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd39 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd4_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd4 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd40_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd40 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd41_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd41 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd42_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd42 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd43_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd43 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd44_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd44 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd45_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd45 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd46_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd46 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd47_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd47 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd48_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd48 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd49_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd49 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd5_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd5 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd50_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd50 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd51_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd51 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd52_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd52 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd53_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd53 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd54_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd54 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd55_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd55 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd56_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd56 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd57_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd57 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd58_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd58 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd59_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd59 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd6_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd6 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd60_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd60 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd61_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd61 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd62_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd62 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd63_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd63 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd64_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd64 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd65_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd65 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd66_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd66 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd67_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd67 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd68_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd68 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd69_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd69 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd7_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd7 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd70_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd70 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd71_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd71 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd72_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd72 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd73_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd73 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd74_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd74 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd75_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd75 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd76_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd76 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd77_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd77 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd78_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd78 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd79_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd79 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd8_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd8 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd80_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd80 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd81_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd81 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd82_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd82 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd83_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd83 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd84_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd84 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd85_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd85 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd86_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd86 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd87_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd87 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd88_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd88 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd89_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd89 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd9_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd9 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd90_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd90 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd91_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd91 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd92_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd92 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd93_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd93 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, d1, -1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_46157();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd94_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd94 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd95_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd95 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, d1, 1 + d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_45();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd96_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd96 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, 1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_23057();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd97_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd97 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd98_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd98 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_23101();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd99_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd99 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, -1 + d1, d2] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_23145();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_4_update_0_write
//	h3_4_h3_4_update_0_write0
//	h3_4_h3_4_update_0_write1
//	h3_4_h3_4_update_0_write2
//	h3_4_h3_4_update_0_write3
//	h3_4_h3_4_update_0_write4
//	h3_4_h3_4_update_0_write5
//	h3_4_h3_4_update_0_write6
//	h3_4_h3_4_update_0_write7
//	h3_4_h3_4_update_0_write8
//	h3_4_h3_4_update_0_write9
//	h3_4_h3_4_update_0_write10
//	h3_4_h3_4_update_0_write11
//	h3_4_h3_4_update_0_write12
//	h3_4_h3_4_update_0_write13
//	h3_4_h3_4_update_0_write14
//	h3_4_h3_4_update_0_write15
inline void h3_4_h3_4_update_0_write_bundle_write(hw_uint<512>& h3_4_update_0_write, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_4_h3_4_update_0_write0_res = h3_4_update_0_write.extract<0, 31>();
	h3_4_h3_4_update_0_write0_write(h3_4_h3_4_update_0_write0_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write1_res = h3_4_update_0_write.extract<32, 63>();
	h3_4_h3_4_update_0_write1_write(h3_4_h3_4_update_0_write1_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write2_res = h3_4_update_0_write.extract<64, 95>();
	h3_4_h3_4_update_0_write2_write(h3_4_h3_4_update_0_write2_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write3_res = h3_4_update_0_write.extract<96, 127>();
	h3_4_h3_4_update_0_write3_write(h3_4_h3_4_update_0_write3_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write4_res = h3_4_update_0_write.extract<128, 159>();
	h3_4_h3_4_update_0_write4_write(h3_4_h3_4_update_0_write4_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write5_res = h3_4_update_0_write.extract<160, 191>();
	h3_4_h3_4_update_0_write5_write(h3_4_h3_4_update_0_write5_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write6_res = h3_4_update_0_write.extract<192, 223>();
	h3_4_h3_4_update_0_write6_write(h3_4_h3_4_update_0_write6_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write7_res = h3_4_update_0_write.extract<224, 255>();
	h3_4_h3_4_update_0_write7_write(h3_4_h3_4_update_0_write7_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write8_res = h3_4_update_0_write.extract<256, 287>();
	h3_4_h3_4_update_0_write8_write(h3_4_h3_4_update_0_write8_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write9_res = h3_4_update_0_write.extract<288, 319>();
	h3_4_h3_4_update_0_write9_write(h3_4_h3_4_update_0_write9_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write10_res = h3_4_update_0_write.extract<320, 351>();
	h3_4_h3_4_update_0_write10_write(h3_4_h3_4_update_0_write10_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write11_res = h3_4_update_0_write.extract<352, 383>();
	h3_4_h3_4_update_0_write11_write(h3_4_h3_4_update_0_write11_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write12_res = h3_4_update_0_write.extract<384, 415>();
	h3_4_h3_4_update_0_write12_write(h3_4_h3_4_update_0_write12_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write13_res = h3_4_update_0_write.extract<416, 447>();
	h3_4_h3_4_update_0_write13_write(h3_4_h3_4_update_0_write13_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write14_res = h3_4_update_0_write.extract<448, 479>();
	h3_4_h3_4_update_0_write14_write(h3_4_h3_4_update_0_write14_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write15_res = h3_4_update_0_write.extract<480, 511>();
	h3_4_h3_4_update_0_write15_write(h3_4_h3_4_update_0_write15_res, h3_4, d0, d1, d2, dynamic_address);
}

// h3_5_update_0_read
//	h3_5_rd0
//	h3_5_rd1
//	h3_5_rd2
//	h3_5_rd3
//	h3_5_rd4
//	h3_5_rd5
//	h3_5_rd6
//	h3_5_rd7
//	h3_5_rd8
//	h3_5_rd9
//	h3_5_rd10
//	h3_5_rd11
//	h3_5_rd12
//	h3_5_rd13
//	h3_5_rd14
//	h3_5_rd15
//	h3_5_rd16
//	h3_5_rd17
//	h3_5_rd18
//	h3_5_rd19
//	h3_5_rd20
//	h3_5_rd21
//	h3_5_rd22
//	h3_5_rd23
//	h3_5_rd24
//	h3_5_rd25
//	h3_5_rd26
//	h3_5_rd27
//	h3_5_rd28
//	h3_5_rd29
//	h3_5_rd30
//	h3_5_rd31
//	h3_5_rd32
//	h3_5_rd33
//	h3_5_rd34
//	h3_5_rd35
//	h3_5_rd36
//	h3_5_rd37
//	h3_5_rd38
//	h3_5_rd39
//	h3_5_rd40
//	h3_5_rd41
//	h3_5_rd42
//	h3_5_rd43
//	h3_5_rd44
//	h3_5_rd45
//	h3_5_rd46
//	h3_5_rd47
//	h3_5_rd48
//	h3_5_rd49
//	h3_5_rd50
//	h3_5_rd51
//	h3_5_rd52
//	h3_5_rd53
//	h3_5_rd54
//	h3_5_rd55
//	h3_5_rd56
//	h3_5_rd57
//	h3_5_rd58
//	h3_5_rd59
//	h3_5_rd60
//	h3_5_rd61
//	h3_5_rd62
//	h3_5_rd63
//	h3_5_rd64
//	h3_5_rd65
//	h3_5_rd66
//	h3_5_rd67
//	h3_5_rd68
//	h3_5_rd69
//	h3_5_rd70
//	h3_5_rd71
//	h3_5_rd72
//	h3_5_rd73
//	h3_5_rd74
//	h3_5_rd75
//	h3_5_rd76
//	h3_5_rd77
//	h3_5_rd78
//	h3_5_rd79
//	h3_5_rd80
//	h3_5_rd81
//	h3_5_rd82
//	h3_5_rd83
//	h3_5_rd84
//	h3_5_rd85
//	h3_5_rd86
//	h3_5_rd87
//	h3_5_rd88
//	h3_5_rd89
//	h3_5_rd90
//	h3_5_rd91
//	h3_5_rd92
//	h3_5_rd93
//	h3_5_rd94
//	h3_5_rd95
//	h3_5_rd96
//	h3_5_rd97
//	h3_5_rd98
//	h3_5_rd99
//	h3_5_rd100
//	h3_5_rd101
//	h3_5_rd102
//	h3_5_rd103
//	h3_5_rd104
//	h3_5_rd105
//	h3_5_rd106
//	h3_5_rd107
//	h3_5_rd108
//	h3_5_rd109
//	h3_5_rd110
//	h3_5_rd111
inline hw_uint<3584> h3_4_h3_5_update_0_read_bundle_read(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_5_rd0
    // h3_5_rd1
    // h3_5_rd2
    // h3_5_rd3
    // h3_5_rd4
    // h3_5_rd5
    // h3_5_rd6
    // h3_5_rd7
    // h3_5_rd8
    // h3_5_rd9
    // h3_5_rd10
    // h3_5_rd11
    // h3_5_rd12
    // h3_5_rd13
    // h3_5_rd14
    // h3_5_rd15
    // h3_5_rd16
    // h3_5_rd17
    // h3_5_rd18
    // h3_5_rd19
    // h3_5_rd20
    // h3_5_rd21
    // h3_5_rd22
    // h3_5_rd23
    // h3_5_rd24
    // h3_5_rd25
    // h3_5_rd26
    // h3_5_rd27
    // h3_5_rd28
    // h3_5_rd29
    // h3_5_rd30
    // h3_5_rd31
    // h3_5_rd32
    // h3_5_rd33
    // h3_5_rd34
    // h3_5_rd35
    // h3_5_rd36
    // h3_5_rd37
    // h3_5_rd38
    // h3_5_rd39
    // h3_5_rd40
    // h3_5_rd41
    // h3_5_rd42
    // h3_5_rd43
    // h3_5_rd44
    // h3_5_rd45
    // h3_5_rd46
    // h3_5_rd47
    // h3_5_rd48
    // h3_5_rd49
    // h3_5_rd50
    // h3_5_rd51
    // h3_5_rd52
    // h3_5_rd53
    // h3_5_rd54
    // h3_5_rd55
    // h3_5_rd56
    // h3_5_rd57
    // h3_5_rd58
    // h3_5_rd59
    // h3_5_rd60
    // h3_5_rd61
    // h3_5_rd62
    // h3_5_rd63
    // h3_5_rd64
    // h3_5_rd65
    // h3_5_rd66
    // h3_5_rd67
    // h3_5_rd68
    // h3_5_rd69
    // h3_5_rd70
    // h3_5_rd71
    // h3_5_rd72
    // h3_5_rd73
    // h3_5_rd74
    // h3_5_rd75
    // h3_5_rd76
    // h3_5_rd77
    // h3_5_rd78
    // h3_5_rd79
    // h3_5_rd80
    // h3_5_rd81
    // h3_5_rd82
    // h3_5_rd83
    // h3_5_rd84
    // h3_5_rd85
    // h3_5_rd86
    // h3_5_rd87
    // h3_5_rd88
    // h3_5_rd89
    // h3_5_rd90
    // h3_5_rd91
    // h3_5_rd92
    // h3_5_rd93
    // h3_5_rd94
    // h3_5_rd95
    // h3_5_rd96
    // h3_5_rd97
    // h3_5_rd98
    // h3_5_rd99
    // h3_5_rd100
    // h3_5_rd101
    // h3_5_rd102
    // h3_5_rd103
    // h3_5_rd104
    // h3_5_rd105
    // h3_5_rd106
    // h3_5_rd107
    // h3_5_rd108
    // h3_5_rd109
    // h3_5_rd110
    // h3_5_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_5_rd0_res = h3_5_rd0_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_5_rd0_res);
	hw_uint<32>  h3_5_rd1_res = h3_5_rd1_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_5_rd1_res);
	hw_uint<32>  h3_5_rd2_res = h3_5_rd2_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_5_rd2_res);
	hw_uint<32>  h3_5_rd3_res = h3_5_rd3_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_5_rd3_res);
	hw_uint<32>  h3_5_rd4_res = h3_5_rd4_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_5_rd4_res);
	hw_uint<32>  h3_5_rd5_res = h3_5_rd5_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_5_rd5_res);
	hw_uint<32>  h3_5_rd6_res = h3_5_rd6_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_5_rd6_res);
	hw_uint<32>  h3_5_rd7_res = h3_5_rd7_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_5_rd7_res);
	hw_uint<32>  h3_5_rd8_res = h3_5_rd8_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_5_rd8_res);
	hw_uint<32>  h3_5_rd9_res = h3_5_rd9_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_5_rd9_res);
	hw_uint<32>  h3_5_rd10_res = h3_5_rd10_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_5_rd10_res);
	hw_uint<32>  h3_5_rd11_res = h3_5_rd11_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_5_rd11_res);
	hw_uint<32>  h3_5_rd12_res = h3_5_rd12_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_5_rd12_res);
	hw_uint<32>  h3_5_rd13_res = h3_5_rd13_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_5_rd13_res);
	hw_uint<32>  h3_5_rd14_res = h3_5_rd14_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_5_rd14_res);
	hw_uint<32>  h3_5_rd15_res = h3_5_rd15_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_5_rd15_res);
	hw_uint<32>  h3_5_rd16_res = h3_5_rd16_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_5_rd16_res);
	hw_uint<32>  h3_5_rd17_res = h3_5_rd17_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_5_rd17_res);
	hw_uint<32>  h3_5_rd18_res = h3_5_rd18_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_5_rd18_res);
	hw_uint<32>  h3_5_rd19_res = h3_5_rd19_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_5_rd19_res);
	hw_uint<32>  h3_5_rd20_res = h3_5_rd20_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_5_rd20_res);
	hw_uint<32>  h3_5_rd21_res = h3_5_rd21_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_5_rd21_res);
	hw_uint<32>  h3_5_rd22_res = h3_5_rd22_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_5_rd22_res);
	hw_uint<32>  h3_5_rd23_res = h3_5_rd23_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_5_rd23_res);
	hw_uint<32>  h3_5_rd24_res = h3_5_rd24_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_5_rd24_res);
	hw_uint<32>  h3_5_rd25_res = h3_5_rd25_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_5_rd25_res);
	hw_uint<32>  h3_5_rd26_res = h3_5_rd26_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_5_rd26_res);
	hw_uint<32>  h3_5_rd27_res = h3_5_rd27_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_5_rd27_res);
	hw_uint<32>  h3_5_rd28_res = h3_5_rd28_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_5_rd28_res);
	hw_uint<32>  h3_5_rd29_res = h3_5_rd29_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_5_rd29_res);
	hw_uint<32>  h3_5_rd30_res = h3_5_rd30_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_5_rd30_res);
	hw_uint<32>  h3_5_rd31_res = h3_5_rd31_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_5_rd31_res);
	hw_uint<32>  h3_5_rd32_res = h3_5_rd32_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_5_rd32_res);
	hw_uint<32>  h3_5_rd33_res = h3_5_rd33_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_5_rd33_res);
	hw_uint<32>  h3_5_rd34_res = h3_5_rd34_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_5_rd34_res);
	hw_uint<32>  h3_5_rd35_res = h3_5_rd35_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_5_rd35_res);
	hw_uint<32>  h3_5_rd36_res = h3_5_rd36_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_5_rd36_res);
	hw_uint<32>  h3_5_rd37_res = h3_5_rd37_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_5_rd37_res);
	hw_uint<32>  h3_5_rd38_res = h3_5_rd38_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_5_rd38_res);
	hw_uint<32>  h3_5_rd39_res = h3_5_rd39_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_5_rd39_res);
	hw_uint<32>  h3_5_rd40_res = h3_5_rd40_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_5_rd40_res);
	hw_uint<32>  h3_5_rd41_res = h3_5_rd41_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_5_rd41_res);
	hw_uint<32>  h3_5_rd42_res = h3_5_rd42_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_5_rd42_res);
	hw_uint<32>  h3_5_rd43_res = h3_5_rd43_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_5_rd43_res);
	hw_uint<32>  h3_5_rd44_res = h3_5_rd44_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_5_rd44_res);
	hw_uint<32>  h3_5_rd45_res = h3_5_rd45_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_5_rd45_res);
	hw_uint<32>  h3_5_rd46_res = h3_5_rd46_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_5_rd46_res);
	hw_uint<32>  h3_5_rd47_res = h3_5_rd47_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_5_rd47_res);
	hw_uint<32>  h3_5_rd48_res = h3_5_rd48_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_5_rd48_res);
	hw_uint<32>  h3_5_rd49_res = h3_5_rd49_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_5_rd49_res);
	hw_uint<32>  h3_5_rd50_res = h3_5_rd50_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_5_rd50_res);
	hw_uint<32>  h3_5_rd51_res = h3_5_rd51_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_5_rd51_res);
	hw_uint<32>  h3_5_rd52_res = h3_5_rd52_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_5_rd52_res);
	hw_uint<32>  h3_5_rd53_res = h3_5_rd53_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_5_rd53_res);
	hw_uint<32>  h3_5_rd54_res = h3_5_rd54_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_5_rd54_res);
	hw_uint<32>  h3_5_rd55_res = h3_5_rd55_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_5_rd55_res);
	hw_uint<32>  h3_5_rd56_res = h3_5_rd56_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_5_rd56_res);
	hw_uint<32>  h3_5_rd57_res = h3_5_rd57_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_5_rd57_res);
	hw_uint<32>  h3_5_rd58_res = h3_5_rd58_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_5_rd58_res);
	hw_uint<32>  h3_5_rd59_res = h3_5_rd59_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_5_rd59_res);
	hw_uint<32>  h3_5_rd60_res = h3_5_rd60_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_5_rd60_res);
	hw_uint<32>  h3_5_rd61_res = h3_5_rd61_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_5_rd61_res);
	hw_uint<32>  h3_5_rd62_res = h3_5_rd62_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_5_rd62_res);
	hw_uint<32>  h3_5_rd63_res = h3_5_rd63_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_5_rd63_res);
	hw_uint<32>  h3_5_rd64_res = h3_5_rd64_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_5_rd64_res);
	hw_uint<32>  h3_5_rd65_res = h3_5_rd65_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_5_rd65_res);
	hw_uint<32>  h3_5_rd66_res = h3_5_rd66_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_5_rd66_res);
	hw_uint<32>  h3_5_rd67_res = h3_5_rd67_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_5_rd67_res);
	hw_uint<32>  h3_5_rd68_res = h3_5_rd68_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_5_rd68_res);
	hw_uint<32>  h3_5_rd69_res = h3_5_rd69_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_5_rd69_res);
	hw_uint<32>  h3_5_rd70_res = h3_5_rd70_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_5_rd70_res);
	hw_uint<32>  h3_5_rd71_res = h3_5_rd71_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_5_rd71_res);
	hw_uint<32>  h3_5_rd72_res = h3_5_rd72_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_5_rd72_res);
	hw_uint<32>  h3_5_rd73_res = h3_5_rd73_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_5_rd73_res);
	hw_uint<32>  h3_5_rd74_res = h3_5_rd74_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_5_rd74_res);
	hw_uint<32>  h3_5_rd75_res = h3_5_rd75_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_5_rd75_res);
	hw_uint<32>  h3_5_rd76_res = h3_5_rd76_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_5_rd76_res);
	hw_uint<32>  h3_5_rd77_res = h3_5_rd77_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_5_rd77_res);
	hw_uint<32>  h3_5_rd78_res = h3_5_rd78_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_5_rd78_res);
	hw_uint<32>  h3_5_rd79_res = h3_5_rd79_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_5_rd79_res);
	hw_uint<32>  h3_5_rd80_res = h3_5_rd80_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_5_rd80_res);
	hw_uint<32>  h3_5_rd81_res = h3_5_rd81_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_5_rd81_res);
	hw_uint<32>  h3_5_rd82_res = h3_5_rd82_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_5_rd82_res);
	hw_uint<32>  h3_5_rd83_res = h3_5_rd83_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_5_rd83_res);
	hw_uint<32>  h3_5_rd84_res = h3_5_rd84_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_5_rd84_res);
	hw_uint<32>  h3_5_rd85_res = h3_5_rd85_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_5_rd85_res);
	hw_uint<32>  h3_5_rd86_res = h3_5_rd86_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_5_rd86_res);
	hw_uint<32>  h3_5_rd87_res = h3_5_rd87_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_5_rd87_res);
	hw_uint<32>  h3_5_rd88_res = h3_5_rd88_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_5_rd88_res);
	hw_uint<32>  h3_5_rd89_res = h3_5_rd89_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_5_rd89_res);
	hw_uint<32>  h3_5_rd90_res = h3_5_rd90_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_5_rd90_res);
	hw_uint<32>  h3_5_rd91_res = h3_5_rd91_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_5_rd91_res);
	hw_uint<32>  h3_5_rd92_res = h3_5_rd92_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_5_rd92_res);
	hw_uint<32>  h3_5_rd93_res = h3_5_rd93_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_5_rd93_res);
	hw_uint<32>  h3_5_rd94_res = h3_5_rd94_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_5_rd94_res);
	hw_uint<32>  h3_5_rd95_res = h3_5_rd95_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_5_rd95_res);
	hw_uint<32>  h3_5_rd96_res = h3_5_rd96_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_5_rd96_res);
	hw_uint<32>  h3_5_rd97_res = h3_5_rd97_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_5_rd97_res);
	hw_uint<32>  h3_5_rd98_res = h3_5_rd98_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_5_rd98_res);
	hw_uint<32>  h3_5_rd99_res = h3_5_rd99_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_5_rd99_res);
	hw_uint<32>  h3_5_rd100_res = h3_5_rd100_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_5_rd100_res);
	hw_uint<32>  h3_5_rd101_res = h3_5_rd101_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_5_rd101_res);
	hw_uint<32>  h3_5_rd102_res = h3_5_rd102_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_5_rd102_res);
	hw_uint<32>  h3_5_rd103_res = h3_5_rd103_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_5_rd103_res);
	hw_uint<32>  h3_5_rd104_res = h3_5_rd104_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_5_rd104_res);
	hw_uint<32>  h3_5_rd105_res = h3_5_rd105_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_5_rd105_res);
	hw_uint<32>  h3_5_rd106_res = h3_5_rd106_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_5_rd106_res);
	hw_uint<32>  h3_5_rd107_res = h3_5_rd107_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_5_rd107_res);
	hw_uint<32>  h3_5_rd108_res = h3_5_rd108_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_5_rd108_res);
	hw_uint<32>  h3_5_rd109_res = h3_5_rd109_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_5_rd109_res);
	hw_uint<32>  h3_5_rd110_res = h3_5_rd110_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_5_rd110_res);
	hw_uint<32>  h3_5_rd111_res = h3_5_rd111_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_5_rd111_res);
	return result;
}

struct h3_5_h3_5_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-64, 576], [-5, 515], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 7
  // 0, 43, 21925, 21966, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 40> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 41> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 21881> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21965() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21966() {
		return f6;
	}

	inline hw_uint<32>  peek_21967() {
		return f8;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f10;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-63, 561], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-54, 570], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-53, 571], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-52, 572], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-51, 573], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-50, 574], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-65, 575], [-4, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 7
  // 0, 43, 21925, 21967, 21968, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 40> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 21881> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_21968() {
		return f8;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f10;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-62, 562], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-61, 563], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-60, 564], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-59, 565], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-58, 566], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-57, 567], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-56, 568], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-55, 569], [-5, 516], [-4, 515]}
	// Capacity: 43892
	// # of read delays: 6
  // 0, 43, 21925, 21967, 22009, 43891
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 42> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 21881> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21881> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_43() {
		return f2;
	}

	inline hw_uint<32>  peek_21924() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_21925() {
		return f4;
	}

	inline hw_uint<32>  peek_21966() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_21967() {
		return f6;
	}

	inline hw_uint<32>  peek_22008() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_22009() {
		return f8;
	}

	inline hw_uint<32>  peek_43890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_43891() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21881
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21881 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_cache {
  // # of banks: 16
  h3_5_h3_5_update_0_write0_merged_banks_7_cache h3_5_h3_5_update_0_write0_merged_banks_7;
  h3_5_h3_5_update_0_write1_merged_banks_7_cache h3_5_h3_5_update_0_write1_merged_banks_7;
  h3_5_h3_5_update_0_write10_merged_banks_7_cache h3_5_h3_5_update_0_write10_merged_banks_7;
  h3_5_h3_5_update_0_write11_merged_banks_7_cache h3_5_h3_5_update_0_write11_merged_banks_7;
  h3_5_h3_5_update_0_write12_merged_banks_7_cache h3_5_h3_5_update_0_write12_merged_banks_7;
  h3_5_h3_5_update_0_write13_merged_banks_7_cache h3_5_h3_5_update_0_write13_merged_banks_7;
  h3_5_h3_5_update_0_write14_merged_banks_7_cache h3_5_h3_5_update_0_write14_merged_banks_7;
  h3_5_h3_5_update_0_write15_merged_banks_7_cache h3_5_h3_5_update_0_write15_merged_banks_7;
  h3_5_h3_5_update_0_write2_merged_banks_7_cache h3_5_h3_5_update_0_write2_merged_banks_7;
  h3_5_h3_5_update_0_write3_merged_banks_7_cache h3_5_h3_5_update_0_write3_merged_banks_7;
  h3_5_h3_5_update_0_write4_merged_banks_7_cache h3_5_h3_5_update_0_write4_merged_banks_7;
  h3_5_h3_5_update_0_write5_merged_banks_7_cache h3_5_h3_5_update_0_write5_merged_banks_7;
  h3_5_h3_5_update_0_write6_merged_banks_7_cache h3_5_h3_5_update_0_write6_merged_banks_7;
  h3_5_h3_5_update_0_write7_merged_banks_7_cache h3_5_h3_5_update_0_write7_merged_banks_7;
  h3_5_h3_5_update_0_write8_merged_banks_7_cache h3_5_h3_5_update_0_write8_merged_banks_7;
  h3_5_h3_5_update_0_write9_merged_banks_7_cache h3_5_h3_5_update_0_write9_merged_banks_7;
};



inline void h3_5_h3_5_update_0_write0_write(hw_uint<32> & h3_5_h3_5_update_0_write0, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.push(h3_5_h3_5_update_0_write0);
}

inline void h3_5_h3_5_update_0_write1_write(hw_uint<32> & h3_5_h3_5_update_0_write1, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.push(h3_5_h3_5_update_0_write1);
}

inline void h3_5_h3_5_update_0_write10_write(hw_uint<32> & h3_5_h3_5_update_0_write10, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.push(h3_5_h3_5_update_0_write10);
}

inline void h3_5_h3_5_update_0_write11_write(hw_uint<32> & h3_5_h3_5_update_0_write11, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.push(h3_5_h3_5_update_0_write11);
}

inline void h3_5_h3_5_update_0_write12_write(hw_uint<32> & h3_5_h3_5_update_0_write12, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.push(h3_5_h3_5_update_0_write12);
}

inline void h3_5_h3_5_update_0_write13_write(hw_uint<32> & h3_5_h3_5_update_0_write13, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.push(h3_5_h3_5_update_0_write13);
}

inline void h3_5_h3_5_update_0_write14_write(hw_uint<32> & h3_5_h3_5_update_0_write14, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.push(h3_5_h3_5_update_0_write14);
}

inline void h3_5_h3_5_update_0_write15_write(hw_uint<32> & h3_5_h3_5_update_0_write15, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.push(h3_5_h3_5_update_0_write15);
}

inline void h3_5_h3_5_update_0_write2_write(hw_uint<32> & h3_5_h3_5_update_0_write2, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.push(h3_5_h3_5_update_0_write2);
}

inline void h3_5_h3_5_update_0_write3_write(hw_uint<32> & h3_5_h3_5_update_0_write3, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.push(h3_5_h3_5_update_0_write3);
}

inline void h3_5_h3_5_update_0_write4_write(hw_uint<32> & h3_5_h3_5_update_0_write4, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.push(h3_5_h3_5_update_0_write4);
}

inline void h3_5_h3_5_update_0_write5_write(hw_uint<32> & h3_5_h3_5_update_0_write5, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.push(h3_5_h3_5_update_0_write5);
}

inline void h3_5_h3_5_update_0_write6_write(hw_uint<32> & h3_5_h3_5_update_0_write6, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.push(h3_5_h3_5_update_0_write6);
}

inline void h3_5_h3_5_update_0_write7_write(hw_uint<32> & h3_5_h3_5_update_0_write7, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.push(h3_5_h3_5_update_0_write7);
}

inline void h3_5_h3_5_update_0_write8_write(hw_uint<32> & h3_5_h3_5_update_0_write8, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.push(h3_5_h3_5_update_0_write8);
}

inline void h3_5_h3_5_update_0_write9_write(hw_uint<32> & h3_5_h3_5_update_0_write9, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.push(h3_5_h3_5_update_0_write9);
}

inline hw_uint<32>  h3_6_rd0_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd0 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[-1 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_21968();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd1_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd1 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd10_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd10 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd100_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd100 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd101_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd101 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd102_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd102 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd103_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd103 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd104_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd104 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd105_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd105 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd106_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd106 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd107_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd107 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd108_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd108 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd109_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd109 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd11_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd11 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd110_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd110 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd111_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd111 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_21966();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd12_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd12 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd13_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd13 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd14_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd14 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd15_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd15 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd16_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd16 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd17_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd17 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd18_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd18 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd19_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd19 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd2_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd2 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd20_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd20 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd21_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd21 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd22_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd22 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd23_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd23 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd24_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd24 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd25_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd25 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd26_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd26 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd27_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd27 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd28_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd28 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd29_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd29 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd3_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd3 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd30_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd30 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd31_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd31 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd32_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd32 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd33_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd33 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd34_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd34 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd35_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd35 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd36_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd36 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd37_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd37 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd38_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd38 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd39_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd39 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd4_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd4 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd40_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd40 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd41_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd41 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd42_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd42 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd43_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd43 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd44_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd44 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd45_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd45 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd46_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd46 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd47_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd47 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd48_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd48 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd49_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd49 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd5_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd5 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd50_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd50 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd51_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd51 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd52_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd52 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd53_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd53 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd54_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd54 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd55_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd55 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd56_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd56 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd57_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd57 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd58_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd58 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd59_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd59 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd6_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd6 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd60_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd60 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd61_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd61 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd62_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd62 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd63_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd63 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd64_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd64 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd65_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd65 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd66_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd66 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd67_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd67 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd68_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd68 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd69_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd69 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd7_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd7 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd70_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd70 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd71_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd71 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd72_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd72 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd73_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd73 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd74_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd74 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd75_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd75 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd76_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd76 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd77_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd77 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd78_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd78 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd79_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd79 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd8_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd8 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd80_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd80 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd81_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd81 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd82_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd82 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd83_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd83 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd84_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd84 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd85_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd85 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd86_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd86 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd87_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd87 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd88_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd88 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd89_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd89 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd9_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd9 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd90_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd90 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd91_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd91 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd92_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd92 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd93_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd93 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, d1, -1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_43891();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd94_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd94 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd95_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd95 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, d1, 1 + d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_43();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd96_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd96 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, 1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_21925();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd97_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd97 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd98_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd98 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_21967();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd99_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd99 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, -1 + d1, d2] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_22009();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_5_update_0_write
//	h3_5_h3_5_update_0_write0
//	h3_5_h3_5_update_0_write1
//	h3_5_h3_5_update_0_write2
//	h3_5_h3_5_update_0_write3
//	h3_5_h3_5_update_0_write4
//	h3_5_h3_5_update_0_write5
//	h3_5_h3_5_update_0_write6
//	h3_5_h3_5_update_0_write7
//	h3_5_h3_5_update_0_write8
//	h3_5_h3_5_update_0_write9
//	h3_5_h3_5_update_0_write10
//	h3_5_h3_5_update_0_write11
//	h3_5_h3_5_update_0_write12
//	h3_5_h3_5_update_0_write13
//	h3_5_h3_5_update_0_write14
//	h3_5_h3_5_update_0_write15
inline void h3_5_h3_5_update_0_write_bundle_write(hw_uint<512>& h3_5_update_0_write, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_5_h3_5_update_0_write0_res = h3_5_update_0_write.extract<0, 31>();
	h3_5_h3_5_update_0_write0_write(h3_5_h3_5_update_0_write0_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write1_res = h3_5_update_0_write.extract<32, 63>();
	h3_5_h3_5_update_0_write1_write(h3_5_h3_5_update_0_write1_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write2_res = h3_5_update_0_write.extract<64, 95>();
	h3_5_h3_5_update_0_write2_write(h3_5_h3_5_update_0_write2_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write3_res = h3_5_update_0_write.extract<96, 127>();
	h3_5_h3_5_update_0_write3_write(h3_5_h3_5_update_0_write3_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write4_res = h3_5_update_0_write.extract<128, 159>();
	h3_5_h3_5_update_0_write4_write(h3_5_h3_5_update_0_write4_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write5_res = h3_5_update_0_write.extract<160, 191>();
	h3_5_h3_5_update_0_write5_write(h3_5_h3_5_update_0_write5_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write6_res = h3_5_update_0_write.extract<192, 223>();
	h3_5_h3_5_update_0_write6_write(h3_5_h3_5_update_0_write6_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write7_res = h3_5_update_0_write.extract<224, 255>();
	h3_5_h3_5_update_0_write7_write(h3_5_h3_5_update_0_write7_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write8_res = h3_5_update_0_write.extract<256, 287>();
	h3_5_h3_5_update_0_write8_write(h3_5_h3_5_update_0_write8_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write9_res = h3_5_update_0_write.extract<288, 319>();
	h3_5_h3_5_update_0_write9_write(h3_5_h3_5_update_0_write9_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write10_res = h3_5_update_0_write.extract<320, 351>();
	h3_5_h3_5_update_0_write10_write(h3_5_h3_5_update_0_write10_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write11_res = h3_5_update_0_write.extract<352, 383>();
	h3_5_h3_5_update_0_write11_write(h3_5_h3_5_update_0_write11_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write12_res = h3_5_update_0_write.extract<384, 415>();
	h3_5_h3_5_update_0_write12_write(h3_5_h3_5_update_0_write12_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write13_res = h3_5_update_0_write.extract<416, 447>();
	h3_5_h3_5_update_0_write13_write(h3_5_h3_5_update_0_write13_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write14_res = h3_5_update_0_write.extract<448, 479>();
	h3_5_h3_5_update_0_write14_write(h3_5_h3_5_update_0_write14_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write15_res = h3_5_update_0_write.extract<480, 511>();
	h3_5_h3_5_update_0_write15_write(h3_5_h3_5_update_0_write15_res, h3_5, d0, d1, d2, dynamic_address);
}

// h3_6_update_0_read
//	h3_6_rd0
//	h3_6_rd1
//	h3_6_rd2
//	h3_6_rd3
//	h3_6_rd4
//	h3_6_rd5
//	h3_6_rd6
//	h3_6_rd7
//	h3_6_rd8
//	h3_6_rd9
//	h3_6_rd10
//	h3_6_rd11
//	h3_6_rd12
//	h3_6_rd13
//	h3_6_rd14
//	h3_6_rd15
//	h3_6_rd16
//	h3_6_rd17
//	h3_6_rd18
//	h3_6_rd19
//	h3_6_rd20
//	h3_6_rd21
//	h3_6_rd22
//	h3_6_rd23
//	h3_6_rd24
//	h3_6_rd25
//	h3_6_rd26
//	h3_6_rd27
//	h3_6_rd28
//	h3_6_rd29
//	h3_6_rd30
//	h3_6_rd31
//	h3_6_rd32
//	h3_6_rd33
//	h3_6_rd34
//	h3_6_rd35
//	h3_6_rd36
//	h3_6_rd37
//	h3_6_rd38
//	h3_6_rd39
//	h3_6_rd40
//	h3_6_rd41
//	h3_6_rd42
//	h3_6_rd43
//	h3_6_rd44
//	h3_6_rd45
//	h3_6_rd46
//	h3_6_rd47
//	h3_6_rd48
//	h3_6_rd49
//	h3_6_rd50
//	h3_6_rd51
//	h3_6_rd52
//	h3_6_rd53
//	h3_6_rd54
//	h3_6_rd55
//	h3_6_rd56
//	h3_6_rd57
//	h3_6_rd58
//	h3_6_rd59
//	h3_6_rd60
//	h3_6_rd61
//	h3_6_rd62
//	h3_6_rd63
//	h3_6_rd64
//	h3_6_rd65
//	h3_6_rd66
//	h3_6_rd67
//	h3_6_rd68
//	h3_6_rd69
//	h3_6_rd70
//	h3_6_rd71
//	h3_6_rd72
//	h3_6_rd73
//	h3_6_rd74
//	h3_6_rd75
//	h3_6_rd76
//	h3_6_rd77
//	h3_6_rd78
//	h3_6_rd79
//	h3_6_rd80
//	h3_6_rd81
//	h3_6_rd82
//	h3_6_rd83
//	h3_6_rd84
//	h3_6_rd85
//	h3_6_rd86
//	h3_6_rd87
//	h3_6_rd88
//	h3_6_rd89
//	h3_6_rd90
//	h3_6_rd91
//	h3_6_rd92
//	h3_6_rd93
//	h3_6_rd94
//	h3_6_rd95
//	h3_6_rd96
//	h3_6_rd97
//	h3_6_rd98
//	h3_6_rd99
//	h3_6_rd100
//	h3_6_rd101
//	h3_6_rd102
//	h3_6_rd103
//	h3_6_rd104
//	h3_6_rd105
//	h3_6_rd106
//	h3_6_rd107
//	h3_6_rd108
//	h3_6_rd109
//	h3_6_rd110
//	h3_6_rd111
inline hw_uint<3584> h3_5_h3_6_update_0_read_bundle_read(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_6_rd0
    // h3_6_rd1
    // h3_6_rd2
    // h3_6_rd3
    // h3_6_rd4
    // h3_6_rd5
    // h3_6_rd6
    // h3_6_rd7
    // h3_6_rd8
    // h3_6_rd9
    // h3_6_rd10
    // h3_6_rd11
    // h3_6_rd12
    // h3_6_rd13
    // h3_6_rd14
    // h3_6_rd15
    // h3_6_rd16
    // h3_6_rd17
    // h3_6_rd18
    // h3_6_rd19
    // h3_6_rd20
    // h3_6_rd21
    // h3_6_rd22
    // h3_6_rd23
    // h3_6_rd24
    // h3_6_rd25
    // h3_6_rd26
    // h3_6_rd27
    // h3_6_rd28
    // h3_6_rd29
    // h3_6_rd30
    // h3_6_rd31
    // h3_6_rd32
    // h3_6_rd33
    // h3_6_rd34
    // h3_6_rd35
    // h3_6_rd36
    // h3_6_rd37
    // h3_6_rd38
    // h3_6_rd39
    // h3_6_rd40
    // h3_6_rd41
    // h3_6_rd42
    // h3_6_rd43
    // h3_6_rd44
    // h3_6_rd45
    // h3_6_rd46
    // h3_6_rd47
    // h3_6_rd48
    // h3_6_rd49
    // h3_6_rd50
    // h3_6_rd51
    // h3_6_rd52
    // h3_6_rd53
    // h3_6_rd54
    // h3_6_rd55
    // h3_6_rd56
    // h3_6_rd57
    // h3_6_rd58
    // h3_6_rd59
    // h3_6_rd60
    // h3_6_rd61
    // h3_6_rd62
    // h3_6_rd63
    // h3_6_rd64
    // h3_6_rd65
    // h3_6_rd66
    // h3_6_rd67
    // h3_6_rd68
    // h3_6_rd69
    // h3_6_rd70
    // h3_6_rd71
    // h3_6_rd72
    // h3_6_rd73
    // h3_6_rd74
    // h3_6_rd75
    // h3_6_rd76
    // h3_6_rd77
    // h3_6_rd78
    // h3_6_rd79
    // h3_6_rd80
    // h3_6_rd81
    // h3_6_rd82
    // h3_6_rd83
    // h3_6_rd84
    // h3_6_rd85
    // h3_6_rd86
    // h3_6_rd87
    // h3_6_rd88
    // h3_6_rd89
    // h3_6_rd90
    // h3_6_rd91
    // h3_6_rd92
    // h3_6_rd93
    // h3_6_rd94
    // h3_6_rd95
    // h3_6_rd96
    // h3_6_rd97
    // h3_6_rd98
    // h3_6_rd99
    // h3_6_rd100
    // h3_6_rd101
    // h3_6_rd102
    // h3_6_rd103
    // h3_6_rd104
    // h3_6_rd105
    // h3_6_rd106
    // h3_6_rd107
    // h3_6_rd108
    // h3_6_rd109
    // h3_6_rd110
    // h3_6_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_6_rd0_res = h3_6_rd0_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_6_rd0_res);
	hw_uint<32>  h3_6_rd1_res = h3_6_rd1_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_6_rd1_res);
	hw_uint<32>  h3_6_rd2_res = h3_6_rd2_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_6_rd2_res);
	hw_uint<32>  h3_6_rd3_res = h3_6_rd3_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_6_rd3_res);
	hw_uint<32>  h3_6_rd4_res = h3_6_rd4_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_6_rd4_res);
	hw_uint<32>  h3_6_rd5_res = h3_6_rd5_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_6_rd5_res);
	hw_uint<32>  h3_6_rd6_res = h3_6_rd6_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_6_rd6_res);
	hw_uint<32>  h3_6_rd7_res = h3_6_rd7_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_6_rd7_res);
	hw_uint<32>  h3_6_rd8_res = h3_6_rd8_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_6_rd8_res);
	hw_uint<32>  h3_6_rd9_res = h3_6_rd9_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_6_rd9_res);
	hw_uint<32>  h3_6_rd10_res = h3_6_rd10_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_6_rd10_res);
	hw_uint<32>  h3_6_rd11_res = h3_6_rd11_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_6_rd11_res);
	hw_uint<32>  h3_6_rd12_res = h3_6_rd12_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_6_rd12_res);
	hw_uint<32>  h3_6_rd13_res = h3_6_rd13_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_6_rd13_res);
	hw_uint<32>  h3_6_rd14_res = h3_6_rd14_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_6_rd14_res);
	hw_uint<32>  h3_6_rd15_res = h3_6_rd15_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_6_rd15_res);
	hw_uint<32>  h3_6_rd16_res = h3_6_rd16_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_6_rd16_res);
	hw_uint<32>  h3_6_rd17_res = h3_6_rd17_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_6_rd17_res);
	hw_uint<32>  h3_6_rd18_res = h3_6_rd18_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_6_rd18_res);
	hw_uint<32>  h3_6_rd19_res = h3_6_rd19_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_6_rd19_res);
	hw_uint<32>  h3_6_rd20_res = h3_6_rd20_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_6_rd20_res);
	hw_uint<32>  h3_6_rd21_res = h3_6_rd21_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_6_rd21_res);
	hw_uint<32>  h3_6_rd22_res = h3_6_rd22_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_6_rd22_res);
	hw_uint<32>  h3_6_rd23_res = h3_6_rd23_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_6_rd23_res);
	hw_uint<32>  h3_6_rd24_res = h3_6_rd24_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_6_rd24_res);
	hw_uint<32>  h3_6_rd25_res = h3_6_rd25_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_6_rd25_res);
	hw_uint<32>  h3_6_rd26_res = h3_6_rd26_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_6_rd26_res);
	hw_uint<32>  h3_6_rd27_res = h3_6_rd27_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_6_rd27_res);
	hw_uint<32>  h3_6_rd28_res = h3_6_rd28_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_6_rd28_res);
	hw_uint<32>  h3_6_rd29_res = h3_6_rd29_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_6_rd29_res);
	hw_uint<32>  h3_6_rd30_res = h3_6_rd30_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_6_rd30_res);
	hw_uint<32>  h3_6_rd31_res = h3_6_rd31_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_6_rd31_res);
	hw_uint<32>  h3_6_rd32_res = h3_6_rd32_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_6_rd32_res);
	hw_uint<32>  h3_6_rd33_res = h3_6_rd33_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_6_rd33_res);
	hw_uint<32>  h3_6_rd34_res = h3_6_rd34_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_6_rd34_res);
	hw_uint<32>  h3_6_rd35_res = h3_6_rd35_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_6_rd35_res);
	hw_uint<32>  h3_6_rd36_res = h3_6_rd36_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_6_rd36_res);
	hw_uint<32>  h3_6_rd37_res = h3_6_rd37_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_6_rd37_res);
	hw_uint<32>  h3_6_rd38_res = h3_6_rd38_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_6_rd38_res);
	hw_uint<32>  h3_6_rd39_res = h3_6_rd39_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_6_rd39_res);
	hw_uint<32>  h3_6_rd40_res = h3_6_rd40_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_6_rd40_res);
	hw_uint<32>  h3_6_rd41_res = h3_6_rd41_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_6_rd41_res);
	hw_uint<32>  h3_6_rd42_res = h3_6_rd42_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_6_rd42_res);
	hw_uint<32>  h3_6_rd43_res = h3_6_rd43_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_6_rd43_res);
	hw_uint<32>  h3_6_rd44_res = h3_6_rd44_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_6_rd44_res);
	hw_uint<32>  h3_6_rd45_res = h3_6_rd45_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_6_rd45_res);
	hw_uint<32>  h3_6_rd46_res = h3_6_rd46_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_6_rd46_res);
	hw_uint<32>  h3_6_rd47_res = h3_6_rd47_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_6_rd47_res);
	hw_uint<32>  h3_6_rd48_res = h3_6_rd48_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_6_rd48_res);
	hw_uint<32>  h3_6_rd49_res = h3_6_rd49_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_6_rd49_res);
	hw_uint<32>  h3_6_rd50_res = h3_6_rd50_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_6_rd50_res);
	hw_uint<32>  h3_6_rd51_res = h3_6_rd51_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_6_rd51_res);
	hw_uint<32>  h3_6_rd52_res = h3_6_rd52_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_6_rd52_res);
	hw_uint<32>  h3_6_rd53_res = h3_6_rd53_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_6_rd53_res);
	hw_uint<32>  h3_6_rd54_res = h3_6_rd54_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_6_rd54_res);
	hw_uint<32>  h3_6_rd55_res = h3_6_rd55_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_6_rd55_res);
	hw_uint<32>  h3_6_rd56_res = h3_6_rd56_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_6_rd56_res);
	hw_uint<32>  h3_6_rd57_res = h3_6_rd57_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_6_rd57_res);
	hw_uint<32>  h3_6_rd58_res = h3_6_rd58_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_6_rd58_res);
	hw_uint<32>  h3_6_rd59_res = h3_6_rd59_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_6_rd59_res);
	hw_uint<32>  h3_6_rd60_res = h3_6_rd60_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_6_rd60_res);
	hw_uint<32>  h3_6_rd61_res = h3_6_rd61_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_6_rd61_res);
	hw_uint<32>  h3_6_rd62_res = h3_6_rd62_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_6_rd62_res);
	hw_uint<32>  h3_6_rd63_res = h3_6_rd63_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_6_rd63_res);
	hw_uint<32>  h3_6_rd64_res = h3_6_rd64_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_6_rd64_res);
	hw_uint<32>  h3_6_rd65_res = h3_6_rd65_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_6_rd65_res);
	hw_uint<32>  h3_6_rd66_res = h3_6_rd66_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_6_rd66_res);
	hw_uint<32>  h3_6_rd67_res = h3_6_rd67_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_6_rd67_res);
	hw_uint<32>  h3_6_rd68_res = h3_6_rd68_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_6_rd68_res);
	hw_uint<32>  h3_6_rd69_res = h3_6_rd69_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_6_rd69_res);
	hw_uint<32>  h3_6_rd70_res = h3_6_rd70_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_6_rd70_res);
	hw_uint<32>  h3_6_rd71_res = h3_6_rd71_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_6_rd71_res);
	hw_uint<32>  h3_6_rd72_res = h3_6_rd72_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_6_rd72_res);
	hw_uint<32>  h3_6_rd73_res = h3_6_rd73_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_6_rd73_res);
	hw_uint<32>  h3_6_rd74_res = h3_6_rd74_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_6_rd74_res);
	hw_uint<32>  h3_6_rd75_res = h3_6_rd75_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_6_rd75_res);
	hw_uint<32>  h3_6_rd76_res = h3_6_rd76_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_6_rd76_res);
	hw_uint<32>  h3_6_rd77_res = h3_6_rd77_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_6_rd77_res);
	hw_uint<32>  h3_6_rd78_res = h3_6_rd78_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_6_rd78_res);
	hw_uint<32>  h3_6_rd79_res = h3_6_rd79_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_6_rd79_res);
	hw_uint<32>  h3_6_rd80_res = h3_6_rd80_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_6_rd80_res);
	hw_uint<32>  h3_6_rd81_res = h3_6_rd81_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_6_rd81_res);
	hw_uint<32>  h3_6_rd82_res = h3_6_rd82_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_6_rd82_res);
	hw_uint<32>  h3_6_rd83_res = h3_6_rd83_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_6_rd83_res);
	hw_uint<32>  h3_6_rd84_res = h3_6_rd84_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_6_rd84_res);
	hw_uint<32>  h3_6_rd85_res = h3_6_rd85_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_6_rd85_res);
	hw_uint<32>  h3_6_rd86_res = h3_6_rd86_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_6_rd86_res);
	hw_uint<32>  h3_6_rd87_res = h3_6_rd87_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_6_rd87_res);
	hw_uint<32>  h3_6_rd88_res = h3_6_rd88_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_6_rd88_res);
	hw_uint<32>  h3_6_rd89_res = h3_6_rd89_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_6_rd89_res);
	hw_uint<32>  h3_6_rd90_res = h3_6_rd90_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_6_rd90_res);
	hw_uint<32>  h3_6_rd91_res = h3_6_rd91_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_6_rd91_res);
	hw_uint<32>  h3_6_rd92_res = h3_6_rd92_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_6_rd92_res);
	hw_uint<32>  h3_6_rd93_res = h3_6_rd93_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_6_rd93_res);
	hw_uint<32>  h3_6_rd94_res = h3_6_rd94_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_6_rd94_res);
	hw_uint<32>  h3_6_rd95_res = h3_6_rd95_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_6_rd95_res);
	hw_uint<32>  h3_6_rd96_res = h3_6_rd96_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_6_rd96_res);
	hw_uint<32>  h3_6_rd97_res = h3_6_rd97_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_6_rd97_res);
	hw_uint<32>  h3_6_rd98_res = h3_6_rd98_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_6_rd98_res);
	hw_uint<32>  h3_6_rd99_res = h3_6_rd99_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_6_rd99_res);
	hw_uint<32>  h3_6_rd100_res = h3_6_rd100_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_6_rd100_res);
	hw_uint<32>  h3_6_rd101_res = h3_6_rd101_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_6_rd101_res);
	hw_uint<32>  h3_6_rd102_res = h3_6_rd102_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_6_rd102_res);
	hw_uint<32>  h3_6_rd103_res = h3_6_rd103_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_6_rd103_res);
	hw_uint<32>  h3_6_rd104_res = h3_6_rd104_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_6_rd104_res);
	hw_uint<32>  h3_6_rd105_res = h3_6_rd105_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_6_rd105_res);
	hw_uint<32>  h3_6_rd106_res = h3_6_rd106_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_6_rd106_res);
	hw_uint<32>  h3_6_rd107_res = h3_6_rd107_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_6_rd107_res);
	hw_uint<32>  h3_6_rd108_res = h3_6_rd108_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_6_rd108_res);
	hw_uint<32>  h3_6_rd109_res = h3_6_rd109_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_6_rd109_res);
	hw_uint<32>  h3_6_rd110_res = h3_6_rd110_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_6_rd110_res);
	hw_uint<32>  h3_6_rd111_res = h3_6_rd111_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_6_rd111_res);
	return result;
}

struct h3_6_h3_6_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-48, 560], [-4, 514], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 7
  // 0, 41, 20801, 20840, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 38> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 39> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 20759> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20839() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20840() {
		return f6;
	}

	inline hw_uint<32>  peek_20841() {
		return f8;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f10;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-47, 545], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-38, 554], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-37, 555], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-36, 556], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-35, 557], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-34, 558], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-49, 559], [-3, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 7
  // 0, 41, 20801, 20841, 20842, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 38> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 20759> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20842() {
		return f8;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f10;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-46, 546], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-45, 547], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-44, 548], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-43, 549], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-42, 550], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-41, 551], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-40, 552], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-39, 553], [-4, 515], [-3, 514]}
	// Capacity: 41642
	// # of read delays: 6
  // 0, 41, 20801, 20841, 20881, 41641
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 40> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 20759> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20759> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_41() {
		return f2;
	}

	inline hw_uint<32>  peek_20800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_20801() {
		return f4;
	}

	inline hw_uint<32>  peek_20840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_20841() {
		return f6;
	}

	inline hw_uint<32>  peek_20880() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_20881() {
		return f8;
	}

	inline hw_uint<32>  peek_41640() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_41641() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20759
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20759 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_cache {
  // # of banks: 16
  h3_6_h3_6_update_0_write0_merged_banks_7_cache h3_6_h3_6_update_0_write0_merged_banks_7;
  h3_6_h3_6_update_0_write1_merged_banks_7_cache h3_6_h3_6_update_0_write1_merged_banks_7;
  h3_6_h3_6_update_0_write10_merged_banks_7_cache h3_6_h3_6_update_0_write10_merged_banks_7;
  h3_6_h3_6_update_0_write11_merged_banks_7_cache h3_6_h3_6_update_0_write11_merged_banks_7;
  h3_6_h3_6_update_0_write12_merged_banks_7_cache h3_6_h3_6_update_0_write12_merged_banks_7;
  h3_6_h3_6_update_0_write13_merged_banks_7_cache h3_6_h3_6_update_0_write13_merged_banks_7;
  h3_6_h3_6_update_0_write14_merged_banks_7_cache h3_6_h3_6_update_0_write14_merged_banks_7;
  h3_6_h3_6_update_0_write15_merged_banks_7_cache h3_6_h3_6_update_0_write15_merged_banks_7;
  h3_6_h3_6_update_0_write2_merged_banks_7_cache h3_6_h3_6_update_0_write2_merged_banks_7;
  h3_6_h3_6_update_0_write3_merged_banks_7_cache h3_6_h3_6_update_0_write3_merged_banks_7;
  h3_6_h3_6_update_0_write4_merged_banks_7_cache h3_6_h3_6_update_0_write4_merged_banks_7;
  h3_6_h3_6_update_0_write5_merged_banks_7_cache h3_6_h3_6_update_0_write5_merged_banks_7;
  h3_6_h3_6_update_0_write6_merged_banks_7_cache h3_6_h3_6_update_0_write6_merged_banks_7;
  h3_6_h3_6_update_0_write7_merged_banks_7_cache h3_6_h3_6_update_0_write7_merged_banks_7;
  h3_6_h3_6_update_0_write8_merged_banks_7_cache h3_6_h3_6_update_0_write8_merged_banks_7;
  h3_6_h3_6_update_0_write9_merged_banks_7_cache h3_6_h3_6_update_0_write9_merged_banks_7;
};



inline void h3_6_h3_6_update_0_write0_write(hw_uint<32> & h3_6_h3_6_update_0_write0, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.push(h3_6_h3_6_update_0_write0);
}

inline void h3_6_h3_6_update_0_write1_write(hw_uint<32> & h3_6_h3_6_update_0_write1, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.push(h3_6_h3_6_update_0_write1);
}

inline void h3_6_h3_6_update_0_write10_write(hw_uint<32> & h3_6_h3_6_update_0_write10, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.push(h3_6_h3_6_update_0_write10);
}

inline void h3_6_h3_6_update_0_write11_write(hw_uint<32> & h3_6_h3_6_update_0_write11, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.push(h3_6_h3_6_update_0_write11);
}

inline void h3_6_h3_6_update_0_write12_write(hw_uint<32> & h3_6_h3_6_update_0_write12, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.push(h3_6_h3_6_update_0_write12);
}

inline void h3_6_h3_6_update_0_write13_write(hw_uint<32> & h3_6_h3_6_update_0_write13, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.push(h3_6_h3_6_update_0_write13);
}

inline void h3_6_h3_6_update_0_write14_write(hw_uint<32> & h3_6_h3_6_update_0_write14, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.push(h3_6_h3_6_update_0_write14);
}

inline void h3_6_h3_6_update_0_write15_write(hw_uint<32> & h3_6_h3_6_update_0_write15, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.push(h3_6_h3_6_update_0_write15);
}

inline void h3_6_h3_6_update_0_write2_write(hw_uint<32> & h3_6_h3_6_update_0_write2, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.push(h3_6_h3_6_update_0_write2);
}

inline void h3_6_h3_6_update_0_write3_write(hw_uint<32> & h3_6_h3_6_update_0_write3, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.push(h3_6_h3_6_update_0_write3);
}

inline void h3_6_h3_6_update_0_write4_write(hw_uint<32> & h3_6_h3_6_update_0_write4, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.push(h3_6_h3_6_update_0_write4);
}

inline void h3_6_h3_6_update_0_write5_write(hw_uint<32> & h3_6_h3_6_update_0_write5, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.push(h3_6_h3_6_update_0_write5);
}

inline void h3_6_h3_6_update_0_write6_write(hw_uint<32> & h3_6_h3_6_update_0_write6, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.push(h3_6_h3_6_update_0_write6);
}

inline void h3_6_h3_6_update_0_write7_write(hw_uint<32> & h3_6_h3_6_update_0_write7, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.push(h3_6_h3_6_update_0_write7);
}

inline void h3_6_h3_6_update_0_write8_write(hw_uint<32> & h3_6_h3_6_update_0_write8, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.push(h3_6_h3_6_update_0_write8);
}

inline void h3_6_h3_6_update_0_write9_write(hw_uint<32> & h3_6_h3_6_update_0_write9, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.push(h3_6_h3_6_update_0_write9);
}

inline hw_uint<32>  h3_7_rd0_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd0 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[-1 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_20842();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd1_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd1 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd10_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd10 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd100_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd100 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd101_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd101 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd102_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd102 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd103_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd103 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd104_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd104 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd105_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd105 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd106_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd106 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd107_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd107 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd108_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd108 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd109_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd109 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd11_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd11 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd110_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd110 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd111_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd111 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_20840();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd12_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd12 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd13_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd13 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd14_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd14 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd15_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd15 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd16_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd16 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd17_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd17 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd18_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd18 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd19_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd19 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd2_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd2 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd20_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd20 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd21_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd21 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd22_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd22 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd23_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd23 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd24_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd24 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd25_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd25 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd26_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd26 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd27_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd27 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd28_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd28 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd29_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd29 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd3_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd3 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd30_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd30 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd31_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd31 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd32_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd32 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd33_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd33 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd34_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd34 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd35_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd35 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd36_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd36 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd37_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd37 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd38_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd38 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd39_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd39 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd4_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd4 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd40_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd40 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd41_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd41 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd42_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd42 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd43_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd43 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd44_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd44 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd45_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd45 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd46_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd46 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd47_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd47 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd48_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd48 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd49_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd49 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd5_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd5 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd50_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd50 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd51_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd51 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd52_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd52 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd53_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd53 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd54_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd54 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd55_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd55 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd56_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd56 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd57_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd57 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd58_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd58 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd59_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd59 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd6_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd6 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd60_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd60 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd61_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd61 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd62_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd62 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd63_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd63 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd64_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd64 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd65_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd65 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd66_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd66 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd67_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd67 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd68_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd68 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd69_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd69 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd7_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd7 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd70_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd70 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd71_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd71 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd72_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd72 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd73_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd73 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd74_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd74 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd75_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd75 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd76_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd76 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd77_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd77 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd78_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd78 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd79_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd79 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd8_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd8 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd80_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd80 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd81_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd81 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd82_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd82 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd83_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd83 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd84_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd84 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd85_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd85 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd86_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd86 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd87_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd87 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd88_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd88 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd89_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd89 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd9_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd9 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd90_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd90 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd91_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd91 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd92_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd92 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd93_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd93 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, d1, -1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_41641();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd94_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd94 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd95_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd95 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, d1, 1 + d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_41();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd96_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd96 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, 1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_20801();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd97_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd97 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd98_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd98 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_20841();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd99_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd99 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, -1 + d1, d2] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_20881();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_6_update_0_write
//	h3_6_h3_6_update_0_write0
//	h3_6_h3_6_update_0_write1
//	h3_6_h3_6_update_0_write2
//	h3_6_h3_6_update_0_write3
//	h3_6_h3_6_update_0_write4
//	h3_6_h3_6_update_0_write5
//	h3_6_h3_6_update_0_write6
//	h3_6_h3_6_update_0_write7
//	h3_6_h3_6_update_0_write8
//	h3_6_h3_6_update_0_write9
//	h3_6_h3_6_update_0_write10
//	h3_6_h3_6_update_0_write11
//	h3_6_h3_6_update_0_write12
//	h3_6_h3_6_update_0_write13
//	h3_6_h3_6_update_0_write14
//	h3_6_h3_6_update_0_write15
inline void h3_6_h3_6_update_0_write_bundle_write(hw_uint<512>& h3_6_update_0_write, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_6_h3_6_update_0_write0_res = h3_6_update_0_write.extract<0, 31>();
	h3_6_h3_6_update_0_write0_write(h3_6_h3_6_update_0_write0_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write1_res = h3_6_update_0_write.extract<32, 63>();
	h3_6_h3_6_update_0_write1_write(h3_6_h3_6_update_0_write1_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write2_res = h3_6_update_0_write.extract<64, 95>();
	h3_6_h3_6_update_0_write2_write(h3_6_h3_6_update_0_write2_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write3_res = h3_6_update_0_write.extract<96, 127>();
	h3_6_h3_6_update_0_write3_write(h3_6_h3_6_update_0_write3_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write4_res = h3_6_update_0_write.extract<128, 159>();
	h3_6_h3_6_update_0_write4_write(h3_6_h3_6_update_0_write4_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write5_res = h3_6_update_0_write.extract<160, 191>();
	h3_6_h3_6_update_0_write5_write(h3_6_h3_6_update_0_write5_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write6_res = h3_6_update_0_write.extract<192, 223>();
	h3_6_h3_6_update_0_write6_write(h3_6_h3_6_update_0_write6_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write7_res = h3_6_update_0_write.extract<224, 255>();
	h3_6_h3_6_update_0_write7_write(h3_6_h3_6_update_0_write7_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write8_res = h3_6_update_0_write.extract<256, 287>();
	h3_6_h3_6_update_0_write8_write(h3_6_h3_6_update_0_write8_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write9_res = h3_6_update_0_write.extract<288, 319>();
	h3_6_h3_6_update_0_write9_write(h3_6_h3_6_update_0_write9_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write10_res = h3_6_update_0_write.extract<320, 351>();
	h3_6_h3_6_update_0_write10_write(h3_6_h3_6_update_0_write10_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write11_res = h3_6_update_0_write.extract<352, 383>();
	h3_6_h3_6_update_0_write11_write(h3_6_h3_6_update_0_write11_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write12_res = h3_6_update_0_write.extract<384, 415>();
	h3_6_h3_6_update_0_write12_write(h3_6_h3_6_update_0_write12_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write13_res = h3_6_update_0_write.extract<416, 447>();
	h3_6_h3_6_update_0_write13_write(h3_6_h3_6_update_0_write13_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write14_res = h3_6_update_0_write.extract<448, 479>();
	h3_6_h3_6_update_0_write14_write(h3_6_h3_6_update_0_write14_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write15_res = h3_6_update_0_write.extract<480, 511>();
	h3_6_h3_6_update_0_write15_write(h3_6_h3_6_update_0_write15_res, h3_6, d0, d1, d2, dynamic_address);
}

// h3_7_update_0_read
//	h3_7_rd0
//	h3_7_rd1
//	h3_7_rd2
//	h3_7_rd3
//	h3_7_rd4
//	h3_7_rd5
//	h3_7_rd6
//	h3_7_rd7
//	h3_7_rd8
//	h3_7_rd9
//	h3_7_rd10
//	h3_7_rd11
//	h3_7_rd12
//	h3_7_rd13
//	h3_7_rd14
//	h3_7_rd15
//	h3_7_rd16
//	h3_7_rd17
//	h3_7_rd18
//	h3_7_rd19
//	h3_7_rd20
//	h3_7_rd21
//	h3_7_rd22
//	h3_7_rd23
//	h3_7_rd24
//	h3_7_rd25
//	h3_7_rd26
//	h3_7_rd27
//	h3_7_rd28
//	h3_7_rd29
//	h3_7_rd30
//	h3_7_rd31
//	h3_7_rd32
//	h3_7_rd33
//	h3_7_rd34
//	h3_7_rd35
//	h3_7_rd36
//	h3_7_rd37
//	h3_7_rd38
//	h3_7_rd39
//	h3_7_rd40
//	h3_7_rd41
//	h3_7_rd42
//	h3_7_rd43
//	h3_7_rd44
//	h3_7_rd45
//	h3_7_rd46
//	h3_7_rd47
//	h3_7_rd48
//	h3_7_rd49
//	h3_7_rd50
//	h3_7_rd51
//	h3_7_rd52
//	h3_7_rd53
//	h3_7_rd54
//	h3_7_rd55
//	h3_7_rd56
//	h3_7_rd57
//	h3_7_rd58
//	h3_7_rd59
//	h3_7_rd60
//	h3_7_rd61
//	h3_7_rd62
//	h3_7_rd63
//	h3_7_rd64
//	h3_7_rd65
//	h3_7_rd66
//	h3_7_rd67
//	h3_7_rd68
//	h3_7_rd69
//	h3_7_rd70
//	h3_7_rd71
//	h3_7_rd72
//	h3_7_rd73
//	h3_7_rd74
//	h3_7_rd75
//	h3_7_rd76
//	h3_7_rd77
//	h3_7_rd78
//	h3_7_rd79
//	h3_7_rd80
//	h3_7_rd81
//	h3_7_rd82
//	h3_7_rd83
//	h3_7_rd84
//	h3_7_rd85
//	h3_7_rd86
//	h3_7_rd87
//	h3_7_rd88
//	h3_7_rd89
//	h3_7_rd90
//	h3_7_rd91
//	h3_7_rd92
//	h3_7_rd93
//	h3_7_rd94
//	h3_7_rd95
//	h3_7_rd96
//	h3_7_rd97
//	h3_7_rd98
//	h3_7_rd99
//	h3_7_rd100
//	h3_7_rd101
//	h3_7_rd102
//	h3_7_rd103
//	h3_7_rd104
//	h3_7_rd105
//	h3_7_rd106
//	h3_7_rd107
//	h3_7_rd108
//	h3_7_rd109
//	h3_7_rd110
//	h3_7_rd111
inline hw_uint<3584> h3_6_h3_7_update_0_read_bundle_read(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_7_rd0
    // h3_7_rd1
    // h3_7_rd2
    // h3_7_rd3
    // h3_7_rd4
    // h3_7_rd5
    // h3_7_rd6
    // h3_7_rd7
    // h3_7_rd8
    // h3_7_rd9
    // h3_7_rd10
    // h3_7_rd11
    // h3_7_rd12
    // h3_7_rd13
    // h3_7_rd14
    // h3_7_rd15
    // h3_7_rd16
    // h3_7_rd17
    // h3_7_rd18
    // h3_7_rd19
    // h3_7_rd20
    // h3_7_rd21
    // h3_7_rd22
    // h3_7_rd23
    // h3_7_rd24
    // h3_7_rd25
    // h3_7_rd26
    // h3_7_rd27
    // h3_7_rd28
    // h3_7_rd29
    // h3_7_rd30
    // h3_7_rd31
    // h3_7_rd32
    // h3_7_rd33
    // h3_7_rd34
    // h3_7_rd35
    // h3_7_rd36
    // h3_7_rd37
    // h3_7_rd38
    // h3_7_rd39
    // h3_7_rd40
    // h3_7_rd41
    // h3_7_rd42
    // h3_7_rd43
    // h3_7_rd44
    // h3_7_rd45
    // h3_7_rd46
    // h3_7_rd47
    // h3_7_rd48
    // h3_7_rd49
    // h3_7_rd50
    // h3_7_rd51
    // h3_7_rd52
    // h3_7_rd53
    // h3_7_rd54
    // h3_7_rd55
    // h3_7_rd56
    // h3_7_rd57
    // h3_7_rd58
    // h3_7_rd59
    // h3_7_rd60
    // h3_7_rd61
    // h3_7_rd62
    // h3_7_rd63
    // h3_7_rd64
    // h3_7_rd65
    // h3_7_rd66
    // h3_7_rd67
    // h3_7_rd68
    // h3_7_rd69
    // h3_7_rd70
    // h3_7_rd71
    // h3_7_rd72
    // h3_7_rd73
    // h3_7_rd74
    // h3_7_rd75
    // h3_7_rd76
    // h3_7_rd77
    // h3_7_rd78
    // h3_7_rd79
    // h3_7_rd80
    // h3_7_rd81
    // h3_7_rd82
    // h3_7_rd83
    // h3_7_rd84
    // h3_7_rd85
    // h3_7_rd86
    // h3_7_rd87
    // h3_7_rd88
    // h3_7_rd89
    // h3_7_rd90
    // h3_7_rd91
    // h3_7_rd92
    // h3_7_rd93
    // h3_7_rd94
    // h3_7_rd95
    // h3_7_rd96
    // h3_7_rd97
    // h3_7_rd98
    // h3_7_rd99
    // h3_7_rd100
    // h3_7_rd101
    // h3_7_rd102
    // h3_7_rd103
    // h3_7_rd104
    // h3_7_rd105
    // h3_7_rd106
    // h3_7_rd107
    // h3_7_rd108
    // h3_7_rd109
    // h3_7_rd110
    // h3_7_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_7_rd0_res = h3_7_rd0_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_7_rd0_res);
	hw_uint<32>  h3_7_rd1_res = h3_7_rd1_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_7_rd1_res);
	hw_uint<32>  h3_7_rd2_res = h3_7_rd2_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_7_rd2_res);
	hw_uint<32>  h3_7_rd3_res = h3_7_rd3_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_7_rd3_res);
	hw_uint<32>  h3_7_rd4_res = h3_7_rd4_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_7_rd4_res);
	hw_uint<32>  h3_7_rd5_res = h3_7_rd5_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_7_rd5_res);
	hw_uint<32>  h3_7_rd6_res = h3_7_rd6_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_7_rd6_res);
	hw_uint<32>  h3_7_rd7_res = h3_7_rd7_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_7_rd7_res);
	hw_uint<32>  h3_7_rd8_res = h3_7_rd8_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_7_rd8_res);
	hw_uint<32>  h3_7_rd9_res = h3_7_rd9_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_7_rd9_res);
	hw_uint<32>  h3_7_rd10_res = h3_7_rd10_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_7_rd10_res);
	hw_uint<32>  h3_7_rd11_res = h3_7_rd11_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_7_rd11_res);
	hw_uint<32>  h3_7_rd12_res = h3_7_rd12_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_7_rd12_res);
	hw_uint<32>  h3_7_rd13_res = h3_7_rd13_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_7_rd13_res);
	hw_uint<32>  h3_7_rd14_res = h3_7_rd14_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_7_rd14_res);
	hw_uint<32>  h3_7_rd15_res = h3_7_rd15_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_7_rd15_res);
	hw_uint<32>  h3_7_rd16_res = h3_7_rd16_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_7_rd16_res);
	hw_uint<32>  h3_7_rd17_res = h3_7_rd17_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_7_rd17_res);
	hw_uint<32>  h3_7_rd18_res = h3_7_rd18_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_7_rd18_res);
	hw_uint<32>  h3_7_rd19_res = h3_7_rd19_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_7_rd19_res);
	hw_uint<32>  h3_7_rd20_res = h3_7_rd20_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_7_rd20_res);
	hw_uint<32>  h3_7_rd21_res = h3_7_rd21_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_7_rd21_res);
	hw_uint<32>  h3_7_rd22_res = h3_7_rd22_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_7_rd22_res);
	hw_uint<32>  h3_7_rd23_res = h3_7_rd23_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_7_rd23_res);
	hw_uint<32>  h3_7_rd24_res = h3_7_rd24_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_7_rd24_res);
	hw_uint<32>  h3_7_rd25_res = h3_7_rd25_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_7_rd25_res);
	hw_uint<32>  h3_7_rd26_res = h3_7_rd26_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_7_rd26_res);
	hw_uint<32>  h3_7_rd27_res = h3_7_rd27_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_7_rd27_res);
	hw_uint<32>  h3_7_rd28_res = h3_7_rd28_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_7_rd28_res);
	hw_uint<32>  h3_7_rd29_res = h3_7_rd29_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_7_rd29_res);
	hw_uint<32>  h3_7_rd30_res = h3_7_rd30_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_7_rd30_res);
	hw_uint<32>  h3_7_rd31_res = h3_7_rd31_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_7_rd31_res);
	hw_uint<32>  h3_7_rd32_res = h3_7_rd32_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_7_rd32_res);
	hw_uint<32>  h3_7_rd33_res = h3_7_rd33_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_7_rd33_res);
	hw_uint<32>  h3_7_rd34_res = h3_7_rd34_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_7_rd34_res);
	hw_uint<32>  h3_7_rd35_res = h3_7_rd35_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_7_rd35_res);
	hw_uint<32>  h3_7_rd36_res = h3_7_rd36_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_7_rd36_res);
	hw_uint<32>  h3_7_rd37_res = h3_7_rd37_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_7_rd37_res);
	hw_uint<32>  h3_7_rd38_res = h3_7_rd38_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_7_rd38_res);
	hw_uint<32>  h3_7_rd39_res = h3_7_rd39_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_7_rd39_res);
	hw_uint<32>  h3_7_rd40_res = h3_7_rd40_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_7_rd40_res);
	hw_uint<32>  h3_7_rd41_res = h3_7_rd41_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_7_rd41_res);
	hw_uint<32>  h3_7_rd42_res = h3_7_rd42_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_7_rd42_res);
	hw_uint<32>  h3_7_rd43_res = h3_7_rd43_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_7_rd43_res);
	hw_uint<32>  h3_7_rd44_res = h3_7_rd44_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_7_rd44_res);
	hw_uint<32>  h3_7_rd45_res = h3_7_rd45_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_7_rd45_res);
	hw_uint<32>  h3_7_rd46_res = h3_7_rd46_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_7_rd46_res);
	hw_uint<32>  h3_7_rd47_res = h3_7_rd47_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_7_rd47_res);
	hw_uint<32>  h3_7_rd48_res = h3_7_rd48_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_7_rd48_res);
	hw_uint<32>  h3_7_rd49_res = h3_7_rd49_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_7_rd49_res);
	hw_uint<32>  h3_7_rd50_res = h3_7_rd50_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_7_rd50_res);
	hw_uint<32>  h3_7_rd51_res = h3_7_rd51_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_7_rd51_res);
	hw_uint<32>  h3_7_rd52_res = h3_7_rd52_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_7_rd52_res);
	hw_uint<32>  h3_7_rd53_res = h3_7_rd53_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_7_rd53_res);
	hw_uint<32>  h3_7_rd54_res = h3_7_rd54_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_7_rd54_res);
	hw_uint<32>  h3_7_rd55_res = h3_7_rd55_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_7_rd55_res);
	hw_uint<32>  h3_7_rd56_res = h3_7_rd56_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_7_rd56_res);
	hw_uint<32>  h3_7_rd57_res = h3_7_rd57_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_7_rd57_res);
	hw_uint<32>  h3_7_rd58_res = h3_7_rd58_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_7_rd58_res);
	hw_uint<32>  h3_7_rd59_res = h3_7_rd59_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_7_rd59_res);
	hw_uint<32>  h3_7_rd60_res = h3_7_rd60_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_7_rd60_res);
	hw_uint<32>  h3_7_rd61_res = h3_7_rd61_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_7_rd61_res);
	hw_uint<32>  h3_7_rd62_res = h3_7_rd62_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_7_rd62_res);
	hw_uint<32>  h3_7_rd63_res = h3_7_rd63_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_7_rd63_res);
	hw_uint<32>  h3_7_rd64_res = h3_7_rd64_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_7_rd64_res);
	hw_uint<32>  h3_7_rd65_res = h3_7_rd65_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_7_rd65_res);
	hw_uint<32>  h3_7_rd66_res = h3_7_rd66_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_7_rd66_res);
	hw_uint<32>  h3_7_rd67_res = h3_7_rd67_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_7_rd67_res);
	hw_uint<32>  h3_7_rd68_res = h3_7_rd68_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_7_rd68_res);
	hw_uint<32>  h3_7_rd69_res = h3_7_rd69_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_7_rd69_res);
	hw_uint<32>  h3_7_rd70_res = h3_7_rd70_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_7_rd70_res);
	hw_uint<32>  h3_7_rd71_res = h3_7_rd71_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_7_rd71_res);
	hw_uint<32>  h3_7_rd72_res = h3_7_rd72_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_7_rd72_res);
	hw_uint<32>  h3_7_rd73_res = h3_7_rd73_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_7_rd73_res);
	hw_uint<32>  h3_7_rd74_res = h3_7_rd74_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_7_rd74_res);
	hw_uint<32>  h3_7_rd75_res = h3_7_rd75_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_7_rd75_res);
	hw_uint<32>  h3_7_rd76_res = h3_7_rd76_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_7_rd76_res);
	hw_uint<32>  h3_7_rd77_res = h3_7_rd77_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_7_rd77_res);
	hw_uint<32>  h3_7_rd78_res = h3_7_rd78_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_7_rd78_res);
	hw_uint<32>  h3_7_rd79_res = h3_7_rd79_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_7_rd79_res);
	hw_uint<32>  h3_7_rd80_res = h3_7_rd80_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_7_rd80_res);
	hw_uint<32>  h3_7_rd81_res = h3_7_rd81_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_7_rd81_res);
	hw_uint<32>  h3_7_rd82_res = h3_7_rd82_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_7_rd82_res);
	hw_uint<32>  h3_7_rd83_res = h3_7_rd83_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_7_rd83_res);
	hw_uint<32>  h3_7_rd84_res = h3_7_rd84_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_7_rd84_res);
	hw_uint<32>  h3_7_rd85_res = h3_7_rd85_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_7_rd85_res);
	hw_uint<32>  h3_7_rd86_res = h3_7_rd86_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_7_rd86_res);
	hw_uint<32>  h3_7_rd87_res = h3_7_rd87_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_7_rd87_res);
	hw_uint<32>  h3_7_rd88_res = h3_7_rd88_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_7_rd88_res);
	hw_uint<32>  h3_7_rd89_res = h3_7_rd89_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_7_rd89_res);
	hw_uint<32>  h3_7_rd90_res = h3_7_rd90_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_7_rd90_res);
	hw_uint<32>  h3_7_rd91_res = h3_7_rd91_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_7_rd91_res);
	hw_uint<32>  h3_7_rd92_res = h3_7_rd92_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_7_rd92_res);
	hw_uint<32>  h3_7_rd93_res = h3_7_rd93_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_7_rd93_res);
	hw_uint<32>  h3_7_rd94_res = h3_7_rd94_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_7_rd94_res);
	hw_uint<32>  h3_7_rd95_res = h3_7_rd95_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_7_rd95_res);
	hw_uint<32>  h3_7_rd96_res = h3_7_rd96_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_7_rd96_res);
	hw_uint<32>  h3_7_rd97_res = h3_7_rd97_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_7_rd97_res);
	hw_uint<32>  h3_7_rd98_res = h3_7_rd98_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_7_rd98_res);
	hw_uint<32>  h3_7_rd99_res = h3_7_rd99_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_7_rd99_res);
	hw_uint<32>  h3_7_rd100_res = h3_7_rd100_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_7_rd100_res);
	hw_uint<32>  h3_7_rd101_res = h3_7_rd101_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_7_rd101_res);
	hw_uint<32>  h3_7_rd102_res = h3_7_rd102_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_7_rd102_res);
	hw_uint<32>  h3_7_rd103_res = h3_7_rd103_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_7_rd103_res);
	hw_uint<32>  h3_7_rd104_res = h3_7_rd104_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_7_rd104_res);
	hw_uint<32>  h3_7_rd105_res = h3_7_rd105_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_7_rd105_res);
	hw_uint<32>  h3_7_rd106_res = h3_7_rd106_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_7_rd106_res);
	hw_uint<32>  h3_7_rd107_res = h3_7_rd107_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_7_rd107_res);
	hw_uint<32>  h3_7_rd108_res = h3_7_rd108_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_7_rd108_res);
	hw_uint<32>  h3_7_rd109_res = h3_7_rd109_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_7_rd109_res);
	hw_uint<32>  h3_7_rd110_res = h3_7_rd110_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_7_rd110_res);
	hw_uint<32>  h3_7_rd111_res = h3_7_rd111_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_7_rd111_res);
	return result;
}

struct h3_7_h3_7_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-32, 544], [-3, 513], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 7
  // 0, 39, 19685, 19722, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 36> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 37> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 19645> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19721() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19722() {
		return f6;
	}

	inline hw_uint<32>  peek_19723() {
		return f8;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f10;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-31, 529], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-22, 538], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-21, 539], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-20, 540], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-19, 541], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-18, 542], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-33, 543], [-2, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 7
  // 0, 39, 19685, 19723, 19724, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 36> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 19645> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19724() {
		return f8;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f10;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-30, 530], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-29, 531], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-28, 532], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-27, 533], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-26, 534], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-25, 535], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-24, 536], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-23, 537], [-3, 514], [-2, 513]}
	// Capacity: 39408
	// # of read delays: 6
  // 0, 39, 19685, 19723, 19761, 39407
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 38> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 19645> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19645> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_39() {
		return f2;
	}

	inline hw_uint<32>  peek_19684() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_19685() {
		return f4;
	}

	inline hw_uint<32>  peek_19722() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_19723() {
		return f6;
	}

	inline hw_uint<32>  peek_19760() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_19761() {
		return f8;
	}

	inline hw_uint<32>  peek_39406() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_39407() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19645
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19645 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_7_cache {
  // # of banks: 16
  h3_7_h3_7_update_0_write0_merged_banks_7_cache h3_7_h3_7_update_0_write0_merged_banks_7;
  h3_7_h3_7_update_0_write1_merged_banks_7_cache h3_7_h3_7_update_0_write1_merged_banks_7;
  h3_7_h3_7_update_0_write10_merged_banks_7_cache h3_7_h3_7_update_0_write10_merged_banks_7;
  h3_7_h3_7_update_0_write11_merged_banks_7_cache h3_7_h3_7_update_0_write11_merged_banks_7;
  h3_7_h3_7_update_0_write12_merged_banks_7_cache h3_7_h3_7_update_0_write12_merged_banks_7;
  h3_7_h3_7_update_0_write13_merged_banks_7_cache h3_7_h3_7_update_0_write13_merged_banks_7;
  h3_7_h3_7_update_0_write14_merged_banks_7_cache h3_7_h3_7_update_0_write14_merged_banks_7;
  h3_7_h3_7_update_0_write15_merged_banks_7_cache h3_7_h3_7_update_0_write15_merged_banks_7;
  h3_7_h3_7_update_0_write2_merged_banks_7_cache h3_7_h3_7_update_0_write2_merged_banks_7;
  h3_7_h3_7_update_0_write3_merged_banks_7_cache h3_7_h3_7_update_0_write3_merged_banks_7;
  h3_7_h3_7_update_0_write4_merged_banks_7_cache h3_7_h3_7_update_0_write4_merged_banks_7;
  h3_7_h3_7_update_0_write5_merged_banks_7_cache h3_7_h3_7_update_0_write5_merged_banks_7;
  h3_7_h3_7_update_0_write6_merged_banks_7_cache h3_7_h3_7_update_0_write6_merged_banks_7;
  h3_7_h3_7_update_0_write7_merged_banks_7_cache h3_7_h3_7_update_0_write7_merged_banks_7;
  h3_7_h3_7_update_0_write8_merged_banks_7_cache h3_7_h3_7_update_0_write8_merged_banks_7;
  h3_7_h3_7_update_0_write9_merged_banks_7_cache h3_7_h3_7_update_0_write9_merged_banks_7;
};



inline void h3_7_h3_7_update_0_write0_write(hw_uint<32> & h3_7_h3_7_update_0_write0, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write0_merged_banks_7.push(h3_7_h3_7_update_0_write0);
}

inline void h3_7_h3_7_update_0_write1_write(hw_uint<32> & h3_7_h3_7_update_0_write1, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write1_merged_banks_7.push(h3_7_h3_7_update_0_write1);
}

inline void h3_7_h3_7_update_0_write10_write(hw_uint<32> & h3_7_h3_7_update_0_write10, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write10_merged_banks_7.push(h3_7_h3_7_update_0_write10);
}

inline void h3_7_h3_7_update_0_write11_write(hw_uint<32> & h3_7_h3_7_update_0_write11, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write11_merged_banks_7.push(h3_7_h3_7_update_0_write11);
}

inline void h3_7_h3_7_update_0_write12_write(hw_uint<32> & h3_7_h3_7_update_0_write12, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write12_merged_banks_7.push(h3_7_h3_7_update_0_write12);
}

inline void h3_7_h3_7_update_0_write13_write(hw_uint<32> & h3_7_h3_7_update_0_write13, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write13_merged_banks_7.push(h3_7_h3_7_update_0_write13);
}

inline void h3_7_h3_7_update_0_write14_write(hw_uint<32> & h3_7_h3_7_update_0_write14, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write14_merged_banks_7.push(h3_7_h3_7_update_0_write14);
}

inline void h3_7_h3_7_update_0_write15_write(hw_uint<32> & h3_7_h3_7_update_0_write15, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write15_merged_banks_7.push(h3_7_h3_7_update_0_write15);
}

inline void h3_7_h3_7_update_0_write2_write(hw_uint<32> & h3_7_h3_7_update_0_write2, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write2_merged_banks_7.push(h3_7_h3_7_update_0_write2);
}

inline void h3_7_h3_7_update_0_write3_write(hw_uint<32> & h3_7_h3_7_update_0_write3, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write3_merged_banks_7.push(h3_7_h3_7_update_0_write3);
}

inline void h3_7_h3_7_update_0_write4_write(hw_uint<32> & h3_7_h3_7_update_0_write4, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write4_merged_banks_7.push(h3_7_h3_7_update_0_write4);
}

inline void h3_7_h3_7_update_0_write5_write(hw_uint<32> & h3_7_h3_7_update_0_write5, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write5_merged_banks_7.push(h3_7_h3_7_update_0_write5);
}

inline void h3_7_h3_7_update_0_write6_write(hw_uint<32> & h3_7_h3_7_update_0_write6, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write6_merged_banks_7.push(h3_7_h3_7_update_0_write6);
}

inline void h3_7_h3_7_update_0_write7_write(hw_uint<32> & h3_7_h3_7_update_0_write7, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write7_merged_banks_7.push(h3_7_h3_7_update_0_write7);
}

inline void h3_7_h3_7_update_0_write8_write(hw_uint<32> & h3_7_h3_7_update_0_write8, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write8_merged_banks_7.push(h3_7_h3_7_update_0_write8);
}

inline void h3_7_h3_7_update_0_write9_write(hw_uint<32> & h3_7_h3_7_update_0_write9, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write9_merged_banks_7.push(h3_7_h3_7_update_0_write9);
}

inline hw_uint<32>  h3_8_rd0_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd0 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[-1 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_7.peek_19724();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd1_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd1 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd10_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd10 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[1 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd100_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd100 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[14 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd101_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd101 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[14 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd102_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd102 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[14 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd103_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd103 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[14 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd104_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd104 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[15 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd105_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd105 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[14 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd106_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd106 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[15 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd107_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd107 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[15 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd108_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd108 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[15 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd109_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd109 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[15 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd11_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd11 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[1 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd110_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd110 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[15 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd111_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd111 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[16 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_7.peek_19722();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd12_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd12 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[1 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd13_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd13 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[2 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd14_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd14 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[1 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd15_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd15 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[2 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd16_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd16 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[2 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd17_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd17 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[2 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd18_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd18 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[2 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd19_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd19 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[2 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd2_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd2 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd20_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd20 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[3 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd21_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd21 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[2 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd22_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd22 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[3 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd23_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd23 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[3 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd24_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd24 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[3 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd25_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd25 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[3 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd26_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd26 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[3 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd27_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd27 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[4 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd28_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd28 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[3 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd29_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd29 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[4 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd3_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd3 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd30_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd30 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[4 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd31_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd31 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[4 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd32_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd32 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[4 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd33_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd33 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[4 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd34_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd34 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[5 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd35_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd35 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[4 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd36_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd36 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[5 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd37_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd37 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[5 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd38_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd38 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[5 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd39_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd39 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[5 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd4_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd4 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd40_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd40 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[5 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd41_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd41 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[6 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd42_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd42 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[5 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd43_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd43 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[6 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd44_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd44 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[6 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd45_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd45 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[6 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd46_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd46 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[6 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd47_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd47 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[6 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd48_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd48 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[7 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd49_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd49 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[6 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd5_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd5 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd50_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd50 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[7 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd51_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd51 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[7 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd52_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd52 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[7 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd53_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd53 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[7 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd54_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd54 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[7 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd55_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd55 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[8 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd56_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd56 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[7 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd57_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd57 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[8 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd58_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd58 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[8 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd59_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd59 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[8 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd6_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd6 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[1 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd60_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd60 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[8 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd61_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd61 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[8 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd62_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd62 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[9 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd63_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd63 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[8 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd64_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd64 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[9 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd65_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd65 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[9 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd66_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd66 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[9 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd67_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd67 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[9 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd68_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd68 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[9 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd69_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd69 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[10 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd7_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd7 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd70_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd70 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[9 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd71_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd71 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[10 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd72_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd72 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[10 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd73_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd73 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[10 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd74_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd74 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[10 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd75_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd75 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[10 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd76_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd76 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[11 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd77_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd77 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[10 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd78_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd78 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[11 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd79_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd79 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[11 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd8_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd8 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[1 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd80_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd80 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[11 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd81_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd81 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[11 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd82_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd82 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[11 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd83_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd83 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[12 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd84_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd84 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[11 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd85_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd85 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[12 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd86_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd86 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[12 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd87_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd87 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[12 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd88_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd88 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[12 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd89_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd89 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[12 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd9_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd9 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[1 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd90_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd90 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[13 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd91_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd91 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[12 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd92_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd92 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[13 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd93_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd93 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[13 + 16d0, d1, -1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_7.peek_39407();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd94_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd94 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[13 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd95_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd95 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[13 + 16d0, d1, 1 + d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_7.peek_39();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd96_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd96 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[13 + 16d0, 1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_7.peek_19685();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd97_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd97 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[14 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd98_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd98 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[13 + 16d0, d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_7.peek_19723();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd99_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd99 read pattern: { h3_8_update_0[d0, d1, d2] -> h3_7[14 + 16d0, -1 + d1, d2] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Read schedule : { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_7.peek_19761();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_7_update_0_write
//	h3_7_h3_7_update_0_write0
//	h3_7_h3_7_update_0_write1
//	h3_7_h3_7_update_0_write2
//	h3_7_h3_7_update_0_write3
//	h3_7_h3_7_update_0_write4
//	h3_7_h3_7_update_0_write5
//	h3_7_h3_7_update_0_write6
//	h3_7_h3_7_update_0_write7
//	h3_7_h3_7_update_0_write8
//	h3_7_h3_7_update_0_write9
//	h3_7_h3_7_update_0_write10
//	h3_7_h3_7_update_0_write11
//	h3_7_h3_7_update_0_write12
//	h3_7_h3_7_update_0_write13
//	h3_7_h3_7_update_0_write14
//	h3_7_h3_7_update_0_write15
inline void h3_7_h3_7_update_0_write_bundle_write(hw_uint<512>& h3_7_update_0_write, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_7_h3_7_update_0_write0_res = h3_7_update_0_write.extract<0, 31>();
	h3_7_h3_7_update_0_write0_write(h3_7_h3_7_update_0_write0_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write1_res = h3_7_update_0_write.extract<32, 63>();
	h3_7_h3_7_update_0_write1_write(h3_7_h3_7_update_0_write1_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write2_res = h3_7_update_0_write.extract<64, 95>();
	h3_7_h3_7_update_0_write2_write(h3_7_h3_7_update_0_write2_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write3_res = h3_7_update_0_write.extract<96, 127>();
	h3_7_h3_7_update_0_write3_write(h3_7_h3_7_update_0_write3_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write4_res = h3_7_update_0_write.extract<128, 159>();
	h3_7_h3_7_update_0_write4_write(h3_7_h3_7_update_0_write4_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write5_res = h3_7_update_0_write.extract<160, 191>();
	h3_7_h3_7_update_0_write5_write(h3_7_h3_7_update_0_write5_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write6_res = h3_7_update_0_write.extract<192, 223>();
	h3_7_h3_7_update_0_write6_write(h3_7_h3_7_update_0_write6_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write7_res = h3_7_update_0_write.extract<224, 255>();
	h3_7_h3_7_update_0_write7_write(h3_7_h3_7_update_0_write7_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write8_res = h3_7_update_0_write.extract<256, 287>();
	h3_7_h3_7_update_0_write8_write(h3_7_h3_7_update_0_write8_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write9_res = h3_7_update_0_write.extract<288, 319>();
	h3_7_h3_7_update_0_write9_write(h3_7_h3_7_update_0_write9_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write10_res = h3_7_update_0_write.extract<320, 351>();
	h3_7_h3_7_update_0_write10_write(h3_7_h3_7_update_0_write10_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write11_res = h3_7_update_0_write.extract<352, 383>();
	h3_7_h3_7_update_0_write11_write(h3_7_h3_7_update_0_write11_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write12_res = h3_7_update_0_write.extract<384, 415>();
	h3_7_h3_7_update_0_write12_write(h3_7_h3_7_update_0_write12_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write13_res = h3_7_update_0_write.extract<416, 447>();
	h3_7_h3_7_update_0_write13_write(h3_7_h3_7_update_0_write13_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write14_res = h3_7_update_0_write.extract<448, 479>();
	h3_7_h3_7_update_0_write14_write(h3_7_h3_7_update_0_write14_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write15_res = h3_7_update_0_write.extract<480, 511>();
	h3_7_h3_7_update_0_write15_write(h3_7_h3_7_update_0_write15_res, h3_7, d0, d1, d2, dynamic_address);
}

// h3_8_update_0_read
//	h3_8_rd0
//	h3_8_rd1
//	h3_8_rd2
//	h3_8_rd3
//	h3_8_rd4
//	h3_8_rd5
//	h3_8_rd6
//	h3_8_rd7
//	h3_8_rd8
//	h3_8_rd9
//	h3_8_rd10
//	h3_8_rd11
//	h3_8_rd12
//	h3_8_rd13
//	h3_8_rd14
//	h3_8_rd15
//	h3_8_rd16
//	h3_8_rd17
//	h3_8_rd18
//	h3_8_rd19
//	h3_8_rd20
//	h3_8_rd21
//	h3_8_rd22
//	h3_8_rd23
//	h3_8_rd24
//	h3_8_rd25
//	h3_8_rd26
//	h3_8_rd27
//	h3_8_rd28
//	h3_8_rd29
//	h3_8_rd30
//	h3_8_rd31
//	h3_8_rd32
//	h3_8_rd33
//	h3_8_rd34
//	h3_8_rd35
//	h3_8_rd36
//	h3_8_rd37
//	h3_8_rd38
//	h3_8_rd39
//	h3_8_rd40
//	h3_8_rd41
//	h3_8_rd42
//	h3_8_rd43
//	h3_8_rd44
//	h3_8_rd45
//	h3_8_rd46
//	h3_8_rd47
//	h3_8_rd48
//	h3_8_rd49
//	h3_8_rd50
//	h3_8_rd51
//	h3_8_rd52
//	h3_8_rd53
//	h3_8_rd54
//	h3_8_rd55
//	h3_8_rd56
//	h3_8_rd57
//	h3_8_rd58
//	h3_8_rd59
//	h3_8_rd60
//	h3_8_rd61
//	h3_8_rd62
//	h3_8_rd63
//	h3_8_rd64
//	h3_8_rd65
//	h3_8_rd66
//	h3_8_rd67
//	h3_8_rd68
//	h3_8_rd69
//	h3_8_rd70
//	h3_8_rd71
//	h3_8_rd72
//	h3_8_rd73
//	h3_8_rd74
//	h3_8_rd75
//	h3_8_rd76
//	h3_8_rd77
//	h3_8_rd78
//	h3_8_rd79
//	h3_8_rd80
//	h3_8_rd81
//	h3_8_rd82
//	h3_8_rd83
//	h3_8_rd84
//	h3_8_rd85
//	h3_8_rd86
//	h3_8_rd87
//	h3_8_rd88
//	h3_8_rd89
//	h3_8_rd90
//	h3_8_rd91
//	h3_8_rd92
//	h3_8_rd93
//	h3_8_rd94
//	h3_8_rd95
//	h3_8_rd96
//	h3_8_rd97
//	h3_8_rd98
//	h3_8_rd99
//	h3_8_rd100
//	h3_8_rd101
//	h3_8_rd102
//	h3_8_rd103
//	h3_8_rd104
//	h3_8_rd105
//	h3_8_rd106
//	h3_8_rd107
//	h3_8_rd108
//	h3_8_rd109
//	h3_8_rd110
//	h3_8_rd111
inline hw_uint<3584> h3_7_h3_8_update_0_read_bundle_read(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_8_rd0
    // h3_8_rd1
    // h3_8_rd2
    // h3_8_rd3
    // h3_8_rd4
    // h3_8_rd5
    // h3_8_rd6
    // h3_8_rd7
    // h3_8_rd8
    // h3_8_rd9
    // h3_8_rd10
    // h3_8_rd11
    // h3_8_rd12
    // h3_8_rd13
    // h3_8_rd14
    // h3_8_rd15
    // h3_8_rd16
    // h3_8_rd17
    // h3_8_rd18
    // h3_8_rd19
    // h3_8_rd20
    // h3_8_rd21
    // h3_8_rd22
    // h3_8_rd23
    // h3_8_rd24
    // h3_8_rd25
    // h3_8_rd26
    // h3_8_rd27
    // h3_8_rd28
    // h3_8_rd29
    // h3_8_rd30
    // h3_8_rd31
    // h3_8_rd32
    // h3_8_rd33
    // h3_8_rd34
    // h3_8_rd35
    // h3_8_rd36
    // h3_8_rd37
    // h3_8_rd38
    // h3_8_rd39
    // h3_8_rd40
    // h3_8_rd41
    // h3_8_rd42
    // h3_8_rd43
    // h3_8_rd44
    // h3_8_rd45
    // h3_8_rd46
    // h3_8_rd47
    // h3_8_rd48
    // h3_8_rd49
    // h3_8_rd50
    // h3_8_rd51
    // h3_8_rd52
    // h3_8_rd53
    // h3_8_rd54
    // h3_8_rd55
    // h3_8_rd56
    // h3_8_rd57
    // h3_8_rd58
    // h3_8_rd59
    // h3_8_rd60
    // h3_8_rd61
    // h3_8_rd62
    // h3_8_rd63
    // h3_8_rd64
    // h3_8_rd65
    // h3_8_rd66
    // h3_8_rd67
    // h3_8_rd68
    // h3_8_rd69
    // h3_8_rd70
    // h3_8_rd71
    // h3_8_rd72
    // h3_8_rd73
    // h3_8_rd74
    // h3_8_rd75
    // h3_8_rd76
    // h3_8_rd77
    // h3_8_rd78
    // h3_8_rd79
    // h3_8_rd80
    // h3_8_rd81
    // h3_8_rd82
    // h3_8_rd83
    // h3_8_rd84
    // h3_8_rd85
    // h3_8_rd86
    // h3_8_rd87
    // h3_8_rd88
    // h3_8_rd89
    // h3_8_rd90
    // h3_8_rd91
    // h3_8_rd92
    // h3_8_rd93
    // h3_8_rd94
    // h3_8_rd95
    // h3_8_rd96
    // h3_8_rd97
    // h3_8_rd98
    // h3_8_rd99
    // h3_8_rd100
    // h3_8_rd101
    // h3_8_rd102
    // h3_8_rd103
    // h3_8_rd104
    // h3_8_rd105
    // h3_8_rd106
    // h3_8_rd107
    // h3_8_rd108
    // h3_8_rd109
    // h3_8_rd110
    // h3_8_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_8_rd0_res = h3_8_rd0_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_8_rd0_res);
	hw_uint<32>  h3_8_rd1_res = h3_8_rd1_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_8_rd1_res);
	hw_uint<32>  h3_8_rd2_res = h3_8_rd2_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_8_rd2_res);
	hw_uint<32>  h3_8_rd3_res = h3_8_rd3_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_8_rd3_res);
	hw_uint<32>  h3_8_rd4_res = h3_8_rd4_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_8_rd4_res);
	hw_uint<32>  h3_8_rd5_res = h3_8_rd5_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_8_rd5_res);
	hw_uint<32>  h3_8_rd6_res = h3_8_rd6_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_8_rd6_res);
	hw_uint<32>  h3_8_rd7_res = h3_8_rd7_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_8_rd7_res);
	hw_uint<32>  h3_8_rd8_res = h3_8_rd8_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_8_rd8_res);
	hw_uint<32>  h3_8_rd9_res = h3_8_rd9_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_8_rd9_res);
	hw_uint<32>  h3_8_rd10_res = h3_8_rd10_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_8_rd10_res);
	hw_uint<32>  h3_8_rd11_res = h3_8_rd11_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_8_rd11_res);
	hw_uint<32>  h3_8_rd12_res = h3_8_rd12_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_8_rd12_res);
	hw_uint<32>  h3_8_rd13_res = h3_8_rd13_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_8_rd13_res);
	hw_uint<32>  h3_8_rd14_res = h3_8_rd14_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_8_rd14_res);
	hw_uint<32>  h3_8_rd15_res = h3_8_rd15_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_8_rd15_res);
	hw_uint<32>  h3_8_rd16_res = h3_8_rd16_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_8_rd16_res);
	hw_uint<32>  h3_8_rd17_res = h3_8_rd17_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_8_rd17_res);
	hw_uint<32>  h3_8_rd18_res = h3_8_rd18_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_8_rd18_res);
	hw_uint<32>  h3_8_rd19_res = h3_8_rd19_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_8_rd19_res);
	hw_uint<32>  h3_8_rd20_res = h3_8_rd20_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_8_rd20_res);
	hw_uint<32>  h3_8_rd21_res = h3_8_rd21_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_8_rd21_res);
	hw_uint<32>  h3_8_rd22_res = h3_8_rd22_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_8_rd22_res);
	hw_uint<32>  h3_8_rd23_res = h3_8_rd23_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_8_rd23_res);
	hw_uint<32>  h3_8_rd24_res = h3_8_rd24_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_8_rd24_res);
	hw_uint<32>  h3_8_rd25_res = h3_8_rd25_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_8_rd25_res);
	hw_uint<32>  h3_8_rd26_res = h3_8_rd26_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_8_rd26_res);
	hw_uint<32>  h3_8_rd27_res = h3_8_rd27_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_8_rd27_res);
	hw_uint<32>  h3_8_rd28_res = h3_8_rd28_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_8_rd28_res);
	hw_uint<32>  h3_8_rd29_res = h3_8_rd29_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_8_rd29_res);
	hw_uint<32>  h3_8_rd30_res = h3_8_rd30_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_8_rd30_res);
	hw_uint<32>  h3_8_rd31_res = h3_8_rd31_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_8_rd31_res);
	hw_uint<32>  h3_8_rd32_res = h3_8_rd32_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_8_rd32_res);
	hw_uint<32>  h3_8_rd33_res = h3_8_rd33_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_8_rd33_res);
	hw_uint<32>  h3_8_rd34_res = h3_8_rd34_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_8_rd34_res);
	hw_uint<32>  h3_8_rd35_res = h3_8_rd35_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_8_rd35_res);
	hw_uint<32>  h3_8_rd36_res = h3_8_rd36_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_8_rd36_res);
	hw_uint<32>  h3_8_rd37_res = h3_8_rd37_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_8_rd37_res);
	hw_uint<32>  h3_8_rd38_res = h3_8_rd38_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_8_rd38_res);
	hw_uint<32>  h3_8_rd39_res = h3_8_rd39_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_8_rd39_res);
	hw_uint<32>  h3_8_rd40_res = h3_8_rd40_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_8_rd40_res);
	hw_uint<32>  h3_8_rd41_res = h3_8_rd41_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_8_rd41_res);
	hw_uint<32>  h3_8_rd42_res = h3_8_rd42_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_8_rd42_res);
	hw_uint<32>  h3_8_rd43_res = h3_8_rd43_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_8_rd43_res);
	hw_uint<32>  h3_8_rd44_res = h3_8_rd44_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_8_rd44_res);
	hw_uint<32>  h3_8_rd45_res = h3_8_rd45_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_8_rd45_res);
	hw_uint<32>  h3_8_rd46_res = h3_8_rd46_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_8_rd46_res);
	hw_uint<32>  h3_8_rd47_res = h3_8_rd47_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_8_rd47_res);
	hw_uint<32>  h3_8_rd48_res = h3_8_rd48_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_8_rd48_res);
	hw_uint<32>  h3_8_rd49_res = h3_8_rd49_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_8_rd49_res);
	hw_uint<32>  h3_8_rd50_res = h3_8_rd50_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_8_rd50_res);
	hw_uint<32>  h3_8_rd51_res = h3_8_rd51_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_8_rd51_res);
	hw_uint<32>  h3_8_rd52_res = h3_8_rd52_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_8_rd52_res);
	hw_uint<32>  h3_8_rd53_res = h3_8_rd53_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_8_rd53_res);
	hw_uint<32>  h3_8_rd54_res = h3_8_rd54_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_8_rd54_res);
	hw_uint<32>  h3_8_rd55_res = h3_8_rd55_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_8_rd55_res);
	hw_uint<32>  h3_8_rd56_res = h3_8_rd56_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_8_rd56_res);
	hw_uint<32>  h3_8_rd57_res = h3_8_rd57_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_8_rd57_res);
	hw_uint<32>  h3_8_rd58_res = h3_8_rd58_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_8_rd58_res);
	hw_uint<32>  h3_8_rd59_res = h3_8_rd59_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_8_rd59_res);
	hw_uint<32>  h3_8_rd60_res = h3_8_rd60_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_8_rd60_res);
	hw_uint<32>  h3_8_rd61_res = h3_8_rd61_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_8_rd61_res);
	hw_uint<32>  h3_8_rd62_res = h3_8_rd62_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_8_rd62_res);
	hw_uint<32>  h3_8_rd63_res = h3_8_rd63_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_8_rd63_res);
	hw_uint<32>  h3_8_rd64_res = h3_8_rd64_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_8_rd64_res);
	hw_uint<32>  h3_8_rd65_res = h3_8_rd65_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_8_rd65_res);
	hw_uint<32>  h3_8_rd66_res = h3_8_rd66_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_8_rd66_res);
	hw_uint<32>  h3_8_rd67_res = h3_8_rd67_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_8_rd67_res);
	hw_uint<32>  h3_8_rd68_res = h3_8_rd68_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_8_rd68_res);
	hw_uint<32>  h3_8_rd69_res = h3_8_rd69_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_8_rd69_res);
	hw_uint<32>  h3_8_rd70_res = h3_8_rd70_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_8_rd70_res);
	hw_uint<32>  h3_8_rd71_res = h3_8_rd71_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_8_rd71_res);
	hw_uint<32>  h3_8_rd72_res = h3_8_rd72_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_8_rd72_res);
	hw_uint<32>  h3_8_rd73_res = h3_8_rd73_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_8_rd73_res);
	hw_uint<32>  h3_8_rd74_res = h3_8_rd74_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_8_rd74_res);
	hw_uint<32>  h3_8_rd75_res = h3_8_rd75_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_8_rd75_res);
	hw_uint<32>  h3_8_rd76_res = h3_8_rd76_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_8_rd76_res);
	hw_uint<32>  h3_8_rd77_res = h3_8_rd77_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_8_rd77_res);
	hw_uint<32>  h3_8_rd78_res = h3_8_rd78_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_8_rd78_res);
	hw_uint<32>  h3_8_rd79_res = h3_8_rd79_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_8_rd79_res);
	hw_uint<32>  h3_8_rd80_res = h3_8_rd80_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_8_rd80_res);
	hw_uint<32>  h3_8_rd81_res = h3_8_rd81_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_8_rd81_res);
	hw_uint<32>  h3_8_rd82_res = h3_8_rd82_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_8_rd82_res);
	hw_uint<32>  h3_8_rd83_res = h3_8_rd83_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_8_rd83_res);
	hw_uint<32>  h3_8_rd84_res = h3_8_rd84_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_8_rd84_res);
	hw_uint<32>  h3_8_rd85_res = h3_8_rd85_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_8_rd85_res);
	hw_uint<32>  h3_8_rd86_res = h3_8_rd86_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_8_rd86_res);
	hw_uint<32>  h3_8_rd87_res = h3_8_rd87_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_8_rd87_res);
	hw_uint<32>  h3_8_rd88_res = h3_8_rd88_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_8_rd88_res);
	hw_uint<32>  h3_8_rd89_res = h3_8_rd89_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_8_rd89_res);
	hw_uint<32>  h3_8_rd90_res = h3_8_rd90_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_8_rd90_res);
	hw_uint<32>  h3_8_rd91_res = h3_8_rd91_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_8_rd91_res);
	hw_uint<32>  h3_8_rd92_res = h3_8_rd92_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_8_rd92_res);
	hw_uint<32>  h3_8_rd93_res = h3_8_rd93_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_8_rd93_res);
	hw_uint<32>  h3_8_rd94_res = h3_8_rd94_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_8_rd94_res);
	hw_uint<32>  h3_8_rd95_res = h3_8_rd95_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_8_rd95_res);
	hw_uint<32>  h3_8_rd96_res = h3_8_rd96_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_8_rd96_res);
	hw_uint<32>  h3_8_rd97_res = h3_8_rd97_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_8_rd97_res);
	hw_uint<32>  h3_8_rd98_res = h3_8_rd98_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_8_rd98_res);
	hw_uint<32>  h3_8_rd99_res = h3_8_rd99_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_8_rd99_res);
	hw_uint<32>  h3_8_rd100_res = h3_8_rd100_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_8_rd100_res);
	hw_uint<32>  h3_8_rd101_res = h3_8_rd101_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_8_rd101_res);
	hw_uint<32>  h3_8_rd102_res = h3_8_rd102_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_8_rd102_res);
	hw_uint<32>  h3_8_rd103_res = h3_8_rd103_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_8_rd103_res);
	hw_uint<32>  h3_8_rd104_res = h3_8_rd104_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_8_rd104_res);
	hw_uint<32>  h3_8_rd105_res = h3_8_rd105_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_8_rd105_res);
	hw_uint<32>  h3_8_rd106_res = h3_8_rd106_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_8_rd106_res);
	hw_uint<32>  h3_8_rd107_res = h3_8_rd107_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_8_rd107_res);
	hw_uint<32>  h3_8_rd108_res = h3_8_rd108_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_8_rd108_res);
	hw_uint<32>  h3_8_rd109_res = h3_8_rd109_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_8_rd109_res);
	hw_uint<32>  h3_8_rd110_res = h3_8_rd110_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_8_rd110_res);
	hw_uint<32>  h3_8_rd111_res = h3_8_rd111_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_8_rd111_res);
	return result;
}

struct h3_8_h3_8_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-16, 528], [-2, 512], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 7
  // 0, 37, 18577, 18612, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 34> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 35> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 18539> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18611() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18612() {
		return f6;
	}

	inline hw_uint<32>  peek_18613() {
		return f8;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f10;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-15, 513], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-6, 522], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-5, 523], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-4, 524], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-3, 525], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-2, 526], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-17, 527], [-1, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 7
  // 0, 37, 18577, 18613, 18614, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 34> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 18539> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18614() {
		return f8;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f10;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-14, 514], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-13, 515], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-12, 516], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-11, 517], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-10, 518], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-9, 519], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-8, 520], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-7, 521], [-2, 513], [-1, 512]}
	// Capacity: 37190
	// # of read delays: 6
  // 0, 37, 18577, 18613, 18649, 37189
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 36> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 18539> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18539> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_37() {
		return f2;
	}

	inline hw_uint<32>  peek_18576() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_18577() {
		return f4;
	}

	inline hw_uint<32>  peek_18612() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_18613() {
		return f6;
	}

	inline hw_uint<32>  peek_18648() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_18649() {
		return f8;
	}

	inline hw_uint<32>  peek_37188() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_37189() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18539
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18539 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_8_cache {
  // # of banks: 16
  h3_8_h3_8_update_0_write0_merged_banks_7_cache h3_8_h3_8_update_0_write0_merged_banks_7;
  h3_8_h3_8_update_0_write1_merged_banks_7_cache h3_8_h3_8_update_0_write1_merged_banks_7;
  h3_8_h3_8_update_0_write10_merged_banks_7_cache h3_8_h3_8_update_0_write10_merged_banks_7;
  h3_8_h3_8_update_0_write11_merged_banks_7_cache h3_8_h3_8_update_0_write11_merged_banks_7;
  h3_8_h3_8_update_0_write12_merged_banks_7_cache h3_8_h3_8_update_0_write12_merged_banks_7;
  h3_8_h3_8_update_0_write13_merged_banks_7_cache h3_8_h3_8_update_0_write13_merged_banks_7;
  h3_8_h3_8_update_0_write14_merged_banks_7_cache h3_8_h3_8_update_0_write14_merged_banks_7;
  h3_8_h3_8_update_0_write15_merged_banks_7_cache h3_8_h3_8_update_0_write15_merged_banks_7;
  h3_8_h3_8_update_0_write2_merged_banks_7_cache h3_8_h3_8_update_0_write2_merged_banks_7;
  h3_8_h3_8_update_0_write3_merged_banks_7_cache h3_8_h3_8_update_0_write3_merged_banks_7;
  h3_8_h3_8_update_0_write4_merged_banks_7_cache h3_8_h3_8_update_0_write4_merged_banks_7;
  h3_8_h3_8_update_0_write5_merged_banks_7_cache h3_8_h3_8_update_0_write5_merged_banks_7;
  h3_8_h3_8_update_0_write6_merged_banks_7_cache h3_8_h3_8_update_0_write6_merged_banks_7;
  h3_8_h3_8_update_0_write7_merged_banks_7_cache h3_8_h3_8_update_0_write7_merged_banks_7;
  h3_8_h3_8_update_0_write8_merged_banks_7_cache h3_8_h3_8_update_0_write8_merged_banks_7;
  h3_8_h3_8_update_0_write9_merged_banks_7_cache h3_8_h3_8_update_0_write9_merged_banks_7;
};



inline void h3_8_h3_8_update_0_write0_write(hw_uint<32> & h3_8_h3_8_update_0_write0, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write0_merged_banks_7.push(h3_8_h3_8_update_0_write0);
}

inline void h3_8_h3_8_update_0_write1_write(hw_uint<32> & h3_8_h3_8_update_0_write1, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write1_merged_banks_7.push(h3_8_h3_8_update_0_write1);
}

inline void h3_8_h3_8_update_0_write10_write(hw_uint<32> & h3_8_h3_8_update_0_write10, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write10_merged_banks_7.push(h3_8_h3_8_update_0_write10);
}

inline void h3_8_h3_8_update_0_write11_write(hw_uint<32> & h3_8_h3_8_update_0_write11, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write11_merged_banks_7.push(h3_8_h3_8_update_0_write11);
}

inline void h3_8_h3_8_update_0_write12_write(hw_uint<32> & h3_8_h3_8_update_0_write12, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write12_merged_banks_7.push(h3_8_h3_8_update_0_write12);
}

inline void h3_8_h3_8_update_0_write13_write(hw_uint<32> & h3_8_h3_8_update_0_write13, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write13_merged_banks_7.push(h3_8_h3_8_update_0_write13);
}

inline void h3_8_h3_8_update_0_write14_write(hw_uint<32> & h3_8_h3_8_update_0_write14, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write14_merged_banks_7.push(h3_8_h3_8_update_0_write14);
}

inline void h3_8_h3_8_update_0_write15_write(hw_uint<32> & h3_8_h3_8_update_0_write15, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write15_merged_banks_7.push(h3_8_h3_8_update_0_write15);
}

inline void h3_8_h3_8_update_0_write2_write(hw_uint<32> & h3_8_h3_8_update_0_write2, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write2_merged_banks_7.push(h3_8_h3_8_update_0_write2);
}

inline void h3_8_h3_8_update_0_write3_write(hw_uint<32> & h3_8_h3_8_update_0_write3, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write3_merged_banks_7.push(h3_8_h3_8_update_0_write3);
}

inline void h3_8_h3_8_update_0_write4_write(hw_uint<32> & h3_8_h3_8_update_0_write4, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write4_merged_banks_7.push(h3_8_h3_8_update_0_write4);
}

inline void h3_8_h3_8_update_0_write5_write(hw_uint<32> & h3_8_h3_8_update_0_write5, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write5_merged_banks_7.push(h3_8_h3_8_update_0_write5);
}

inline void h3_8_h3_8_update_0_write6_write(hw_uint<32> & h3_8_h3_8_update_0_write6, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write6_merged_banks_7.push(h3_8_h3_8_update_0_write6);
}

inline void h3_8_h3_8_update_0_write7_write(hw_uint<32> & h3_8_h3_8_update_0_write7, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write7_merged_banks_7.push(h3_8_h3_8_update_0_write7);
}

inline void h3_8_h3_8_update_0_write8_write(hw_uint<32> & h3_8_h3_8_update_0_write8, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write8_merged_banks_7.push(h3_8_h3_8_update_0_write8);
}

inline void h3_8_h3_8_update_0_write9_write(hw_uint<32> & h3_8_h3_8_update_0_write9, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write9_merged_banks_7.push(h3_8_h3_8_update_0_write9);
}

inline hw_uint<32>  h3_9_rd0_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd0 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[-1 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_7.peek_18614();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd1_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd1 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd10_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd10 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[1 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd100_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd100 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[14 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd101_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd101 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[14 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd102_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd102 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[14 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd103_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd103 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[14 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd104_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd104 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[15 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd105_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd105 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[14 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd106_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd106 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[15 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd107_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd107 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[15 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd108_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd108 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[15 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd109_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd109 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[15 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd11_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd11 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[1 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd110_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd110 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[15 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd111_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd111 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[16 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_7.peek_18612();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd12_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd12 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[1 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd13_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd13 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[2 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd14_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd14 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[1 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd15_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd15 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[2 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd16_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd16 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[2 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd17_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd17 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[2 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd18_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd18 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[2 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd19_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd19 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[2 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd2_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd2 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd20_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd20 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[3 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd21_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd21 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[2 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd22_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd22 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[3 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd23_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd23 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[3 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd24_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd24 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[3 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd25_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd25 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[3 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd26_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd26 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[3 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd27_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd27 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[4 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd28_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd28 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[3 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd29_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd29 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[4 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd3_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd3 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd30_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd30 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[4 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd31_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd31 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[4 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd32_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd32 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[4 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd33_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd33 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[4 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd34_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd34 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[5 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd35_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd35 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[4 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd36_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd36 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[5 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd37_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd37 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[5 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd38_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd38 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[5 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd39_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd39 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[5 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd4_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd4 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd40_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd40 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[5 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd41_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd41 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[6 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd42_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd42 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[5 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd43_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd43 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[6 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd44_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd44 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[6 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd45_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd45 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[6 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd46_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd46 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[6 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd47_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd47 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[6 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd48_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd48 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[7 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd49_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd49 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[6 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd5_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd5 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd50_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd50 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[7 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd51_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd51 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[7 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd52_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd52 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[7 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd53_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd53 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[7 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd54_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd54 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[7 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd55_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd55 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[8 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd56_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd56 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[7 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd57_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd57 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[8 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd58_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd58 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[8 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd59_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd59 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[8 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd6_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd6 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[1 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd60_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd60 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[8 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd61_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd61 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[8 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd62_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd62 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[9 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd63_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd63 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[8 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd64_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd64 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[9 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd65_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd65 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[9 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd66_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd66 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[9 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd67_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd67 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[9 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd68_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd68 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[9 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd69_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd69 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[10 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd7_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd7 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd70_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd70 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[9 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd71_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd71 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[10 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd72_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd72 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[10 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd73_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd73 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[10 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd74_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd74 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[10 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd75_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd75 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[10 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd76_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd76 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[11 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd77_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd77 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[10 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd78_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd78 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[11 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd79_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd79 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[11 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd8_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd8 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[1 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd80_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd80 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[11 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd81_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd81 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[11 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd82_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd82 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[11 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd83_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd83 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[12 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd84_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd84 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[11 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd85_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd85 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[12 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd86_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd86 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[12 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd87_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd87 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[12 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd88_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd88 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[12 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd89_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd89 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[12 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd9_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd9 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[1 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd90_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd90 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[13 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd91_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd91 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[12 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd92_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd92 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[13 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd93_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd93 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[13 + 16d0, d1, -1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_7.peek_37189();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd94_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd94 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[13 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd95_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd95 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[13 + 16d0, d1, 1 + d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_7.peek_37();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd96_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd96 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[13 + 16d0, 1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_7.peek_18577();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd97_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd97 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[14 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd98_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd98 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[13 + 16d0, d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_7.peek_18613();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd99_select(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd99 read pattern: { h3_9_update_0[d0, d1, d2] -> h3_8[14 + 16d0, -1 + d1, d2] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Read schedule : { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  // Write schedule: { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_7.peek_18649();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_8_update_0_write
//	h3_8_h3_8_update_0_write0
//	h3_8_h3_8_update_0_write1
//	h3_8_h3_8_update_0_write2
//	h3_8_h3_8_update_0_write3
//	h3_8_h3_8_update_0_write4
//	h3_8_h3_8_update_0_write5
//	h3_8_h3_8_update_0_write6
//	h3_8_h3_8_update_0_write7
//	h3_8_h3_8_update_0_write8
//	h3_8_h3_8_update_0_write9
//	h3_8_h3_8_update_0_write10
//	h3_8_h3_8_update_0_write11
//	h3_8_h3_8_update_0_write12
//	h3_8_h3_8_update_0_write13
//	h3_8_h3_8_update_0_write14
//	h3_8_h3_8_update_0_write15
inline void h3_8_h3_8_update_0_write_bundle_write(hw_uint<512>& h3_8_update_0_write, h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_8_h3_8_update_0_write0_res = h3_8_update_0_write.extract<0, 31>();
	h3_8_h3_8_update_0_write0_write(h3_8_h3_8_update_0_write0_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write1_res = h3_8_update_0_write.extract<32, 63>();
	h3_8_h3_8_update_0_write1_write(h3_8_h3_8_update_0_write1_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write2_res = h3_8_update_0_write.extract<64, 95>();
	h3_8_h3_8_update_0_write2_write(h3_8_h3_8_update_0_write2_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write3_res = h3_8_update_0_write.extract<96, 127>();
	h3_8_h3_8_update_0_write3_write(h3_8_h3_8_update_0_write3_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write4_res = h3_8_update_0_write.extract<128, 159>();
	h3_8_h3_8_update_0_write4_write(h3_8_h3_8_update_0_write4_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write5_res = h3_8_update_0_write.extract<160, 191>();
	h3_8_h3_8_update_0_write5_write(h3_8_h3_8_update_0_write5_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write6_res = h3_8_update_0_write.extract<192, 223>();
	h3_8_h3_8_update_0_write6_write(h3_8_h3_8_update_0_write6_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write7_res = h3_8_update_0_write.extract<224, 255>();
	h3_8_h3_8_update_0_write7_write(h3_8_h3_8_update_0_write7_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write8_res = h3_8_update_0_write.extract<256, 287>();
	h3_8_h3_8_update_0_write8_write(h3_8_h3_8_update_0_write8_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write9_res = h3_8_update_0_write.extract<288, 319>();
	h3_8_h3_8_update_0_write9_write(h3_8_h3_8_update_0_write9_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write10_res = h3_8_update_0_write.extract<320, 351>();
	h3_8_h3_8_update_0_write10_write(h3_8_h3_8_update_0_write10_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write11_res = h3_8_update_0_write.extract<352, 383>();
	h3_8_h3_8_update_0_write11_write(h3_8_h3_8_update_0_write11_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write12_res = h3_8_update_0_write.extract<384, 415>();
	h3_8_h3_8_update_0_write12_write(h3_8_h3_8_update_0_write12_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write13_res = h3_8_update_0_write.extract<416, 447>();
	h3_8_h3_8_update_0_write13_write(h3_8_h3_8_update_0_write13_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write14_res = h3_8_update_0_write.extract<448, 479>();
	h3_8_h3_8_update_0_write14_write(h3_8_h3_8_update_0_write14_res, h3_8, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write15_res = h3_8_update_0_write.extract<480, 511>();
	h3_8_h3_8_update_0_write15_write(h3_8_h3_8_update_0_write15_res, h3_8, d0, d1, d2, dynamic_address);
}

// h3_9_update_0_read
//	h3_9_rd0
//	h3_9_rd1
//	h3_9_rd2
//	h3_9_rd3
//	h3_9_rd4
//	h3_9_rd5
//	h3_9_rd6
//	h3_9_rd7
//	h3_9_rd8
//	h3_9_rd9
//	h3_9_rd10
//	h3_9_rd11
//	h3_9_rd12
//	h3_9_rd13
//	h3_9_rd14
//	h3_9_rd15
//	h3_9_rd16
//	h3_9_rd17
//	h3_9_rd18
//	h3_9_rd19
//	h3_9_rd20
//	h3_9_rd21
//	h3_9_rd22
//	h3_9_rd23
//	h3_9_rd24
//	h3_9_rd25
//	h3_9_rd26
//	h3_9_rd27
//	h3_9_rd28
//	h3_9_rd29
//	h3_9_rd30
//	h3_9_rd31
//	h3_9_rd32
//	h3_9_rd33
//	h3_9_rd34
//	h3_9_rd35
//	h3_9_rd36
//	h3_9_rd37
//	h3_9_rd38
//	h3_9_rd39
//	h3_9_rd40
//	h3_9_rd41
//	h3_9_rd42
//	h3_9_rd43
//	h3_9_rd44
//	h3_9_rd45
//	h3_9_rd46
//	h3_9_rd47
//	h3_9_rd48
//	h3_9_rd49
//	h3_9_rd50
//	h3_9_rd51
//	h3_9_rd52
//	h3_9_rd53
//	h3_9_rd54
//	h3_9_rd55
//	h3_9_rd56
//	h3_9_rd57
//	h3_9_rd58
//	h3_9_rd59
//	h3_9_rd60
//	h3_9_rd61
//	h3_9_rd62
//	h3_9_rd63
//	h3_9_rd64
//	h3_9_rd65
//	h3_9_rd66
//	h3_9_rd67
//	h3_9_rd68
//	h3_9_rd69
//	h3_9_rd70
//	h3_9_rd71
//	h3_9_rd72
//	h3_9_rd73
//	h3_9_rd74
//	h3_9_rd75
//	h3_9_rd76
//	h3_9_rd77
//	h3_9_rd78
//	h3_9_rd79
//	h3_9_rd80
//	h3_9_rd81
//	h3_9_rd82
//	h3_9_rd83
//	h3_9_rd84
//	h3_9_rd85
//	h3_9_rd86
//	h3_9_rd87
//	h3_9_rd88
//	h3_9_rd89
//	h3_9_rd90
//	h3_9_rd91
//	h3_9_rd92
//	h3_9_rd93
//	h3_9_rd94
//	h3_9_rd95
//	h3_9_rd96
//	h3_9_rd97
//	h3_9_rd98
//	h3_9_rd99
//	h3_9_rd100
//	h3_9_rd101
//	h3_9_rd102
//	h3_9_rd103
//	h3_9_rd104
//	h3_9_rd105
//	h3_9_rd106
//	h3_9_rd107
//	h3_9_rd108
//	h3_9_rd109
//	h3_9_rd110
//	h3_9_rd111
inline hw_uint<3584> h3_8_h3_9_update_0_read_bundle_read(h3_8_cache& h3_8, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_9_rd0
    // h3_9_rd1
    // h3_9_rd2
    // h3_9_rd3
    // h3_9_rd4
    // h3_9_rd5
    // h3_9_rd6
    // h3_9_rd7
    // h3_9_rd8
    // h3_9_rd9
    // h3_9_rd10
    // h3_9_rd11
    // h3_9_rd12
    // h3_9_rd13
    // h3_9_rd14
    // h3_9_rd15
    // h3_9_rd16
    // h3_9_rd17
    // h3_9_rd18
    // h3_9_rd19
    // h3_9_rd20
    // h3_9_rd21
    // h3_9_rd22
    // h3_9_rd23
    // h3_9_rd24
    // h3_9_rd25
    // h3_9_rd26
    // h3_9_rd27
    // h3_9_rd28
    // h3_9_rd29
    // h3_9_rd30
    // h3_9_rd31
    // h3_9_rd32
    // h3_9_rd33
    // h3_9_rd34
    // h3_9_rd35
    // h3_9_rd36
    // h3_9_rd37
    // h3_9_rd38
    // h3_9_rd39
    // h3_9_rd40
    // h3_9_rd41
    // h3_9_rd42
    // h3_9_rd43
    // h3_9_rd44
    // h3_9_rd45
    // h3_9_rd46
    // h3_9_rd47
    // h3_9_rd48
    // h3_9_rd49
    // h3_9_rd50
    // h3_9_rd51
    // h3_9_rd52
    // h3_9_rd53
    // h3_9_rd54
    // h3_9_rd55
    // h3_9_rd56
    // h3_9_rd57
    // h3_9_rd58
    // h3_9_rd59
    // h3_9_rd60
    // h3_9_rd61
    // h3_9_rd62
    // h3_9_rd63
    // h3_9_rd64
    // h3_9_rd65
    // h3_9_rd66
    // h3_9_rd67
    // h3_9_rd68
    // h3_9_rd69
    // h3_9_rd70
    // h3_9_rd71
    // h3_9_rd72
    // h3_9_rd73
    // h3_9_rd74
    // h3_9_rd75
    // h3_9_rd76
    // h3_9_rd77
    // h3_9_rd78
    // h3_9_rd79
    // h3_9_rd80
    // h3_9_rd81
    // h3_9_rd82
    // h3_9_rd83
    // h3_9_rd84
    // h3_9_rd85
    // h3_9_rd86
    // h3_9_rd87
    // h3_9_rd88
    // h3_9_rd89
    // h3_9_rd90
    // h3_9_rd91
    // h3_9_rd92
    // h3_9_rd93
    // h3_9_rd94
    // h3_9_rd95
    // h3_9_rd96
    // h3_9_rd97
    // h3_9_rd98
    // h3_9_rd99
    // h3_9_rd100
    // h3_9_rd101
    // h3_9_rd102
    // h3_9_rd103
    // h3_9_rd104
    // h3_9_rd105
    // h3_9_rd106
    // h3_9_rd107
    // h3_9_rd108
    // h3_9_rd109
    // h3_9_rd110
    // h3_9_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_9_rd0_res = h3_9_rd0_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_9_rd0_res);
	hw_uint<32>  h3_9_rd1_res = h3_9_rd1_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_9_rd1_res);
	hw_uint<32>  h3_9_rd2_res = h3_9_rd2_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_9_rd2_res);
	hw_uint<32>  h3_9_rd3_res = h3_9_rd3_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_9_rd3_res);
	hw_uint<32>  h3_9_rd4_res = h3_9_rd4_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_9_rd4_res);
	hw_uint<32>  h3_9_rd5_res = h3_9_rd5_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_9_rd5_res);
	hw_uint<32>  h3_9_rd6_res = h3_9_rd6_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_9_rd6_res);
	hw_uint<32>  h3_9_rd7_res = h3_9_rd7_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_9_rd7_res);
	hw_uint<32>  h3_9_rd8_res = h3_9_rd8_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_9_rd8_res);
	hw_uint<32>  h3_9_rd9_res = h3_9_rd9_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_9_rd9_res);
	hw_uint<32>  h3_9_rd10_res = h3_9_rd10_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_9_rd10_res);
	hw_uint<32>  h3_9_rd11_res = h3_9_rd11_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_9_rd11_res);
	hw_uint<32>  h3_9_rd12_res = h3_9_rd12_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_9_rd12_res);
	hw_uint<32>  h3_9_rd13_res = h3_9_rd13_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_9_rd13_res);
	hw_uint<32>  h3_9_rd14_res = h3_9_rd14_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_9_rd14_res);
	hw_uint<32>  h3_9_rd15_res = h3_9_rd15_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_9_rd15_res);
	hw_uint<32>  h3_9_rd16_res = h3_9_rd16_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_9_rd16_res);
	hw_uint<32>  h3_9_rd17_res = h3_9_rd17_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_9_rd17_res);
	hw_uint<32>  h3_9_rd18_res = h3_9_rd18_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_9_rd18_res);
	hw_uint<32>  h3_9_rd19_res = h3_9_rd19_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_9_rd19_res);
	hw_uint<32>  h3_9_rd20_res = h3_9_rd20_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_9_rd20_res);
	hw_uint<32>  h3_9_rd21_res = h3_9_rd21_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_9_rd21_res);
	hw_uint<32>  h3_9_rd22_res = h3_9_rd22_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_9_rd22_res);
	hw_uint<32>  h3_9_rd23_res = h3_9_rd23_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_9_rd23_res);
	hw_uint<32>  h3_9_rd24_res = h3_9_rd24_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_9_rd24_res);
	hw_uint<32>  h3_9_rd25_res = h3_9_rd25_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_9_rd25_res);
	hw_uint<32>  h3_9_rd26_res = h3_9_rd26_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_9_rd26_res);
	hw_uint<32>  h3_9_rd27_res = h3_9_rd27_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_9_rd27_res);
	hw_uint<32>  h3_9_rd28_res = h3_9_rd28_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_9_rd28_res);
	hw_uint<32>  h3_9_rd29_res = h3_9_rd29_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_9_rd29_res);
	hw_uint<32>  h3_9_rd30_res = h3_9_rd30_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_9_rd30_res);
	hw_uint<32>  h3_9_rd31_res = h3_9_rd31_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_9_rd31_res);
	hw_uint<32>  h3_9_rd32_res = h3_9_rd32_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_9_rd32_res);
	hw_uint<32>  h3_9_rd33_res = h3_9_rd33_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_9_rd33_res);
	hw_uint<32>  h3_9_rd34_res = h3_9_rd34_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_9_rd34_res);
	hw_uint<32>  h3_9_rd35_res = h3_9_rd35_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_9_rd35_res);
	hw_uint<32>  h3_9_rd36_res = h3_9_rd36_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_9_rd36_res);
	hw_uint<32>  h3_9_rd37_res = h3_9_rd37_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_9_rd37_res);
	hw_uint<32>  h3_9_rd38_res = h3_9_rd38_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_9_rd38_res);
	hw_uint<32>  h3_9_rd39_res = h3_9_rd39_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_9_rd39_res);
	hw_uint<32>  h3_9_rd40_res = h3_9_rd40_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_9_rd40_res);
	hw_uint<32>  h3_9_rd41_res = h3_9_rd41_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_9_rd41_res);
	hw_uint<32>  h3_9_rd42_res = h3_9_rd42_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_9_rd42_res);
	hw_uint<32>  h3_9_rd43_res = h3_9_rd43_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_9_rd43_res);
	hw_uint<32>  h3_9_rd44_res = h3_9_rd44_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_9_rd44_res);
	hw_uint<32>  h3_9_rd45_res = h3_9_rd45_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_9_rd45_res);
	hw_uint<32>  h3_9_rd46_res = h3_9_rd46_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_9_rd46_res);
	hw_uint<32>  h3_9_rd47_res = h3_9_rd47_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_9_rd47_res);
	hw_uint<32>  h3_9_rd48_res = h3_9_rd48_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_9_rd48_res);
	hw_uint<32>  h3_9_rd49_res = h3_9_rd49_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_9_rd49_res);
	hw_uint<32>  h3_9_rd50_res = h3_9_rd50_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_9_rd50_res);
	hw_uint<32>  h3_9_rd51_res = h3_9_rd51_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_9_rd51_res);
	hw_uint<32>  h3_9_rd52_res = h3_9_rd52_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_9_rd52_res);
	hw_uint<32>  h3_9_rd53_res = h3_9_rd53_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_9_rd53_res);
	hw_uint<32>  h3_9_rd54_res = h3_9_rd54_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_9_rd54_res);
	hw_uint<32>  h3_9_rd55_res = h3_9_rd55_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_9_rd55_res);
	hw_uint<32>  h3_9_rd56_res = h3_9_rd56_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_9_rd56_res);
	hw_uint<32>  h3_9_rd57_res = h3_9_rd57_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_9_rd57_res);
	hw_uint<32>  h3_9_rd58_res = h3_9_rd58_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_9_rd58_res);
	hw_uint<32>  h3_9_rd59_res = h3_9_rd59_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_9_rd59_res);
	hw_uint<32>  h3_9_rd60_res = h3_9_rd60_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_9_rd60_res);
	hw_uint<32>  h3_9_rd61_res = h3_9_rd61_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_9_rd61_res);
	hw_uint<32>  h3_9_rd62_res = h3_9_rd62_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_9_rd62_res);
	hw_uint<32>  h3_9_rd63_res = h3_9_rd63_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_9_rd63_res);
	hw_uint<32>  h3_9_rd64_res = h3_9_rd64_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_9_rd64_res);
	hw_uint<32>  h3_9_rd65_res = h3_9_rd65_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_9_rd65_res);
	hw_uint<32>  h3_9_rd66_res = h3_9_rd66_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_9_rd66_res);
	hw_uint<32>  h3_9_rd67_res = h3_9_rd67_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_9_rd67_res);
	hw_uint<32>  h3_9_rd68_res = h3_9_rd68_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_9_rd68_res);
	hw_uint<32>  h3_9_rd69_res = h3_9_rd69_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_9_rd69_res);
	hw_uint<32>  h3_9_rd70_res = h3_9_rd70_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_9_rd70_res);
	hw_uint<32>  h3_9_rd71_res = h3_9_rd71_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_9_rd71_res);
	hw_uint<32>  h3_9_rd72_res = h3_9_rd72_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_9_rd72_res);
	hw_uint<32>  h3_9_rd73_res = h3_9_rd73_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_9_rd73_res);
	hw_uint<32>  h3_9_rd74_res = h3_9_rd74_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_9_rd74_res);
	hw_uint<32>  h3_9_rd75_res = h3_9_rd75_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_9_rd75_res);
	hw_uint<32>  h3_9_rd76_res = h3_9_rd76_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_9_rd76_res);
	hw_uint<32>  h3_9_rd77_res = h3_9_rd77_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_9_rd77_res);
	hw_uint<32>  h3_9_rd78_res = h3_9_rd78_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_9_rd78_res);
	hw_uint<32>  h3_9_rd79_res = h3_9_rd79_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_9_rd79_res);
	hw_uint<32>  h3_9_rd80_res = h3_9_rd80_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_9_rd80_res);
	hw_uint<32>  h3_9_rd81_res = h3_9_rd81_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_9_rd81_res);
	hw_uint<32>  h3_9_rd82_res = h3_9_rd82_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_9_rd82_res);
	hw_uint<32>  h3_9_rd83_res = h3_9_rd83_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_9_rd83_res);
	hw_uint<32>  h3_9_rd84_res = h3_9_rd84_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_9_rd84_res);
	hw_uint<32>  h3_9_rd85_res = h3_9_rd85_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_9_rd85_res);
	hw_uint<32>  h3_9_rd86_res = h3_9_rd86_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_9_rd86_res);
	hw_uint<32>  h3_9_rd87_res = h3_9_rd87_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_9_rd87_res);
	hw_uint<32>  h3_9_rd88_res = h3_9_rd88_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_9_rd88_res);
	hw_uint<32>  h3_9_rd89_res = h3_9_rd89_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_9_rd89_res);
	hw_uint<32>  h3_9_rd90_res = h3_9_rd90_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_9_rd90_res);
	hw_uint<32>  h3_9_rd91_res = h3_9_rd91_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_9_rd91_res);
	hw_uint<32>  h3_9_rd92_res = h3_9_rd92_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_9_rd92_res);
	hw_uint<32>  h3_9_rd93_res = h3_9_rd93_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_9_rd93_res);
	hw_uint<32>  h3_9_rd94_res = h3_9_rd94_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_9_rd94_res);
	hw_uint<32>  h3_9_rd95_res = h3_9_rd95_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_9_rd95_res);
	hw_uint<32>  h3_9_rd96_res = h3_9_rd96_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_9_rd96_res);
	hw_uint<32>  h3_9_rd97_res = h3_9_rd97_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_9_rd97_res);
	hw_uint<32>  h3_9_rd98_res = h3_9_rd98_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_9_rd98_res);
	hw_uint<32>  h3_9_rd99_res = h3_9_rd99_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_9_rd99_res);
	hw_uint<32>  h3_9_rd100_res = h3_9_rd100_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_9_rd100_res);
	hw_uint<32>  h3_9_rd101_res = h3_9_rd101_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_9_rd101_res);
	hw_uint<32>  h3_9_rd102_res = h3_9_rd102_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_9_rd102_res);
	hw_uint<32>  h3_9_rd103_res = h3_9_rd103_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_9_rd103_res);
	hw_uint<32>  h3_9_rd104_res = h3_9_rd104_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_9_rd104_res);
	hw_uint<32>  h3_9_rd105_res = h3_9_rd105_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_9_rd105_res);
	hw_uint<32>  h3_9_rd106_res = h3_9_rd106_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_9_rd106_res);
	hw_uint<32>  h3_9_rd107_res = h3_9_rd107_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_9_rd107_res);
	hw_uint<32>  h3_9_rd108_res = h3_9_rd108_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_9_rd108_res);
	hw_uint<32>  h3_9_rd109_res = h3_9_rd109_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_9_rd109_res);
	hw_uint<32>  h3_9_rd110_res = h3_9_rd110_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_9_rd110_res);
	hw_uint<32>  h3_9_rd111_res = h3_9_rd111_select(h3_8, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_9_rd111_res);
	return result;
}

struct h3_9_h3_9_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[0, 512], [-1, 511], [0, 511]}
	// Capacity: 34988
	// # of read delays: 7
  // 0, 35, 17477, 17510, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 32> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 33> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 17441> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17509() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17510() {
		return f6;
	}

	inline hw_uint<32>  peek_17511() {
		return f8;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f10;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 32
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 32 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[1, 497], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[10, 506], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[11, 507], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[12, 508], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[13, 509], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[14, 510], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-1, 511], [0, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 7
  // 0, 35, 17477, 17511, 17512, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 32> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 17441> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17512() {
		return f8;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f10;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 32
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 32 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[2, 498], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[3, 499], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[4, 500], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[5, 501], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[6, 502], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[7, 503], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[8, 504], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_h3_9_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[9, 505], [-1, 512], [0, 511]}
	// Capacity: 34988
	// # of read delays: 6
  // 0, 35, 17477, 17511, 17545, 34987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 34> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 17441> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17441> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_35() {
		return f2;
	}

	inline hw_uint<32>  peek_17476() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_17477() {
		return f4;
	}

	inline hw_uint<32>  peek_17510() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_17511() {
		return f6;
	}

	inline hw_uint<32>  peek_17544() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_17545() {
		return f8;
	}

	inline hw_uint<32>  peek_34986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_34987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17441
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17441 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_9_cache {
  // # of banks: 16
  h3_9_h3_9_update_0_write0_merged_banks_7_cache h3_9_h3_9_update_0_write0_merged_banks_7;
  h3_9_h3_9_update_0_write1_merged_banks_7_cache h3_9_h3_9_update_0_write1_merged_banks_7;
  h3_9_h3_9_update_0_write10_merged_banks_7_cache h3_9_h3_9_update_0_write10_merged_banks_7;
  h3_9_h3_9_update_0_write11_merged_banks_7_cache h3_9_h3_9_update_0_write11_merged_banks_7;
  h3_9_h3_9_update_0_write12_merged_banks_7_cache h3_9_h3_9_update_0_write12_merged_banks_7;
  h3_9_h3_9_update_0_write13_merged_banks_7_cache h3_9_h3_9_update_0_write13_merged_banks_7;
  h3_9_h3_9_update_0_write14_merged_banks_7_cache h3_9_h3_9_update_0_write14_merged_banks_7;
  h3_9_h3_9_update_0_write15_merged_banks_7_cache h3_9_h3_9_update_0_write15_merged_banks_7;
  h3_9_h3_9_update_0_write2_merged_banks_7_cache h3_9_h3_9_update_0_write2_merged_banks_7;
  h3_9_h3_9_update_0_write3_merged_banks_7_cache h3_9_h3_9_update_0_write3_merged_banks_7;
  h3_9_h3_9_update_0_write4_merged_banks_7_cache h3_9_h3_9_update_0_write4_merged_banks_7;
  h3_9_h3_9_update_0_write5_merged_banks_7_cache h3_9_h3_9_update_0_write5_merged_banks_7;
  h3_9_h3_9_update_0_write6_merged_banks_7_cache h3_9_h3_9_update_0_write6_merged_banks_7;
  h3_9_h3_9_update_0_write7_merged_banks_7_cache h3_9_h3_9_update_0_write7_merged_banks_7;
  h3_9_h3_9_update_0_write8_merged_banks_7_cache h3_9_h3_9_update_0_write8_merged_banks_7;
  h3_9_h3_9_update_0_write9_merged_banks_7_cache h3_9_h3_9_update_0_write9_merged_banks_7;
};



inline void h3_9_h3_9_update_0_write0_write(hw_uint<32> & h3_9_h3_9_update_0_write0, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write0_merged_banks_7.push(h3_9_h3_9_update_0_write0);
}

inline void h3_9_h3_9_update_0_write1_write(hw_uint<32> & h3_9_h3_9_update_0_write1, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write1_merged_banks_7.push(h3_9_h3_9_update_0_write1);
}

inline void h3_9_h3_9_update_0_write10_write(hw_uint<32> & h3_9_h3_9_update_0_write10, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write10_merged_banks_7.push(h3_9_h3_9_update_0_write10);
}

inline void h3_9_h3_9_update_0_write11_write(hw_uint<32> & h3_9_h3_9_update_0_write11, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write11_merged_banks_7.push(h3_9_h3_9_update_0_write11);
}

inline void h3_9_h3_9_update_0_write12_write(hw_uint<32> & h3_9_h3_9_update_0_write12, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write12_merged_banks_7.push(h3_9_h3_9_update_0_write12);
}

inline void h3_9_h3_9_update_0_write13_write(hw_uint<32> & h3_9_h3_9_update_0_write13, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write13_merged_banks_7.push(h3_9_h3_9_update_0_write13);
}

inline void h3_9_h3_9_update_0_write14_write(hw_uint<32> & h3_9_h3_9_update_0_write14, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write14_merged_banks_7.push(h3_9_h3_9_update_0_write14);
}

inline void h3_9_h3_9_update_0_write15_write(hw_uint<32> & h3_9_h3_9_update_0_write15, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write15_merged_banks_7.push(h3_9_h3_9_update_0_write15);
}

inline void h3_9_h3_9_update_0_write2_write(hw_uint<32> & h3_9_h3_9_update_0_write2, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write2_merged_banks_7.push(h3_9_h3_9_update_0_write2);
}

inline void h3_9_h3_9_update_0_write3_write(hw_uint<32> & h3_9_h3_9_update_0_write3, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write3_merged_banks_7.push(h3_9_h3_9_update_0_write3);
}

inline void h3_9_h3_9_update_0_write4_write(hw_uint<32> & h3_9_h3_9_update_0_write4, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write4_merged_banks_7.push(h3_9_h3_9_update_0_write4);
}

inline void h3_9_h3_9_update_0_write5_write(hw_uint<32> & h3_9_h3_9_update_0_write5, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write5_merged_banks_7.push(h3_9_h3_9_update_0_write5);
}

inline void h3_9_h3_9_update_0_write6_write(hw_uint<32> & h3_9_h3_9_update_0_write6, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write6_merged_banks_7.push(h3_9_h3_9_update_0_write6);
}

inline void h3_9_h3_9_update_0_write7_write(hw_uint<32> & h3_9_h3_9_update_0_write7, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write7_merged_banks_7.push(h3_9_h3_9_update_0_write7);
}

inline void h3_9_h3_9_update_0_write8_write(hw_uint<32> & h3_9_h3_9_update_0_write8, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write8_merged_banks_7.push(h3_9_h3_9_update_0_write8);
}

inline void h3_9_h3_9_update_0_write9_write(hw_uint<32> & h3_9_h3_9_update_0_write9, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write9_merged_banks_7.push(h3_9_h3_9_update_0_write9);
}

inline hw_uint<32>  h3_10_rd0_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd0 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[-1 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write15 = h3_9.h3_9_h3_9_update_0_write15_merged_banks_7.peek_17512();
  return value_h3_9_h3_9_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_10_rd1_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd1 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write0 = h3_9.h3_9_h3_9_update_0_write0_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_10_rd10_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd10 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[1 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write1 = h3_9.h3_9_h3_9_update_0_write1_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_10_rd100_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd100 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[14 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write14 = h3_9.h3_9_h3_9_update_0_write14_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_10_rd101_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd101 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[14 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write14 = h3_9.h3_9_h3_9_update_0_write14_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_10_rd102_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd102 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[14 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write14 = h3_9.h3_9_h3_9_update_0_write14_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_10_rd103_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd103 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[14 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write14 = h3_9.h3_9_h3_9_update_0_write14_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_10_rd104_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd104 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[15 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write15 = h3_9.h3_9_h3_9_update_0_write15_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_10_rd105_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd105 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[14 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write14 = h3_9.h3_9_h3_9_update_0_write14_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_10_rd106_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd106 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[15 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write15 = h3_9.h3_9_h3_9_update_0_write15_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_10_rd107_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd107 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[15 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write15 = h3_9.h3_9_h3_9_update_0_write15_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_10_rd108_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd108 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[15 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write15 = h3_9.h3_9_h3_9_update_0_write15_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_10_rd109_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd109 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[15 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write15 = h3_9.h3_9_h3_9_update_0_write15_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_10_rd11_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd11 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[1 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write1 = h3_9.h3_9_h3_9_update_0_write1_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_10_rd110_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd110 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[15 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write15 = h3_9.h3_9_h3_9_update_0_write15_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_10_rd111_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd111 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[16 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write0 = h3_9.h3_9_h3_9_update_0_write0_merged_banks_7.peek_17510();
  return value_h3_9_h3_9_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_10_rd12_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd12 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[1 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write1 = h3_9.h3_9_h3_9_update_0_write1_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_10_rd13_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd13 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[2 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write2 = h3_9.h3_9_h3_9_update_0_write2_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_10_rd14_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd14 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[1 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write1 = h3_9.h3_9_h3_9_update_0_write1_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_10_rd15_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd15 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[2 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write2 = h3_9.h3_9_h3_9_update_0_write2_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_10_rd16_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd16 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[2 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write2 = h3_9.h3_9_h3_9_update_0_write2_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_10_rd17_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd17 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[2 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write2 = h3_9.h3_9_h3_9_update_0_write2_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_10_rd18_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd18 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[2 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write2 = h3_9.h3_9_h3_9_update_0_write2_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_10_rd19_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd19 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[2 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write2 = h3_9.h3_9_h3_9_update_0_write2_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_10_rd2_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd2 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write0 = h3_9.h3_9_h3_9_update_0_write0_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_10_rd20_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd20 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[3 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write3 = h3_9.h3_9_h3_9_update_0_write3_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_10_rd21_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd21 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[2 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write2 = h3_9.h3_9_h3_9_update_0_write2_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_10_rd22_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd22 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[3 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write3 = h3_9.h3_9_h3_9_update_0_write3_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_10_rd23_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd23 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[3 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write3 = h3_9.h3_9_h3_9_update_0_write3_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_10_rd24_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd24 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[3 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write3 = h3_9.h3_9_h3_9_update_0_write3_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_10_rd25_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd25 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[3 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write3 = h3_9.h3_9_h3_9_update_0_write3_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_10_rd26_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd26 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[3 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write3 = h3_9.h3_9_h3_9_update_0_write3_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_10_rd27_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd27 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[4 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write4 = h3_9.h3_9_h3_9_update_0_write4_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_10_rd28_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd28 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[3 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write3 = h3_9.h3_9_h3_9_update_0_write3_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_10_rd29_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd29 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[4 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write4 = h3_9.h3_9_h3_9_update_0_write4_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_10_rd3_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd3 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write0 = h3_9.h3_9_h3_9_update_0_write0_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_10_rd30_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd30 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[4 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write4 = h3_9.h3_9_h3_9_update_0_write4_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_10_rd31_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd31 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[4 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write4 = h3_9.h3_9_h3_9_update_0_write4_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_10_rd32_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd32 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[4 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write4 = h3_9.h3_9_h3_9_update_0_write4_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_10_rd33_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd33 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[4 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write4 = h3_9.h3_9_h3_9_update_0_write4_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_10_rd34_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd34 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[5 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write5 = h3_9.h3_9_h3_9_update_0_write5_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_10_rd35_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd35 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[4 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write4 = h3_9.h3_9_h3_9_update_0_write4_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_10_rd36_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd36 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[5 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write5 = h3_9.h3_9_h3_9_update_0_write5_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_10_rd37_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd37 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[5 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write5 = h3_9.h3_9_h3_9_update_0_write5_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_10_rd38_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd38 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[5 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write5 = h3_9.h3_9_h3_9_update_0_write5_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_10_rd39_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd39 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[5 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write5 = h3_9.h3_9_h3_9_update_0_write5_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_10_rd4_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd4 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write0 = h3_9.h3_9_h3_9_update_0_write0_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_10_rd40_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd40 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[5 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write5 = h3_9.h3_9_h3_9_update_0_write5_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_10_rd41_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd41 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[6 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write6 = h3_9.h3_9_h3_9_update_0_write6_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_10_rd42_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd42 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[5 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write5 = h3_9.h3_9_h3_9_update_0_write5_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_10_rd43_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd43 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[6 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write6 = h3_9.h3_9_h3_9_update_0_write6_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_10_rd44_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd44 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[6 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write6 = h3_9.h3_9_h3_9_update_0_write6_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_10_rd45_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd45 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[6 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write6 = h3_9.h3_9_h3_9_update_0_write6_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_10_rd46_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd46 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[6 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write6 = h3_9.h3_9_h3_9_update_0_write6_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_10_rd47_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd47 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[6 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write6 = h3_9.h3_9_h3_9_update_0_write6_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_10_rd48_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd48 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[7 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write7 = h3_9.h3_9_h3_9_update_0_write7_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_10_rd49_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd49 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[6 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write6 = h3_9.h3_9_h3_9_update_0_write6_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_10_rd5_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd5 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write0 = h3_9.h3_9_h3_9_update_0_write0_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_10_rd50_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd50 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[7 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write7 = h3_9.h3_9_h3_9_update_0_write7_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_10_rd51_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd51 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[7 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write7 = h3_9.h3_9_h3_9_update_0_write7_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_10_rd52_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd52 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[7 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write7 = h3_9.h3_9_h3_9_update_0_write7_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_10_rd53_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd53 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[7 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write7 = h3_9.h3_9_h3_9_update_0_write7_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_10_rd54_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd54 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[7 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write7 = h3_9.h3_9_h3_9_update_0_write7_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_10_rd55_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd55 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[8 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write8 = h3_9.h3_9_h3_9_update_0_write8_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_10_rd56_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd56 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[7 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write7 = h3_9.h3_9_h3_9_update_0_write7_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_10_rd57_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd57 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[8 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write8 = h3_9.h3_9_h3_9_update_0_write8_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_10_rd58_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd58 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[8 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write8 = h3_9.h3_9_h3_9_update_0_write8_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_10_rd59_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd59 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[8 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write8 = h3_9.h3_9_h3_9_update_0_write8_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_10_rd6_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd6 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[1 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write1 = h3_9.h3_9_h3_9_update_0_write1_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_10_rd60_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd60 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[8 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write8 = h3_9.h3_9_h3_9_update_0_write8_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_10_rd61_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd61 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[8 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write8 = h3_9.h3_9_h3_9_update_0_write8_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_10_rd62_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd62 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[9 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write9 = h3_9.h3_9_h3_9_update_0_write9_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_10_rd63_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd63 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[8 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write8 = h3_9.h3_9_h3_9_update_0_write8_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_10_rd64_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd64 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[9 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write9 = h3_9.h3_9_h3_9_update_0_write9_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_10_rd65_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd65 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[9 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write9 = h3_9.h3_9_h3_9_update_0_write9_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_10_rd66_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd66 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[9 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write9 = h3_9.h3_9_h3_9_update_0_write9_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_10_rd67_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd67 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[9 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write9 = h3_9.h3_9_h3_9_update_0_write9_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_10_rd68_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd68 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[9 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write9 = h3_9.h3_9_h3_9_update_0_write9_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_10_rd69_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd69 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[10 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write10 = h3_9.h3_9_h3_9_update_0_write10_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_10_rd7_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd7 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write0 = h3_9.h3_9_h3_9_update_0_write0_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_10_rd70_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd70 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[9 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write9 = h3_9.h3_9_h3_9_update_0_write9_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_10_rd71_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd71 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[10 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write10 = h3_9.h3_9_h3_9_update_0_write10_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_10_rd72_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd72 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[10 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write10 = h3_9.h3_9_h3_9_update_0_write10_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_10_rd73_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd73 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[10 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write10 = h3_9.h3_9_h3_9_update_0_write10_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_10_rd74_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd74 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[10 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write10 = h3_9.h3_9_h3_9_update_0_write10_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_10_rd75_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd75 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[10 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write10 = h3_9.h3_9_h3_9_update_0_write10_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_10_rd76_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd76 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[11 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write11 = h3_9.h3_9_h3_9_update_0_write11_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_10_rd77_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd77 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[10 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write10 = h3_9.h3_9_h3_9_update_0_write10_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_10_rd78_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd78 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[11 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write11 = h3_9.h3_9_h3_9_update_0_write11_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_10_rd79_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd79 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[11 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write11 = h3_9.h3_9_h3_9_update_0_write11_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_10_rd8_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd8 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[1 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write1 = h3_9.h3_9_h3_9_update_0_write1_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_10_rd80_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd80 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[11 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write11 = h3_9.h3_9_h3_9_update_0_write11_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_10_rd81_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd81 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[11 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write11 = h3_9.h3_9_h3_9_update_0_write11_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_10_rd82_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd82 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[11 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write11 = h3_9.h3_9_h3_9_update_0_write11_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_10_rd83_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd83 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[12 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write12 = h3_9.h3_9_h3_9_update_0_write12_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_10_rd84_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd84 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[11 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write11 = h3_9.h3_9_h3_9_update_0_write11_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_10_rd85_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd85 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[12 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write12 = h3_9.h3_9_h3_9_update_0_write12_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_10_rd86_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd86 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[12 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write12 = h3_9.h3_9_h3_9_update_0_write12_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_10_rd87_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd87 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[12 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write12 = h3_9.h3_9_h3_9_update_0_write12_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_10_rd88_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd88 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[12 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write12 = h3_9.h3_9_h3_9_update_0_write12_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_10_rd89_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd89 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[12 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write12 = h3_9.h3_9_h3_9_update_0_write12_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_10_rd9_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd9 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[1 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write1 = h3_9.h3_9_h3_9_update_0_write1_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_10_rd90_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd90 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[13 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write13 = h3_9.h3_9_h3_9_update_0_write13_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_10_rd91_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd91 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[12 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write12 = h3_9.h3_9_h3_9_update_0_write12_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_10_rd92_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd92 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[13 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write13 = h3_9.h3_9_h3_9_update_0_write13_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_10_rd93_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd93 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[13 + 16d0, d1, -1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write13 = h3_9.h3_9_h3_9_update_0_write13_merged_banks_7.peek_34987();
  return value_h3_9_h3_9_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_10_rd94_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd94 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[13 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write13 = h3_9.h3_9_h3_9_update_0_write13_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_10_rd95_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd95 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[13 + 16d0, d1, 1 + d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write13 = h3_9.h3_9_h3_9_update_0_write13_merged_banks_7.peek_35();
  return value_h3_9_h3_9_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_10_rd96_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd96 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[13 + 16d0, 1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write13 = h3_9.h3_9_h3_9_update_0_write13_merged_banks_7.peek_17477();
  return value_h3_9_h3_9_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_10_rd97_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd97 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[14 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write14 = h3_9.h3_9_h3_9_update_0_write14_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_10_rd98_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd98 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[13 + 16d0, d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write13 = h3_9.h3_9_h3_9_update_0_write13_merged_banks_7.peek_17511();
  return value_h3_9_h3_9_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_10_rd99_select(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_10_rd99 read pattern: { h3_10_update_0[d0, d1, d2] -> h3_9[14 + 16d0, -1 + d1, d2] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Read schedule : { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
  auto value_h3_9_h3_9_update_0_write14 = h3_9.h3_9_h3_9_update_0_write14_merged_banks_7.peek_17545();
  return value_h3_9_h3_9_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_10_update_0_read
//	h3_10_rd0
//	h3_10_rd1
//	h3_10_rd2
//	h3_10_rd3
//	h3_10_rd4
//	h3_10_rd5
//	h3_10_rd6
//	h3_10_rd7
//	h3_10_rd8
//	h3_10_rd9
//	h3_10_rd10
//	h3_10_rd11
//	h3_10_rd12
//	h3_10_rd13
//	h3_10_rd14
//	h3_10_rd15
//	h3_10_rd16
//	h3_10_rd17
//	h3_10_rd18
//	h3_10_rd19
//	h3_10_rd20
//	h3_10_rd21
//	h3_10_rd22
//	h3_10_rd23
//	h3_10_rd24
//	h3_10_rd25
//	h3_10_rd26
//	h3_10_rd27
//	h3_10_rd28
//	h3_10_rd29
//	h3_10_rd30
//	h3_10_rd31
//	h3_10_rd32
//	h3_10_rd33
//	h3_10_rd34
//	h3_10_rd35
//	h3_10_rd36
//	h3_10_rd37
//	h3_10_rd38
//	h3_10_rd39
//	h3_10_rd40
//	h3_10_rd41
//	h3_10_rd42
//	h3_10_rd43
//	h3_10_rd44
//	h3_10_rd45
//	h3_10_rd46
//	h3_10_rd47
//	h3_10_rd48
//	h3_10_rd49
//	h3_10_rd50
//	h3_10_rd51
//	h3_10_rd52
//	h3_10_rd53
//	h3_10_rd54
//	h3_10_rd55
//	h3_10_rd56
//	h3_10_rd57
//	h3_10_rd58
//	h3_10_rd59
//	h3_10_rd60
//	h3_10_rd61
//	h3_10_rd62
//	h3_10_rd63
//	h3_10_rd64
//	h3_10_rd65
//	h3_10_rd66
//	h3_10_rd67
//	h3_10_rd68
//	h3_10_rd69
//	h3_10_rd70
//	h3_10_rd71
//	h3_10_rd72
//	h3_10_rd73
//	h3_10_rd74
//	h3_10_rd75
//	h3_10_rd76
//	h3_10_rd77
//	h3_10_rd78
//	h3_10_rd79
//	h3_10_rd80
//	h3_10_rd81
//	h3_10_rd82
//	h3_10_rd83
//	h3_10_rd84
//	h3_10_rd85
//	h3_10_rd86
//	h3_10_rd87
//	h3_10_rd88
//	h3_10_rd89
//	h3_10_rd90
//	h3_10_rd91
//	h3_10_rd92
//	h3_10_rd93
//	h3_10_rd94
//	h3_10_rd95
//	h3_10_rd96
//	h3_10_rd97
//	h3_10_rd98
//	h3_10_rd99
//	h3_10_rd100
//	h3_10_rd101
//	h3_10_rd102
//	h3_10_rd103
//	h3_10_rd104
//	h3_10_rd105
//	h3_10_rd106
//	h3_10_rd107
//	h3_10_rd108
//	h3_10_rd109
//	h3_10_rd110
//	h3_10_rd111
inline hw_uint<3584> h3_9_h3_10_update_0_read_bundle_read(h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_10_rd0
    // h3_10_rd1
    // h3_10_rd2
    // h3_10_rd3
    // h3_10_rd4
    // h3_10_rd5
    // h3_10_rd6
    // h3_10_rd7
    // h3_10_rd8
    // h3_10_rd9
    // h3_10_rd10
    // h3_10_rd11
    // h3_10_rd12
    // h3_10_rd13
    // h3_10_rd14
    // h3_10_rd15
    // h3_10_rd16
    // h3_10_rd17
    // h3_10_rd18
    // h3_10_rd19
    // h3_10_rd20
    // h3_10_rd21
    // h3_10_rd22
    // h3_10_rd23
    // h3_10_rd24
    // h3_10_rd25
    // h3_10_rd26
    // h3_10_rd27
    // h3_10_rd28
    // h3_10_rd29
    // h3_10_rd30
    // h3_10_rd31
    // h3_10_rd32
    // h3_10_rd33
    // h3_10_rd34
    // h3_10_rd35
    // h3_10_rd36
    // h3_10_rd37
    // h3_10_rd38
    // h3_10_rd39
    // h3_10_rd40
    // h3_10_rd41
    // h3_10_rd42
    // h3_10_rd43
    // h3_10_rd44
    // h3_10_rd45
    // h3_10_rd46
    // h3_10_rd47
    // h3_10_rd48
    // h3_10_rd49
    // h3_10_rd50
    // h3_10_rd51
    // h3_10_rd52
    // h3_10_rd53
    // h3_10_rd54
    // h3_10_rd55
    // h3_10_rd56
    // h3_10_rd57
    // h3_10_rd58
    // h3_10_rd59
    // h3_10_rd60
    // h3_10_rd61
    // h3_10_rd62
    // h3_10_rd63
    // h3_10_rd64
    // h3_10_rd65
    // h3_10_rd66
    // h3_10_rd67
    // h3_10_rd68
    // h3_10_rd69
    // h3_10_rd70
    // h3_10_rd71
    // h3_10_rd72
    // h3_10_rd73
    // h3_10_rd74
    // h3_10_rd75
    // h3_10_rd76
    // h3_10_rd77
    // h3_10_rd78
    // h3_10_rd79
    // h3_10_rd80
    // h3_10_rd81
    // h3_10_rd82
    // h3_10_rd83
    // h3_10_rd84
    // h3_10_rd85
    // h3_10_rd86
    // h3_10_rd87
    // h3_10_rd88
    // h3_10_rd89
    // h3_10_rd90
    // h3_10_rd91
    // h3_10_rd92
    // h3_10_rd93
    // h3_10_rd94
    // h3_10_rd95
    // h3_10_rd96
    // h3_10_rd97
    // h3_10_rd98
    // h3_10_rd99
    // h3_10_rd100
    // h3_10_rd101
    // h3_10_rd102
    // h3_10_rd103
    // h3_10_rd104
    // h3_10_rd105
    // h3_10_rd106
    // h3_10_rd107
    // h3_10_rd108
    // h3_10_rd109
    // h3_10_rd110
    // h3_10_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_10_rd0_res = h3_10_rd0_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_10_rd0_res);
	hw_uint<32>  h3_10_rd1_res = h3_10_rd1_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_10_rd1_res);
	hw_uint<32>  h3_10_rd2_res = h3_10_rd2_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_10_rd2_res);
	hw_uint<32>  h3_10_rd3_res = h3_10_rd3_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_10_rd3_res);
	hw_uint<32>  h3_10_rd4_res = h3_10_rd4_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_10_rd4_res);
	hw_uint<32>  h3_10_rd5_res = h3_10_rd5_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_10_rd5_res);
	hw_uint<32>  h3_10_rd6_res = h3_10_rd6_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_10_rd6_res);
	hw_uint<32>  h3_10_rd7_res = h3_10_rd7_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_10_rd7_res);
	hw_uint<32>  h3_10_rd8_res = h3_10_rd8_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_10_rd8_res);
	hw_uint<32>  h3_10_rd9_res = h3_10_rd9_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_10_rd9_res);
	hw_uint<32>  h3_10_rd10_res = h3_10_rd10_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_10_rd10_res);
	hw_uint<32>  h3_10_rd11_res = h3_10_rd11_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_10_rd11_res);
	hw_uint<32>  h3_10_rd12_res = h3_10_rd12_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_10_rd12_res);
	hw_uint<32>  h3_10_rd13_res = h3_10_rd13_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_10_rd13_res);
	hw_uint<32>  h3_10_rd14_res = h3_10_rd14_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_10_rd14_res);
	hw_uint<32>  h3_10_rd15_res = h3_10_rd15_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_10_rd15_res);
	hw_uint<32>  h3_10_rd16_res = h3_10_rd16_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_10_rd16_res);
	hw_uint<32>  h3_10_rd17_res = h3_10_rd17_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_10_rd17_res);
	hw_uint<32>  h3_10_rd18_res = h3_10_rd18_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_10_rd18_res);
	hw_uint<32>  h3_10_rd19_res = h3_10_rd19_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_10_rd19_res);
	hw_uint<32>  h3_10_rd20_res = h3_10_rd20_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_10_rd20_res);
	hw_uint<32>  h3_10_rd21_res = h3_10_rd21_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_10_rd21_res);
	hw_uint<32>  h3_10_rd22_res = h3_10_rd22_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_10_rd22_res);
	hw_uint<32>  h3_10_rd23_res = h3_10_rd23_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_10_rd23_res);
	hw_uint<32>  h3_10_rd24_res = h3_10_rd24_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_10_rd24_res);
	hw_uint<32>  h3_10_rd25_res = h3_10_rd25_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_10_rd25_res);
	hw_uint<32>  h3_10_rd26_res = h3_10_rd26_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_10_rd26_res);
	hw_uint<32>  h3_10_rd27_res = h3_10_rd27_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_10_rd27_res);
	hw_uint<32>  h3_10_rd28_res = h3_10_rd28_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_10_rd28_res);
	hw_uint<32>  h3_10_rd29_res = h3_10_rd29_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_10_rd29_res);
	hw_uint<32>  h3_10_rd30_res = h3_10_rd30_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_10_rd30_res);
	hw_uint<32>  h3_10_rd31_res = h3_10_rd31_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_10_rd31_res);
	hw_uint<32>  h3_10_rd32_res = h3_10_rd32_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_10_rd32_res);
	hw_uint<32>  h3_10_rd33_res = h3_10_rd33_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_10_rd33_res);
	hw_uint<32>  h3_10_rd34_res = h3_10_rd34_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_10_rd34_res);
	hw_uint<32>  h3_10_rd35_res = h3_10_rd35_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_10_rd35_res);
	hw_uint<32>  h3_10_rd36_res = h3_10_rd36_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_10_rd36_res);
	hw_uint<32>  h3_10_rd37_res = h3_10_rd37_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_10_rd37_res);
	hw_uint<32>  h3_10_rd38_res = h3_10_rd38_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_10_rd38_res);
	hw_uint<32>  h3_10_rd39_res = h3_10_rd39_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_10_rd39_res);
	hw_uint<32>  h3_10_rd40_res = h3_10_rd40_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_10_rd40_res);
	hw_uint<32>  h3_10_rd41_res = h3_10_rd41_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_10_rd41_res);
	hw_uint<32>  h3_10_rd42_res = h3_10_rd42_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_10_rd42_res);
	hw_uint<32>  h3_10_rd43_res = h3_10_rd43_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_10_rd43_res);
	hw_uint<32>  h3_10_rd44_res = h3_10_rd44_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_10_rd44_res);
	hw_uint<32>  h3_10_rd45_res = h3_10_rd45_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_10_rd45_res);
	hw_uint<32>  h3_10_rd46_res = h3_10_rd46_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_10_rd46_res);
	hw_uint<32>  h3_10_rd47_res = h3_10_rd47_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_10_rd47_res);
	hw_uint<32>  h3_10_rd48_res = h3_10_rd48_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_10_rd48_res);
	hw_uint<32>  h3_10_rd49_res = h3_10_rd49_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_10_rd49_res);
	hw_uint<32>  h3_10_rd50_res = h3_10_rd50_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_10_rd50_res);
	hw_uint<32>  h3_10_rd51_res = h3_10_rd51_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_10_rd51_res);
	hw_uint<32>  h3_10_rd52_res = h3_10_rd52_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_10_rd52_res);
	hw_uint<32>  h3_10_rd53_res = h3_10_rd53_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_10_rd53_res);
	hw_uint<32>  h3_10_rd54_res = h3_10_rd54_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_10_rd54_res);
	hw_uint<32>  h3_10_rd55_res = h3_10_rd55_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_10_rd55_res);
	hw_uint<32>  h3_10_rd56_res = h3_10_rd56_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_10_rd56_res);
	hw_uint<32>  h3_10_rd57_res = h3_10_rd57_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_10_rd57_res);
	hw_uint<32>  h3_10_rd58_res = h3_10_rd58_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_10_rd58_res);
	hw_uint<32>  h3_10_rd59_res = h3_10_rd59_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_10_rd59_res);
	hw_uint<32>  h3_10_rd60_res = h3_10_rd60_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_10_rd60_res);
	hw_uint<32>  h3_10_rd61_res = h3_10_rd61_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_10_rd61_res);
	hw_uint<32>  h3_10_rd62_res = h3_10_rd62_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_10_rd62_res);
	hw_uint<32>  h3_10_rd63_res = h3_10_rd63_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_10_rd63_res);
	hw_uint<32>  h3_10_rd64_res = h3_10_rd64_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_10_rd64_res);
	hw_uint<32>  h3_10_rd65_res = h3_10_rd65_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_10_rd65_res);
	hw_uint<32>  h3_10_rd66_res = h3_10_rd66_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_10_rd66_res);
	hw_uint<32>  h3_10_rd67_res = h3_10_rd67_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_10_rd67_res);
	hw_uint<32>  h3_10_rd68_res = h3_10_rd68_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_10_rd68_res);
	hw_uint<32>  h3_10_rd69_res = h3_10_rd69_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_10_rd69_res);
	hw_uint<32>  h3_10_rd70_res = h3_10_rd70_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_10_rd70_res);
	hw_uint<32>  h3_10_rd71_res = h3_10_rd71_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_10_rd71_res);
	hw_uint<32>  h3_10_rd72_res = h3_10_rd72_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_10_rd72_res);
	hw_uint<32>  h3_10_rd73_res = h3_10_rd73_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_10_rd73_res);
	hw_uint<32>  h3_10_rd74_res = h3_10_rd74_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_10_rd74_res);
	hw_uint<32>  h3_10_rd75_res = h3_10_rd75_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_10_rd75_res);
	hw_uint<32>  h3_10_rd76_res = h3_10_rd76_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_10_rd76_res);
	hw_uint<32>  h3_10_rd77_res = h3_10_rd77_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_10_rd77_res);
	hw_uint<32>  h3_10_rd78_res = h3_10_rd78_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_10_rd78_res);
	hw_uint<32>  h3_10_rd79_res = h3_10_rd79_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_10_rd79_res);
	hw_uint<32>  h3_10_rd80_res = h3_10_rd80_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_10_rd80_res);
	hw_uint<32>  h3_10_rd81_res = h3_10_rd81_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_10_rd81_res);
	hw_uint<32>  h3_10_rd82_res = h3_10_rd82_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_10_rd82_res);
	hw_uint<32>  h3_10_rd83_res = h3_10_rd83_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_10_rd83_res);
	hw_uint<32>  h3_10_rd84_res = h3_10_rd84_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_10_rd84_res);
	hw_uint<32>  h3_10_rd85_res = h3_10_rd85_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_10_rd85_res);
	hw_uint<32>  h3_10_rd86_res = h3_10_rd86_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_10_rd86_res);
	hw_uint<32>  h3_10_rd87_res = h3_10_rd87_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_10_rd87_res);
	hw_uint<32>  h3_10_rd88_res = h3_10_rd88_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_10_rd88_res);
	hw_uint<32>  h3_10_rd89_res = h3_10_rd89_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_10_rd89_res);
	hw_uint<32>  h3_10_rd90_res = h3_10_rd90_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_10_rd90_res);
	hw_uint<32>  h3_10_rd91_res = h3_10_rd91_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_10_rd91_res);
	hw_uint<32>  h3_10_rd92_res = h3_10_rd92_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_10_rd92_res);
	hw_uint<32>  h3_10_rd93_res = h3_10_rd93_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_10_rd93_res);
	hw_uint<32>  h3_10_rd94_res = h3_10_rd94_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_10_rd94_res);
	hw_uint<32>  h3_10_rd95_res = h3_10_rd95_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_10_rd95_res);
	hw_uint<32>  h3_10_rd96_res = h3_10_rd96_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_10_rd96_res);
	hw_uint<32>  h3_10_rd97_res = h3_10_rd97_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_10_rd97_res);
	hw_uint<32>  h3_10_rd98_res = h3_10_rd98_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_10_rd98_res);
	hw_uint<32>  h3_10_rd99_res = h3_10_rd99_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_10_rd99_res);
	hw_uint<32>  h3_10_rd100_res = h3_10_rd100_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_10_rd100_res);
	hw_uint<32>  h3_10_rd101_res = h3_10_rd101_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_10_rd101_res);
	hw_uint<32>  h3_10_rd102_res = h3_10_rd102_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_10_rd102_res);
	hw_uint<32>  h3_10_rd103_res = h3_10_rd103_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_10_rd103_res);
	hw_uint<32>  h3_10_rd104_res = h3_10_rd104_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_10_rd104_res);
	hw_uint<32>  h3_10_rd105_res = h3_10_rd105_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_10_rd105_res);
	hw_uint<32>  h3_10_rd106_res = h3_10_rd106_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_10_rd106_res);
	hw_uint<32>  h3_10_rd107_res = h3_10_rd107_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_10_rd107_res);
	hw_uint<32>  h3_10_rd108_res = h3_10_rd108_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_10_rd108_res);
	hw_uint<32>  h3_10_rd109_res = h3_10_rd109_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_10_rd109_res);
	hw_uint<32>  h3_10_rd110_res = h3_10_rd110_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_10_rd110_res);
	hw_uint<32>  h3_10_rd111_res = h3_10_rd111_select(h3_9, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_10_rd111_res);
	return result;
}

// h3_9_update_0_write
//	h3_9_h3_9_update_0_write0
//	h3_9_h3_9_update_0_write1
//	h3_9_h3_9_update_0_write2
//	h3_9_h3_9_update_0_write3
//	h3_9_h3_9_update_0_write4
//	h3_9_h3_9_update_0_write5
//	h3_9_h3_9_update_0_write6
//	h3_9_h3_9_update_0_write7
//	h3_9_h3_9_update_0_write8
//	h3_9_h3_9_update_0_write9
//	h3_9_h3_9_update_0_write10
//	h3_9_h3_9_update_0_write11
//	h3_9_h3_9_update_0_write12
//	h3_9_h3_9_update_0_write13
//	h3_9_h3_9_update_0_write14
//	h3_9_h3_9_update_0_write15
inline void h3_9_h3_9_update_0_write_bundle_write(hw_uint<512>& h3_9_update_0_write, h3_9_cache& h3_9, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_9_h3_9_update_0_write0_res = h3_9_update_0_write.extract<0, 31>();
	h3_9_h3_9_update_0_write0_write(h3_9_h3_9_update_0_write0_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write1_res = h3_9_update_0_write.extract<32, 63>();
	h3_9_h3_9_update_0_write1_write(h3_9_h3_9_update_0_write1_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write2_res = h3_9_update_0_write.extract<64, 95>();
	h3_9_h3_9_update_0_write2_write(h3_9_h3_9_update_0_write2_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write3_res = h3_9_update_0_write.extract<96, 127>();
	h3_9_h3_9_update_0_write3_write(h3_9_h3_9_update_0_write3_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write4_res = h3_9_update_0_write.extract<128, 159>();
	h3_9_h3_9_update_0_write4_write(h3_9_h3_9_update_0_write4_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write5_res = h3_9_update_0_write.extract<160, 191>();
	h3_9_h3_9_update_0_write5_write(h3_9_h3_9_update_0_write5_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write6_res = h3_9_update_0_write.extract<192, 223>();
	h3_9_h3_9_update_0_write6_write(h3_9_h3_9_update_0_write6_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write7_res = h3_9_update_0_write.extract<224, 255>();
	h3_9_h3_9_update_0_write7_write(h3_9_h3_9_update_0_write7_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write8_res = h3_9_update_0_write.extract<256, 287>();
	h3_9_h3_9_update_0_write8_write(h3_9_h3_9_update_0_write8_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write9_res = h3_9_update_0_write.extract<288, 319>();
	h3_9_h3_9_update_0_write9_write(h3_9_h3_9_update_0_write9_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write10_res = h3_9_update_0_write.extract<320, 351>();
	h3_9_h3_9_update_0_write10_write(h3_9_h3_9_update_0_write10_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write11_res = h3_9_update_0_write.extract<352, 383>();
	h3_9_h3_9_update_0_write11_write(h3_9_h3_9_update_0_write11_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write12_res = h3_9_update_0_write.extract<384, 415>();
	h3_9_h3_9_update_0_write12_write(h3_9_h3_9_update_0_write12_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write13_res = h3_9_update_0_write.extract<416, 447>();
	h3_9_h3_9_update_0_write13_write(h3_9_h3_9_update_0_write13_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write14_res = h3_9_update_0_write.extract<448, 479>();
	h3_9_h3_9_update_0_write14_write(h3_9_h3_9_update_0_write14_res, h3_9, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write15_res = h3_9_update_0_write.extract<480, 511>();
	h3_9_h3_9_update_0_write15_write(h3_9_h3_9_update_0_write15_res, h3_9, d0, d1, d2, dynamic_address);
}

struct in_cc_in_cc_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-160, 672], [-11, 521], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 7
  // 0, 55, 28837, 28890, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 52> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 53> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 28781> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28889() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28890() {
		return f6;
	}

	inline hw_uint<32>  peek_28891() {
		return f8;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f10;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-159, 657], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-150, 666], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-149, 667], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-148, 668], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-147, 669], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-146, 670], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-161, 671], [-10, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 7
  // 0, 55, 28837, 28891, 28892, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 52> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 28781> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28892() {
		return f8;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f10;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 52
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 52 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-158, 658], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-157, 659], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-156, 660], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-155, 661], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-154, 662], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-153, 663], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-152, 664], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-151, 665], [-11, 522], [-10, 521]}
	// Capacity: 57728
	// # of read delays: 6
  // 0, 55, 28837, 28891, 28945, 57727
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 54> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 28781> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 53> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 53> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 28781> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_54() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_55() {
		return f2;
	}

	inline hw_uint<32>  peek_28836() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_28837() {
		return f4;
	}

	inline hw_uint<32>  peek_28890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_28891() {
		return f6;
	}

	inline hw_uint<32>  peek_28944() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_28945() {
		return f8;
	}

	inline hw_uint<32>  peek_57726() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_57727() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 53
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 53 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 28781
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 28781 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 54
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 54 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_cache {
  // # of banks: 16
  in_cc_in_cc_update_0_write0_merged_banks_7_cache in_cc_in_cc_update_0_write0_merged_banks_7;
  in_cc_in_cc_update_0_write1_merged_banks_7_cache in_cc_in_cc_update_0_write1_merged_banks_7;
  in_cc_in_cc_update_0_write10_merged_banks_7_cache in_cc_in_cc_update_0_write10_merged_banks_7;
  in_cc_in_cc_update_0_write11_merged_banks_7_cache in_cc_in_cc_update_0_write11_merged_banks_7;
  in_cc_in_cc_update_0_write12_merged_banks_7_cache in_cc_in_cc_update_0_write12_merged_banks_7;
  in_cc_in_cc_update_0_write13_merged_banks_7_cache in_cc_in_cc_update_0_write13_merged_banks_7;
  in_cc_in_cc_update_0_write14_merged_banks_7_cache in_cc_in_cc_update_0_write14_merged_banks_7;
  in_cc_in_cc_update_0_write15_merged_banks_7_cache in_cc_in_cc_update_0_write15_merged_banks_7;
  in_cc_in_cc_update_0_write2_merged_banks_7_cache in_cc_in_cc_update_0_write2_merged_banks_7;
  in_cc_in_cc_update_0_write3_merged_banks_7_cache in_cc_in_cc_update_0_write3_merged_banks_7;
  in_cc_in_cc_update_0_write4_merged_banks_7_cache in_cc_in_cc_update_0_write4_merged_banks_7;
  in_cc_in_cc_update_0_write5_merged_banks_7_cache in_cc_in_cc_update_0_write5_merged_banks_7;
  in_cc_in_cc_update_0_write6_merged_banks_7_cache in_cc_in_cc_update_0_write6_merged_banks_7;
  in_cc_in_cc_update_0_write7_merged_banks_7_cache in_cc_in_cc_update_0_write7_merged_banks_7;
  in_cc_in_cc_update_0_write8_merged_banks_7_cache in_cc_in_cc_update_0_write8_merged_banks_7;
  in_cc_in_cc_update_0_write9_merged_banks_7_cache in_cc_in_cc_update_0_write9_merged_banks_7;
};



inline void in_cc_in_cc_update_0_write0_write(hw_uint<32> & in_cc_in_cc_update_0_write0, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.push(in_cc_in_cc_update_0_write0);
}

inline void in_cc_in_cc_update_0_write1_write(hw_uint<32> & in_cc_in_cc_update_0_write1, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.push(in_cc_in_cc_update_0_write1);
}

inline void in_cc_in_cc_update_0_write10_write(hw_uint<32> & in_cc_in_cc_update_0_write10, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.push(in_cc_in_cc_update_0_write10);
}

inline void in_cc_in_cc_update_0_write11_write(hw_uint<32> & in_cc_in_cc_update_0_write11, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.push(in_cc_in_cc_update_0_write11);
}

inline void in_cc_in_cc_update_0_write12_write(hw_uint<32> & in_cc_in_cc_update_0_write12, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.push(in_cc_in_cc_update_0_write12);
}

inline void in_cc_in_cc_update_0_write13_write(hw_uint<32> & in_cc_in_cc_update_0_write13, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.push(in_cc_in_cc_update_0_write13);
}

inline void in_cc_in_cc_update_0_write14_write(hw_uint<32> & in_cc_in_cc_update_0_write14, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.push(in_cc_in_cc_update_0_write14);
}

inline void in_cc_in_cc_update_0_write15_write(hw_uint<32> & in_cc_in_cc_update_0_write15, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.push(in_cc_in_cc_update_0_write15);
}

inline void in_cc_in_cc_update_0_write2_write(hw_uint<32> & in_cc_in_cc_update_0_write2, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.push(in_cc_in_cc_update_0_write2);
}

inline void in_cc_in_cc_update_0_write3_write(hw_uint<32> & in_cc_in_cc_update_0_write3, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.push(in_cc_in_cc_update_0_write3);
}

inline void in_cc_in_cc_update_0_write4_write(hw_uint<32> & in_cc_in_cc_update_0_write4, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.push(in_cc_in_cc_update_0_write4);
}

inline void in_cc_in_cc_update_0_write5_write(hw_uint<32> & in_cc_in_cc_update_0_write5, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.push(in_cc_in_cc_update_0_write5);
}

inline void in_cc_in_cc_update_0_write6_write(hw_uint<32> & in_cc_in_cc_update_0_write6, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.push(in_cc_in_cc_update_0_write6);
}

inline void in_cc_in_cc_update_0_write7_write(hw_uint<32> & in_cc_in_cc_update_0_write7, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.push(in_cc_in_cc_update_0_write7);
}

inline void in_cc_in_cc_update_0_write8_write(hw_uint<32> & in_cc_in_cc_update_0_write8, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.push(in_cc_in_cc_update_0_write8);
}

inline void in_cc_in_cc_update_0_write9_write(hw_uint<32> & in_cc_in_cc_update_0_write9, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.push(in_cc_in_cc_update_0_write9);
}

inline hw_uint<32>  h3_0_rd0_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd0 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[-1 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_28892();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd1_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd1 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd10_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd10 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd100_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd100 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd101_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd101 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd102_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd102 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd103_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd103 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd104_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd104 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd105_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd105 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd106_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd106 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd107_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd107 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd108_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd108 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd109_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd109 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd11_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd11 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd110_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd110 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd111_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd111 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_28890();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd12_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd12 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd13_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd13 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd14_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd14 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd15_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd15 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd16_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd16 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd17_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd17 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd18_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd18 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd19_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd19 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd2_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd2 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd20_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd20 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd21_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd21 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd22_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd22 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd23_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd23 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd24_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd24 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd25_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd25 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd26_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd26 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd27_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd27 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd28_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd28 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd29_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd29 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd3_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd3 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd30_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd30 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd31_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd31 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd32_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd32 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd33_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd33 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd34_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd34 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd35_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd35 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd36_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd36 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd37_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd37 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd38_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd38 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd39_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd39 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd4_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd4 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd40_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd40 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd41_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd41 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd42_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd42 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd43_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd43 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd44_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd44 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd45_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd45 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd46_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd46 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd47_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd47 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd48_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd48 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd49_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd49 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd5_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd5 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd50_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd50 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd51_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd51 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd52_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd52 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd53_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd53 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd54_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd54 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd55_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd55 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd56_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd56 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd57_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd57 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd58_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd58 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd59_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd59 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd6_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd6 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd60_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd60 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd61_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd61 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd62_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd62 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd63_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd63 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd64_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd64 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd65_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd65 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd66_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd66 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd67_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd67 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd68_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd68 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd69_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd69 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd7_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd7 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd70_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd70 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd71_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd71 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd72_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd72 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd73_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd73 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd74_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd74 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd75_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd75 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd76_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd76 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd77_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd77 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd78_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd78 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd79_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd79 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd8_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd8 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd80_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd80 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd81_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd81 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd82_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd82 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd83_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd83 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd84_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd84 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd85_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd85 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd86_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd86 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd87_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd87 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd88_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd88 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd89_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd89 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd9_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd9 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd90_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd90 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd91_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd91 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd92_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd92 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd93_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd93 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, -1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_57727();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd94_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd94 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd95_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd95 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, 1 + d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_55();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd96_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd96 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, 1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_28837();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd97_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd97 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd98_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd98 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_28891();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd99_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd99 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, -1 + d1, d2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_28945();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_0_update_0_read
//	h3_0_rd0
//	h3_0_rd1
//	h3_0_rd2
//	h3_0_rd3
//	h3_0_rd4
//	h3_0_rd5
//	h3_0_rd6
//	h3_0_rd7
//	h3_0_rd8
//	h3_0_rd9
//	h3_0_rd10
//	h3_0_rd11
//	h3_0_rd12
//	h3_0_rd13
//	h3_0_rd14
//	h3_0_rd15
//	h3_0_rd16
//	h3_0_rd17
//	h3_0_rd18
//	h3_0_rd19
//	h3_0_rd20
//	h3_0_rd21
//	h3_0_rd22
//	h3_0_rd23
//	h3_0_rd24
//	h3_0_rd25
//	h3_0_rd26
//	h3_0_rd27
//	h3_0_rd28
//	h3_0_rd29
//	h3_0_rd30
//	h3_0_rd31
//	h3_0_rd32
//	h3_0_rd33
//	h3_0_rd34
//	h3_0_rd35
//	h3_0_rd36
//	h3_0_rd37
//	h3_0_rd38
//	h3_0_rd39
//	h3_0_rd40
//	h3_0_rd41
//	h3_0_rd42
//	h3_0_rd43
//	h3_0_rd44
//	h3_0_rd45
//	h3_0_rd46
//	h3_0_rd47
//	h3_0_rd48
//	h3_0_rd49
//	h3_0_rd50
//	h3_0_rd51
//	h3_0_rd52
//	h3_0_rd53
//	h3_0_rd54
//	h3_0_rd55
//	h3_0_rd56
//	h3_0_rd57
//	h3_0_rd58
//	h3_0_rd59
//	h3_0_rd60
//	h3_0_rd61
//	h3_0_rd62
//	h3_0_rd63
//	h3_0_rd64
//	h3_0_rd65
//	h3_0_rd66
//	h3_0_rd67
//	h3_0_rd68
//	h3_0_rd69
//	h3_0_rd70
//	h3_0_rd71
//	h3_0_rd72
//	h3_0_rd73
//	h3_0_rd74
//	h3_0_rd75
//	h3_0_rd76
//	h3_0_rd77
//	h3_0_rd78
//	h3_0_rd79
//	h3_0_rd80
//	h3_0_rd81
//	h3_0_rd82
//	h3_0_rd83
//	h3_0_rd84
//	h3_0_rd85
//	h3_0_rd86
//	h3_0_rd87
//	h3_0_rd88
//	h3_0_rd89
//	h3_0_rd90
//	h3_0_rd91
//	h3_0_rd92
//	h3_0_rd93
//	h3_0_rd94
//	h3_0_rd95
//	h3_0_rd96
//	h3_0_rd97
//	h3_0_rd98
//	h3_0_rd99
//	h3_0_rd100
//	h3_0_rd101
//	h3_0_rd102
//	h3_0_rd103
//	h3_0_rd104
//	h3_0_rd105
//	h3_0_rd106
//	h3_0_rd107
//	h3_0_rd108
//	h3_0_rd109
//	h3_0_rd110
//	h3_0_rd111
inline hw_uint<3584> in_cc_h3_0_update_0_read_bundle_read(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_0_rd0
    // h3_0_rd1
    // h3_0_rd2
    // h3_0_rd3
    // h3_0_rd4
    // h3_0_rd5
    // h3_0_rd6
    // h3_0_rd7
    // h3_0_rd8
    // h3_0_rd9
    // h3_0_rd10
    // h3_0_rd11
    // h3_0_rd12
    // h3_0_rd13
    // h3_0_rd14
    // h3_0_rd15
    // h3_0_rd16
    // h3_0_rd17
    // h3_0_rd18
    // h3_0_rd19
    // h3_0_rd20
    // h3_0_rd21
    // h3_0_rd22
    // h3_0_rd23
    // h3_0_rd24
    // h3_0_rd25
    // h3_0_rd26
    // h3_0_rd27
    // h3_0_rd28
    // h3_0_rd29
    // h3_0_rd30
    // h3_0_rd31
    // h3_0_rd32
    // h3_0_rd33
    // h3_0_rd34
    // h3_0_rd35
    // h3_0_rd36
    // h3_0_rd37
    // h3_0_rd38
    // h3_0_rd39
    // h3_0_rd40
    // h3_0_rd41
    // h3_0_rd42
    // h3_0_rd43
    // h3_0_rd44
    // h3_0_rd45
    // h3_0_rd46
    // h3_0_rd47
    // h3_0_rd48
    // h3_0_rd49
    // h3_0_rd50
    // h3_0_rd51
    // h3_0_rd52
    // h3_0_rd53
    // h3_0_rd54
    // h3_0_rd55
    // h3_0_rd56
    // h3_0_rd57
    // h3_0_rd58
    // h3_0_rd59
    // h3_0_rd60
    // h3_0_rd61
    // h3_0_rd62
    // h3_0_rd63
    // h3_0_rd64
    // h3_0_rd65
    // h3_0_rd66
    // h3_0_rd67
    // h3_0_rd68
    // h3_0_rd69
    // h3_0_rd70
    // h3_0_rd71
    // h3_0_rd72
    // h3_0_rd73
    // h3_0_rd74
    // h3_0_rd75
    // h3_0_rd76
    // h3_0_rd77
    // h3_0_rd78
    // h3_0_rd79
    // h3_0_rd80
    // h3_0_rd81
    // h3_0_rd82
    // h3_0_rd83
    // h3_0_rd84
    // h3_0_rd85
    // h3_0_rd86
    // h3_0_rd87
    // h3_0_rd88
    // h3_0_rd89
    // h3_0_rd90
    // h3_0_rd91
    // h3_0_rd92
    // h3_0_rd93
    // h3_0_rd94
    // h3_0_rd95
    // h3_0_rd96
    // h3_0_rd97
    // h3_0_rd98
    // h3_0_rd99
    // h3_0_rd100
    // h3_0_rd101
    // h3_0_rd102
    // h3_0_rd103
    // h3_0_rd104
    // h3_0_rd105
    // h3_0_rd106
    // h3_0_rd107
    // h3_0_rd108
    // h3_0_rd109
    // h3_0_rd110
    // h3_0_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_0_rd0_res = h3_0_rd0_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_0_rd0_res);
	hw_uint<32>  h3_0_rd1_res = h3_0_rd1_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_0_rd1_res);
	hw_uint<32>  h3_0_rd2_res = h3_0_rd2_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_0_rd2_res);
	hw_uint<32>  h3_0_rd3_res = h3_0_rd3_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_0_rd3_res);
	hw_uint<32>  h3_0_rd4_res = h3_0_rd4_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_0_rd4_res);
	hw_uint<32>  h3_0_rd5_res = h3_0_rd5_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_0_rd5_res);
	hw_uint<32>  h3_0_rd6_res = h3_0_rd6_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_0_rd6_res);
	hw_uint<32>  h3_0_rd7_res = h3_0_rd7_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_0_rd7_res);
	hw_uint<32>  h3_0_rd8_res = h3_0_rd8_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_0_rd8_res);
	hw_uint<32>  h3_0_rd9_res = h3_0_rd9_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_0_rd9_res);
	hw_uint<32>  h3_0_rd10_res = h3_0_rd10_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_0_rd10_res);
	hw_uint<32>  h3_0_rd11_res = h3_0_rd11_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_0_rd11_res);
	hw_uint<32>  h3_0_rd12_res = h3_0_rd12_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_0_rd12_res);
	hw_uint<32>  h3_0_rd13_res = h3_0_rd13_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_0_rd13_res);
	hw_uint<32>  h3_0_rd14_res = h3_0_rd14_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_0_rd14_res);
	hw_uint<32>  h3_0_rd15_res = h3_0_rd15_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_0_rd15_res);
	hw_uint<32>  h3_0_rd16_res = h3_0_rd16_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_0_rd16_res);
	hw_uint<32>  h3_0_rd17_res = h3_0_rd17_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_0_rd17_res);
	hw_uint<32>  h3_0_rd18_res = h3_0_rd18_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_0_rd18_res);
	hw_uint<32>  h3_0_rd19_res = h3_0_rd19_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_0_rd19_res);
	hw_uint<32>  h3_0_rd20_res = h3_0_rd20_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_0_rd20_res);
	hw_uint<32>  h3_0_rd21_res = h3_0_rd21_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_0_rd21_res);
	hw_uint<32>  h3_0_rd22_res = h3_0_rd22_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_0_rd22_res);
	hw_uint<32>  h3_0_rd23_res = h3_0_rd23_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_0_rd23_res);
	hw_uint<32>  h3_0_rd24_res = h3_0_rd24_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_0_rd24_res);
	hw_uint<32>  h3_0_rd25_res = h3_0_rd25_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_0_rd25_res);
	hw_uint<32>  h3_0_rd26_res = h3_0_rd26_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_0_rd26_res);
	hw_uint<32>  h3_0_rd27_res = h3_0_rd27_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_0_rd27_res);
	hw_uint<32>  h3_0_rd28_res = h3_0_rd28_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_0_rd28_res);
	hw_uint<32>  h3_0_rd29_res = h3_0_rd29_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_0_rd29_res);
	hw_uint<32>  h3_0_rd30_res = h3_0_rd30_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_0_rd30_res);
	hw_uint<32>  h3_0_rd31_res = h3_0_rd31_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_0_rd31_res);
	hw_uint<32>  h3_0_rd32_res = h3_0_rd32_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_0_rd32_res);
	hw_uint<32>  h3_0_rd33_res = h3_0_rd33_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_0_rd33_res);
	hw_uint<32>  h3_0_rd34_res = h3_0_rd34_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_0_rd34_res);
	hw_uint<32>  h3_0_rd35_res = h3_0_rd35_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_0_rd35_res);
	hw_uint<32>  h3_0_rd36_res = h3_0_rd36_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_0_rd36_res);
	hw_uint<32>  h3_0_rd37_res = h3_0_rd37_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_0_rd37_res);
	hw_uint<32>  h3_0_rd38_res = h3_0_rd38_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_0_rd38_res);
	hw_uint<32>  h3_0_rd39_res = h3_0_rd39_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_0_rd39_res);
	hw_uint<32>  h3_0_rd40_res = h3_0_rd40_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_0_rd40_res);
	hw_uint<32>  h3_0_rd41_res = h3_0_rd41_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_0_rd41_res);
	hw_uint<32>  h3_0_rd42_res = h3_0_rd42_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_0_rd42_res);
	hw_uint<32>  h3_0_rd43_res = h3_0_rd43_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_0_rd43_res);
	hw_uint<32>  h3_0_rd44_res = h3_0_rd44_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_0_rd44_res);
	hw_uint<32>  h3_0_rd45_res = h3_0_rd45_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_0_rd45_res);
	hw_uint<32>  h3_0_rd46_res = h3_0_rd46_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_0_rd46_res);
	hw_uint<32>  h3_0_rd47_res = h3_0_rd47_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_0_rd47_res);
	hw_uint<32>  h3_0_rd48_res = h3_0_rd48_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_0_rd48_res);
	hw_uint<32>  h3_0_rd49_res = h3_0_rd49_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_0_rd49_res);
	hw_uint<32>  h3_0_rd50_res = h3_0_rd50_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_0_rd50_res);
	hw_uint<32>  h3_0_rd51_res = h3_0_rd51_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_0_rd51_res);
	hw_uint<32>  h3_0_rd52_res = h3_0_rd52_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_0_rd52_res);
	hw_uint<32>  h3_0_rd53_res = h3_0_rd53_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_0_rd53_res);
	hw_uint<32>  h3_0_rd54_res = h3_0_rd54_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_0_rd54_res);
	hw_uint<32>  h3_0_rd55_res = h3_0_rd55_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_0_rd55_res);
	hw_uint<32>  h3_0_rd56_res = h3_0_rd56_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_0_rd56_res);
	hw_uint<32>  h3_0_rd57_res = h3_0_rd57_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_0_rd57_res);
	hw_uint<32>  h3_0_rd58_res = h3_0_rd58_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_0_rd58_res);
	hw_uint<32>  h3_0_rd59_res = h3_0_rd59_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_0_rd59_res);
	hw_uint<32>  h3_0_rd60_res = h3_0_rd60_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_0_rd60_res);
	hw_uint<32>  h3_0_rd61_res = h3_0_rd61_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_0_rd61_res);
	hw_uint<32>  h3_0_rd62_res = h3_0_rd62_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_0_rd62_res);
	hw_uint<32>  h3_0_rd63_res = h3_0_rd63_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_0_rd63_res);
	hw_uint<32>  h3_0_rd64_res = h3_0_rd64_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_0_rd64_res);
	hw_uint<32>  h3_0_rd65_res = h3_0_rd65_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_0_rd65_res);
	hw_uint<32>  h3_0_rd66_res = h3_0_rd66_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_0_rd66_res);
	hw_uint<32>  h3_0_rd67_res = h3_0_rd67_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_0_rd67_res);
	hw_uint<32>  h3_0_rd68_res = h3_0_rd68_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_0_rd68_res);
	hw_uint<32>  h3_0_rd69_res = h3_0_rd69_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_0_rd69_res);
	hw_uint<32>  h3_0_rd70_res = h3_0_rd70_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_0_rd70_res);
	hw_uint<32>  h3_0_rd71_res = h3_0_rd71_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_0_rd71_res);
	hw_uint<32>  h3_0_rd72_res = h3_0_rd72_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_0_rd72_res);
	hw_uint<32>  h3_0_rd73_res = h3_0_rd73_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_0_rd73_res);
	hw_uint<32>  h3_0_rd74_res = h3_0_rd74_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_0_rd74_res);
	hw_uint<32>  h3_0_rd75_res = h3_0_rd75_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_0_rd75_res);
	hw_uint<32>  h3_0_rd76_res = h3_0_rd76_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_0_rd76_res);
	hw_uint<32>  h3_0_rd77_res = h3_0_rd77_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_0_rd77_res);
	hw_uint<32>  h3_0_rd78_res = h3_0_rd78_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_0_rd78_res);
	hw_uint<32>  h3_0_rd79_res = h3_0_rd79_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_0_rd79_res);
	hw_uint<32>  h3_0_rd80_res = h3_0_rd80_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_0_rd80_res);
	hw_uint<32>  h3_0_rd81_res = h3_0_rd81_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_0_rd81_res);
	hw_uint<32>  h3_0_rd82_res = h3_0_rd82_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_0_rd82_res);
	hw_uint<32>  h3_0_rd83_res = h3_0_rd83_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_0_rd83_res);
	hw_uint<32>  h3_0_rd84_res = h3_0_rd84_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_0_rd84_res);
	hw_uint<32>  h3_0_rd85_res = h3_0_rd85_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_0_rd85_res);
	hw_uint<32>  h3_0_rd86_res = h3_0_rd86_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_0_rd86_res);
	hw_uint<32>  h3_0_rd87_res = h3_0_rd87_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_0_rd87_res);
	hw_uint<32>  h3_0_rd88_res = h3_0_rd88_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_0_rd88_res);
	hw_uint<32>  h3_0_rd89_res = h3_0_rd89_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_0_rd89_res);
	hw_uint<32>  h3_0_rd90_res = h3_0_rd90_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_0_rd90_res);
	hw_uint<32>  h3_0_rd91_res = h3_0_rd91_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_0_rd91_res);
	hw_uint<32>  h3_0_rd92_res = h3_0_rd92_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_0_rd92_res);
	hw_uint<32>  h3_0_rd93_res = h3_0_rd93_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_0_rd93_res);
	hw_uint<32>  h3_0_rd94_res = h3_0_rd94_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_0_rd94_res);
	hw_uint<32>  h3_0_rd95_res = h3_0_rd95_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_0_rd95_res);
	hw_uint<32>  h3_0_rd96_res = h3_0_rd96_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_0_rd96_res);
	hw_uint<32>  h3_0_rd97_res = h3_0_rd97_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_0_rd97_res);
	hw_uint<32>  h3_0_rd98_res = h3_0_rd98_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_0_rd98_res);
	hw_uint<32>  h3_0_rd99_res = h3_0_rd99_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_0_rd99_res);
	hw_uint<32>  h3_0_rd100_res = h3_0_rd100_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_0_rd100_res);
	hw_uint<32>  h3_0_rd101_res = h3_0_rd101_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_0_rd101_res);
	hw_uint<32>  h3_0_rd102_res = h3_0_rd102_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_0_rd102_res);
	hw_uint<32>  h3_0_rd103_res = h3_0_rd103_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_0_rd103_res);
	hw_uint<32>  h3_0_rd104_res = h3_0_rd104_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_0_rd104_res);
	hw_uint<32>  h3_0_rd105_res = h3_0_rd105_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_0_rd105_res);
	hw_uint<32>  h3_0_rd106_res = h3_0_rd106_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_0_rd106_res);
	hw_uint<32>  h3_0_rd107_res = h3_0_rd107_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_0_rd107_res);
	hw_uint<32>  h3_0_rd108_res = h3_0_rd108_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_0_rd108_res);
	hw_uint<32>  h3_0_rd109_res = h3_0_rd109_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_0_rd109_res);
	hw_uint<32>  h3_0_rd110_res = h3_0_rd110_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_0_rd110_res);
	hw_uint<32>  h3_0_rd111_res = h3_0_rd111_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_0_rd111_res);
	return result;
}

// in_cc_update_0_write
//	in_cc_in_cc_update_0_write0
//	in_cc_in_cc_update_0_write1
//	in_cc_in_cc_update_0_write2
//	in_cc_in_cc_update_0_write3
//	in_cc_in_cc_update_0_write4
//	in_cc_in_cc_update_0_write5
//	in_cc_in_cc_update_0_write6
//	in_cc_in_cc_update_0_write7
//	in_cc_in_cc_update_0_write8
//	in_cc_in_cc_update_0_write9
//	in_cc_in_cc_update_0_write10
//	in_cc_in_cc_update_0_write11
//	in_cc_in_cc_update_0_write12
//	in_cc_in_cc_update_0_write13
//	in_cc_in_cc_update_0_write14
//	in_cc_in_cc_update_0_write15
inline void in_cc_in_cc_update_0_write_bundle_write(hw_uint<512>& in_cc_update_0_write, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  in_cc_in_cc_update_0_write0_res = in_cc_update_0_write.extract<0, 31>();
	in_cc_in_cc_update_0_write0_write(in_cc_in_cc_update_0_write0_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write1_res = in_cc_update_0_write.extract<32, 63>();
	in_cc_in_cc_update_0_write1_write(in_cc_in_cc_update_0_write1_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write2_res = in_cc_update_0_write.extract<64, 95>();
	in_cc_in_cc_update_0_write2_write(in_cc_in_cc_update_0_write2_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write3_res = in_cc_update_0_write.extract<96, 127>();
	in_cc_in_cc_update_0_write3_write(in_cc_in_cc_update_0_write3_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write4_res = in_cc_update_0_write.extract<128, 159>();
	in_cc_in_cc_update_0_write4_write(in_cc_in_cc_update_0_write4_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write5_res = in_cc_update_0_write.extract<160, 191>();
	in_cc_in_cc_update_0_write5_write(in_cc_in_cc_update_0_write5_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write6_res = in_cc_update_0_write.extract<192, 223>();
	in_cc_in_cc_update_0_write6_write(in_cc_in_cc_update_0_write6_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write7_res = in_cc_update_0_write.extract<224, 255>();
	in_cc_in_cc_update_0_write7_write(in_cc_in_cc_update_0_write7_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write8_res = in_cc_update_0_write.extract<256, 287>();
	in_cc_in_cc_update_0_write8_write(in_cc_in_cc_update_0_write8_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write9_res = in_cc_update_0_write.extract<288, 319>();
	in_cc_in_cc_update_0_write9_write(in_cc_in_cc_update_0_write9_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write10_res = in_cc_update_0_write.extract<320, 351>();
	in_cc_in_cc_update_0_write10_write(in_cc_in_cc_update_0_write10_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write11_res = in_cc_update_0_write.extract<352, 383>();
	in_cc_in_cc_update_0_write11_write(in_cc_in_cc_update_0_write11_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write12_res = in_cc_update_0_write.extract<384, 415>();
	in_cc_in_cc_update_0_write12_write(in_cc_in_cc_update_0_write12_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write13_res = in_cc_update_0_write.extract<416, 447>();
	in_cc_in_cc_update_0_write13_write(in_cc_in_cc_update_0_write13_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write14_res = in_cc_update_0_write.extract<448, 479>();
	in_cc_in_cc_update_0_write14_write(in_cc_in_cc_update_0_write14_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write15_res = in_cc_update_0_write.extract<480, 511>();
	in_cc_in_cc_update_0_write15_write(in_cc_in_cc_update_0_write15_res, in_cc, d0, d1, d2, dynamic_address);
}

// Total re-use buffer capacity: 260406784 bits


// Operation logic
inline void h3_3_update_0(h3_2_cache& h3_2, h3_3_cache& h3_3, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_2
	auto h3_2_0_c__0_value = h3_2_h3_3_update_0_read_bundle_read(h3_2/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_3_generated_compute_unrolled_16(h3_2_0_c__0_value);
	// Produce: h3_3
	h3_3_h3_3_update_0_write_bundle_write(/* arg names */compute_result, h3_3, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_10_update_0(h3_9_cache& h3_9, h3_10_cache& h3_10, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_9
	auto h3_9_0_c__0_value = h3_9_h3_10_update_0_read_bundle_read(h3_9/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_10_generated_compute_unrolled_16(h3_9_0_c__0_value);
	// Produce: h3_10
	h3_10_h3_10_update_0_write_bundle_write(/* arg names */compute_result, h3_10, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_6_update_0(h3_5_cache& h3_5, h3_6_cache& h3_6, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_5
	auto h3_5_0_c__0_value = h3_5_h3_6_update_0_read_bundle_read(h3_5/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_6_generated_compute_unrolled_16(h3_5_0_c__0_value);
	// Produce: h3_6
	h3_6_h3_6_update_0_write_bundle_write(/* arg names */compute_result, h3_6, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_cc_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in, in_cc_cache& in_cc, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in.read();
	auto compute_result = in_cc_generated_compute_unrolled_16(in_0_c__0_value);
	// Produce: in_cc
	in_cc_in_cc_update_0_write_bundle_write(/* arg names */compute_result, in_cc, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_0_update_0(in_cc_cache& in_cc, h3_0_cache& h3_0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in_cc
	auto in_cc_0_c__0_value = in_cc_h3_0_update_0_read_bundle_read(in_cc/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_0_generated_compute_unrolled_16(in_cc_0_c__0_value);
	// Produce: h3_0
	h3_0_h3_0_update_0_write_bundle_write(/* arg names */compute_result, h3_0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_7_update_0(h3_6_cache& h3_6, h3_7_cache& h3_7, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_6
	auto h3_6_0_c__0_value = h3_6_h3_7_update_0_read_bundle_read(h3_6/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_7_generated_compute_unrolled_16(h3_6_0_c__0_value);
	// Produce: h3_7
	h3_7_h3_7_update_0_write_bundle_write(/* arg names */compute_result, h3_7, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_8_update_0(h3_7_cache& h3_7, h3_8_cache& h3_8, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_7
	auto h3_7_0_c__0_value = h3_7_h3_8_update_0_read_bundle_read(h3_7/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_8_generated_compute_unrolled_16(h3_7_0_c__0_value);
	// Produce: h3_8
	h3_8_h3_8_update_0_write_bundle_write(/* arg names */compute_result, h3_8, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_9_update_0(h3_8_cache& h3_8, h3_9_cache& h3_9, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_8
	auto h3_8_0_c__0_value = h3_8_h3_9_update_0_read_bundle_read(h3_8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_9_generated_compute_unrolled_16(h3_8_0_c__0_value);
	// Produce: h3_9
	h3_9_h3_9_update_0_write_bundle_write(/* arg names */compute_result, h3_9, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_5_update_0(h3_4_cache& h3_4, h3_5_cache& h3_5, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_4
	auto h3_4_0_c__0_value = h3_4_h3_5_update_0_read_bundle_read(h3_4/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_5_generated_compute_unrolled_16(h3_4_0_c__0_value);
	// Produce: h3_5
	h3_5_h3_5_update_0_write_bundle_write(/* arg names */compute_result, h3_5, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void heat3d_11_16_update_0(h3_10_cache& h3_10, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */heat3d_11_16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_10
	auto h3_10_0_c__0_value = h3_10_heat3d_11_16_update_0_read_bundle_read(h3_10/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = heat3d_11_16_generated_compute_unrolled_16(h3_10_0_c__0_value);
	// Produce: heat3d_11_16
	heat3d_11_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_1_update_0(h3_0_cache& h3_0, h3_1_cache& h3_1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_0
	auto h3_0_0_c__0_value = h3_0_h3_1_update_0_read_bundle_read(h3_0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_1_generated_compute_unrolled_16(h3_0_0_c__0_value);
	// Produce: h3_1
	h3_1_h3_1_update_0_write_bundle_write(/* arg names */compute_result, h3_1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_2_update_0(h3_1_cache& h3_1, h3_2_cache& h3_2, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_1
	auto h3_1_0_c__0_value = h3_1_h3_2_update_0_read_bundle_read(h3_1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_2_generated_compute_unrolled_16(h3_1_0_c__0_value);
	// Produce: h3_2
	h3_2_h3_2_update_0_write_bundle_write(/* arg names */compute_result, h3_2, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_4_update_0(h3_3_cache& h3_3, h3_4_cache& h3_4, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_3
	auto h3_3_0_c__0_value = h3_3_h3_4_update_0_read_bundle_read(h3_3/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_4_generated_compute_unrolled_16(h3_3_0_c__0_value);
	// Produce: h3_4
	h3_4_h3_4_update_0_write_bundle_write(/* arg names */compute_result, h3_4, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void heat3d_11_16_opt(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in, HWStream<hw_uint<512> >& /* get_args num ports = 16 */heat3d_11_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("heat3d_11_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  h3_0_cache h3_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_1_cache h3_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_10_cache h3_10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_2_cache h3_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_3_cache h3_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_4_cache h3_4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_5_cache h3_5;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_6_cache h3_6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_7_cache h3_7;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_8_cache h3_8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_9_cache h3_9;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_cc_cache in_cc;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521; h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517; h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513; h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512; h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519; h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518; in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522; h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511; h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516; h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520; h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514; heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511; h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
//   { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -10 <= d0 <= 41 and -10 <= d1 <= 521 and -10 <= d2 <= 521 }
// Condition for h3_0_update_0(((-2 + i3 == 0) && (9 + i2 >= 0) && (42 - i2 >= 0) && (9 + i1 >= 0) && (522 - i1 >= 0) && (9 + i0 >= 0) && (522 - i0 >= 0)))
//   { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -6 <= d0 <= 37 and -6 <= d1 <= 517 and -6 <= d2 <= 517 }
// Condition for h3_4_update_0(((-6 + i3 == 0) && (1 + i2 >= 0) && (42 - i2 >= 0) && (1 + i1 >= 0) && (522 - i1 >= 0) && (1 + i0 >= 0) && (522 - i0 >= 0)))
//   { h3_8_update_0[d0, d1, d2] -> [9 + d2, 9 + d1, 9 + d0, 10] : -2 <= d0 <= 33 and -2 <= d1 <= 513 and -2 <= d2 <= 513 }
// Condition for h3_8_update_0(((-10 + i3 == 0) && (-7 + i2 >= 0) && (42 - i2 >= 0) && (-7 + i1 >= 0) && (522 - i1 >= 0) && (-7 + i0 >= 0) && (522 - i0 >= 0)))
//   { h3_9_update_0[d0, d1, d2] -> [10 + d2, 10 + d1, 10 + d0, 11] : -1 <= d0 <= 32 and -1 <= d1 <= 512 and -1 <= d2 <= 512 }
// Condition for h3_9_update_0(((-11 + i3 == 0) && (-9 + i2 >= 0) && (42 - i2 >= 0) && (-9 + i1 >= 0) && (522 - i1 >= 0) && (-9 + i0 >= 0) && (522 - i0 >= 0)))
//   { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -8 <= d0 <= 39 and -8 <= d1 <= 519 and -8 <= d2 <= 519 }
// Condition for h3_2_update_0(((-4 + i3 == 0) && (5 + i2 >= 0) && (42 - i2 >= 0) && (5 + i1 >= 0) && (522 - i1 >= 0) && (5 + i0 >= 0) && (522 - i0 >= 0)))
//   { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -7 <= d0 <= 38 and -7 <= d1 <= 518 and -7 <= d2 <= 518 }
// Condition for h3_3_update_0(((-5 + i3 == 0) && (3 + i2 >= 0) && (42 - i2 >= 0) && (3 + i1 >= 0) && (522 - i1 >= 0) && (3 + i0 >= 0) && (522 - i0 >= 0)))
//   { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -11 <= d0 <= 42 and -11 <= d1 <= 522 and -11 <= d2 <= 522 }
// Condition for in_cc_update_0(((-1 + i3 == 0) && (11 + i2 >= 0) && (42 - i2 >= 0) && (11 + i1 >= 0) && (522 - i1 >= 0) && (11 + i0 >= 0) && (522 - i0 >= 0)))
//   { h3_10_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for h3_10_update_0(((-12 + i3 == 0) && (-11 + i2 >= 0) && (42 - i2 >= 0) && (-11 + i1 >= 0) && (522 - i1 >= 0) && (-11 + i0 >= 0) && (522 - i0 >= 0)))
//   { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -5 <= d0 <= 36 and -5 <= d1 <= 516 and -5 <= d2 <= 516 }
// Condition for h3_5_update_0(((-7 + i3 == 0) && (-1 + i2 >= 0) && (42 - i2 >= 0) && (-1 + i1 >= 0) && (522 - i1 >= 0) && (-1 + i0 >= 0) && (522 - i0 >= 0)))
//   { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -9 <= d0 <= 40 and -9 <= d1 <= 520 and -9 <= d2 <= 520 }
// Condition for h3_1_update_0(((-3 + i3 == 0) && (7 + i2 >= 0) && (42 - i2 >= 0) && (7 + i1 >= 0) && (522 - i1 >= 0) && (7 + i0 >= 0) && (522 - i0 >= 0)))
//   { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : -3 <= d0 <= 34 and -3 <= d1 <= 514 and -3 <= d2 <= 514 }
// Condition for h3_7_update_0(((-9 + i3 == 0) && (-5 + i2 >= 0) && (42 - i2 >= 0) && (-5 + i1 >= 0) && (522 - i1 >= 0) && (-5 + i0 >= 0) && (522 - i0 >= 0)))
//   { heat3d_11_16_update_0[d0, d1, d2] -> [11 + d2, 11 + d1, 11 + d0, 13] : 0 <= d0 <= 31 and 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for heat3d_11_16_update_0(((-13 + i3 == 0) && (-11 + i2 >= 0) && (42 - i2 >= 0) && (-11 + i1 >= 0) && (522 - i1 >= 0) && (-11 + i0 >= 0) && (522 - i0 >= 0)))
//   { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -4 <= d0 <= 35 and -4 <= d1 <= 515 and -4 <= d2 <= 515 }
// Condition for h3_6_update_0(((-8 + i3 == 0) && (-3 + i2 >= 0) && (42 - i2 >= 0) && (-3 + i1 >= 0) && (522 - i1 >= 0) && (-3 + i0 >= 0) && (522 - i0 >= 0)))

  /*
  // Schedules...
    // h3_0_update_0 -> [1*d2*1*1 + 1*1,1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
    // h3_10_update_0 -> [1*d2*1*1 + 1*11,1*d1*1*1 + 1*11,1*d0*1*1 + 1*11,1*12]
    // h3_1_update_0 -> [1*d2*1*1 + 1*2,1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*3]
    // h3_2_update_0 -> [1*d2*1*1 + 1*3,1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*4]
    // h3_3_update_0 -> [1*d2*1*1 + 1*4,1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*5]
    // h3_4_update_0 -> [1*d2*1*1 + 1*5,1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*6]
    // h3_5_update_0 -> [1*d2*1*1 + 1*6,1*d1*1*1 + 1*6,1*d0*1*1 + 1*6,1*7]
    // h3_6_update_0 -> [1*d2*1*1 + 1*7,1*d1*1*1 + 1*7,1*d0*1*1 + 1*7,1*8]
    // h3_7_update_0 -> [1*d2*1*1 + 1*8,1*d1*1*1 + 1*8,1*d0*1*1 + 1*8,1*9]
    // h3_8_update_0 -> [1*d2*1*1 + 1*9,1*d1*1*1 + 1*9,1*d0*1*1 + 1*9,1*10]
    // h3_9_update_0 -> [1*d2*1*1 + 1*10,1*d1*1*1 + 1*10,1*d0*1*1 + 1*10,1*11]
    // heat3d_11_16_update_0 -> [1*d2*1*1 + 1*11,1*d1*1*1 + 1*11,1*d0*1*1 + 1*11,1*13]
    // in_cc_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
    // in_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
for (int c0 = -11; c0 <= 522; c0++) {
  for (int c1 = -11; c1 <= 522; c1++) {
    for (int c2 = -11; c2 <= 42; c2++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

      if ((-11 <= c2 && c2 <= 42) && ((c2 - 0) % 1 == 0) && (-11 <= c1 && c1 <= 522) && ((c1 - 0) % 1 == 0) && (-11 <= c0 && c0 <= 522) && ((c0 - 0) % 1 == 0)) {
        in_cc_update_0((c2 - 0) / 1, (c1 - 0) / 1, (c0 - 0) / 1);
      }

      if ((-9 <= c2 && c2 <= 42) && ((c2 - 1) % 1 == 0) && (-9 <= c1 && c1 <= 522) && ((c1 - 1) % 1 == 0) && (-9 <= c0 && c0 <= 522) && ((c0 - 1) % 1 == 0)) {
        h3_0_update_0((c2 - 1) / 1, (c1 - 1) / 1, (c0 - 1) / 1);
      }

      if ((-7 <= c2 && c2 <= 42) && ((c2 - 2) % 1 == 0) && (-7 <= c1 && c1 <= 522) && ((c1 - 2) % 1 == 0) && (-7 <= c0 && c0 <= 522) && ((c0 - 2) % 1 == 0)) {
        h3_1_update_0((c2 - 2) / 1, (c1 - 2) / 1, (c0 - 2) / 1);
      }

      if ((-5 <= c2 && c2 <= 42) && ((c2 - 3) % 1 == 0) && (-5 <= c1 && c1 <= 522) && ((c1 - 3) % 1 == 0) && (-5 <= c0 && c0 <= 522) && ((c0 - 3) % 1 == 0)) {
        h3_2_update_0((c2 - 3) / 1, (c1 - 3) / 1, (c0 - 3) / 1);
      }

      if ((-3 <= c2 && c2 <= 42) && ((c2 - 4) % 1 == 0) && (-3 <= c1 && c1 <= 522) && ((c1 - 4) % 1 == 0) && (-3 <= c0 && c0 <= 522) && ((c0 - 4) % 1 == 0)) {
        h3_3_update_0((c2 - 4) / 1, (c1 - 4) / 1, (c0 - 4) / 1);
      }

      if ((-1 <= c2 && c2 <= 42) && ((c2 - 5) % 1 == 0) && (-1 <= c1 && c1 <= 522) && ((c1 - 5) % 1 == 0) && (-1 <= c0 && c0 <= 522) && ((c0 - 5) % 1 == 0)) {
        h3_4_update_0((c2 - 5) / 1, (c1 - 5) / 1, (c0 - 5) / 1);
      }

      if ((1 <= c2 && c2 <= 42) && ((c2 - 6) % 1 == 0) && (1 <= c1 && c1 <= 522) && ((c1 - 6) % 1 == 0) && (1 <= c0 && c0 <= 522) && ((c0 - 6) % 1 == 0)) {
        h3_5_update_0((c2 - 6) / 1, (c1 - 6) / 1, (c0 - 6) / 1);
      }

      if ((3 <= c2 && c2 <= 42) && ((c2 - 7) % 1 == 0) && (3 <= c1 && c1 <= 522) && ((c1 - 7) % 1 == 0) && (3 <= c0 && c0 <= 522) && ((c0 - 7) % 1 == 0)) {
        h3_6_update_0((c2 - 7) / 1, (c1 - 7) / 1, (c0 - 7) / 1);
      }

      if ((5 <= c2 && c2 <= 42) && ((c2 - 8) % 1 == 0) && (5 <= c1 && c1 <= 522) && ((c1 - 8) % 1 == 0) && (5 <= c0 && c0 <= 522) && ((c0 - 8) % 1 == 0)) {
        h3_7_update_0((c2 - 8) / 1, (c1 - 8) / 1, (c0 - 8) / 1);
      }

      if ((7 <= c2 && c2 <= 42) && ((c2 - 9) % 1 == 0) && (7 <= c1 && c1 <= 522) && ((c1 - 9) % 1 == 0) && (7 <= c0 && c0 <= 522) && ((c0 - 9) % 1 == 0)) {
        h3_8_update_0((c2 - 9) / 1, (c1 - 9) / 1, (c0 - 9) / 1);
      }

      if ((9 <= c2 && c2 <= 42) && ((c2 - 10) % 1 == 0) && (9 <= c1 && c1 <= 522) && ((c1 - 10) % 1 == 0) && (9 <= c0 && c0 <= 522) && ((c0 - 10) % 1 == 0)) {
        h3_9_update_0((c2 - 10) / 1, (c1 - 10) / 1, (c0 - 10) / 1);
      }

      if ((11 <= c2 && c2 <= 42) && ((c2 - 11) % 1 == 0) && (11 <= c1 && c1 <= 522) && ((c1 - 11) % 1 == 0) && (11 <= c0 && c0 <= 522) && ((c0 - 11) % 1 == 0)) {
        h3_10_update_0((c2 - 11) / 1, (c1 - 11) / 1, (c0 - 11) / 1);
      }

      if ((11 <= c2 && c2 <= 42) && ((c2 - 11) % 1 == 0) && (11 <= c1 && c1 <= 522) && ((c1 - 11) % 1 == 0) && (11 <= c0 && c0 <= 522) && ((c0 - 11) % 1 == 0)) {
        heat3d_11_16_update_0((c2 - 11) / 1, (c1 - 11) / 1, (c0 - 11) / 1);
      }

    }
  }
}

  */
	  // Schedules...
	    // h3_0_update_0 -> [1*d2*1*1 + 1*1,1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
	    // h3_10_update_0 -> [1*d2*1*1 + 1*11,1*d1*1*1 + 1*11,1*d0*1*1 + 1*11,1*12]
	    // h3_1_update_0 -> [1*d2*1*1 + 1*2,1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*3]
	    // h3_2_update_0 -> [1*d2*1*1 + 1*3,1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*4]
	    // h3_3_update_0 -> [1*d2*1*1 + 1*4,1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*5]
	    // h3_4_update_0 -> [1*d2*1*1 + 1*5,1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*6]
	    // h3_5_update_0 -> [1*d2*1*1 + 1*6,1*d1*1*1 + 1*6,1*d0*1*1 + 1*6,1*7]
	    // h3_6_update_0 -> [1*d2*1*1 + 1*7,1*d1*1*1 + 1*7,1*d0*1*1 + 1*7,1*8]
	    // h3_7_update_0 -> [1*d2*1*1 + 1*8,1*d1*1*1 + 1*8,1*d0*1*1 + 1*8,1*9]
	    // h3_8_update_0 -> [1*d2*1*1 + 1*9,1*d1*1*1 + 1*9,1*d0*1*1 + 1*9,1*10]
	    // h3_9_update_0 -> [1*d2*1*1 + 1*10,1*d1*1*1 + 1*10,1*d0*1*1 + 1*10,1*11]
	    // heat3d_11_16_update_0 -> [1*d2*1*1 + 1*11,1*d1*1*1 + 1*11,1*d0*1*1 + 1*11,1*13]
	    // in_cc_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	    // in_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	for (int c0 = -11; c0 <= 522; c0++) {
	  for (int c1 = -11; c1 <= 522; c1++) {
	    for (int c2 = -11; c2 <= 42; c2++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	      if ((-11 <= c2 && c2 <= 42) && ((c2 - 0) % 1 == 0) && (-11 <= c1 && c1 <= 522) && ((c1 - 0) % 1 == 0) && (-11 <= c0 && c0 <= 522) && ((c0 - 0) % 1 == 0)) {
	        in_cc_update_0(in /* buf name */, in_cc, (c2 - 0) / 1, (c1 - 0) / 1, (c0 - 0) / 1);
	      }
	
	      if ((-9 <= c2 && c2 <= 42) && ((c2 - 1) % 1 == 0) && (-9 <= c1 && c1 <= 522) && ((c1 - 1) % 1 == 0) && (-9 <= c0 && c0 <= 522) && ((c0 - 1) % 1 == 0)) {
	        h3_0_update_0(in_cc /* buf name */, h3_0, (c2 - 1) / 1, (c1 - 1) / 1, (c0 - 1) / 1);
	      }
	
	      if ((-7 <= c2 && c2 <= 42) && ((c2 - 2) % 1 == 0) && (-7 <= c1 && c1 <= 522) && ((c1 - 2) % 1 == 0) && (-7 <= c0 && c0 <= 522) && ((c0 - 2) % 1 == 0)) {
	        h3_1_update_0(h3_0 /* buf name */, h3_1, (c2 - 2) / 1, (c1 - 2) / 1, (c0 - 2) / 1);
	      }
	
	      if ((-5 <= c2 && c2 <= 42) && ((c2 - 3) % 1 == 0) && (-5 <= c1 && c1 <= 522) && ((c1 - 3) % 1 == 0) && (-5 <= c0 && c0 <= 522) && ((c0 - 3) % 1 == 0)) {
	        h3_2_update_0(h3_1 /* buf name */, h3_2, (c2 - 3) / 1, (c1 - 3) / 1, (c0 - 3) / 1);
	      }
	
	      if ((-3 <= c2 && c2 <= 42) && ((c2 - 4) % 1 == 0) && (-3 <= c1 && c1 <= 522) && ((c1 - 4) % 1 == 0) && (-3 <= c0 && c0 <= 522) && ((c0 - 4) % 1 == 0)) {
	        h3_3_update_0(h3_2 /* buf name */, h3_3, (c2 - 4) / 1, (c1 - 4) / 1, (c0 - 4) / 1);
	      }
	
	      if ((-1 <= c2 && c2 <= 42) && ((c2 - 5) % 1 == 0) && (-1 <= c1 && c1 <= 522) && ((c1 - 5) % 1 == 0) && (-1 <= c0 && c0 <= 522) && ((c0 - 5) % 1 == 0)) {
	        h3_4_update_0(h3_3 /* buf name */, h3_4, (c2 - 5) / 1, (c1 - 5) / 1, (c0 - 5) / 1);
	      }
	
	      if ((1 <= c2 && c2 <= 42) && ((c2 - 6) % 1 == 0) && (1 <= c1 && c1 <= 522) && ((c1 - 6) % 1 == 0) && (1 <= c0 && c0 <= 522) && ((c0 - 6) % 1 == 0)) {
	        h3_5_update_0(h3_4 /* buf name */, h3_5, (c2 - 6) / 1, (c1 - 6) / 1, (c0 - 6) / 1);
	      }
	
	      if ((3 <= c2 && c2 <= 42) && ((c2 - 7) % 1 == 0) && (3 <= c1 && c1 <= 522) && ((c1 - 7) % 1 == 0) && (3 <= c0 && c0 <= 522) && ((c0 - 7) % 1 == 0)) {
	        h3_6_update_0(h3_5 /* buf name */, h3_6, (c2 - 7) / 1, (c1 - 7) / 1, (c0 - 7) / 1);
	      }
	
	      if ((5 <= c2 && c2 <= 42) && ((c2 - 8) % 1 == 0) && (5 <= c1 && c1 <= 522) && ((c1 - 8) % 1 == 0) && (5 <= c0 && c0 <= 522) && ((c0 - 8) % 1 == 0)) {
	        h3_7_update_0(h3_6 /* buf name */, h3_7, (c2 - 8) / 1, (c1 - 8) / 1, (c0 - 8) / 1);
	      }
	
	      if ((7 <= c2 && c2 <= 42) && ((c2 - 9) % 1 == 0) && (7 <= c1 && c1 <= 522) && ((c1 - 9) % 1 == 0) && (7 <= c0 && c0 <= 522) && ((c0 - 9) % 1 == 0)) {
	        h3_8_update_0(h3_7 /* buf name */, h3_8, (c2 - 9) / 1, (c1 - 9) / 1, (c0 - 9) / 1);
	      }
	
	      if ((9 <= c2 && c2 <= 42) && ((c2 - 10) % 1 == 0) && (9 <= c1 && c1 <= 522) && ((c1 - 10) % 1 == 0) && (9 <= c0 && c0 <= 522) && ((c0 - 10) % 1 == 0)) {
	        h3_9_update_0(h3_8 /* buf name */, h3_9, (c2 - 10) / 1, (c1 - 10) / 1, (c0 - 10) / 1);
	      }
	
	      if ((11 <= c2 && c2 <= 42) && ((c2 - 11) % 1 == 0) && (11 <= c1 && c1 <= 522) && ((c1 - 11) % 1 == 0) && (11 <= c0 && c0 <= 522) && ((c0 - 11) % 1 == 0)) {
	        h3_10_update_0(h3_9 /* buf name */, h3_10, (c2 - 11) / 1, (c1 - 11) / 1, (c0 - 11) / 1);
	      }
	
	      if ((11 <= c2 && c2 <= 42) && ((c2 - 11) % 1 == 0) && (11 <= c1 && c1 <= 522) && ((c1 - 11) % 1 == 0) && (11 <= c0 && c0 <= 522) && ((c0 - 11) % 1 == 0)) {
	        heat3d_11_16_update_0(h3_10 /* buf name */, heat3d_11_16, (c2 - 11) / 1, (c1 - 11) / 1, (c0 - 11) / 1);
	      }
	
	    }
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void heat3d_11_16_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in, HWStream<hw_uint<512> >& /* get_args num ports = 16 */heat3d_11_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    heat3d_11_16_opt(in, heat3d_11_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { heat3d_11_16_update_0[root = 0, heat3d_11_16_0, heat3d_11_16_1, heat3d_11_16_2] -> heat3d_11_16[0, 0] : 0 <= heat3d_11_16_0 <= 31 and 0 <= heat3d_11_16_1 <= 511 and 0 <= heat3d_11_16_2 <= 511 }
const int heat3d_11_16_update_0_write_pipe0_num_transfers = 8388608;
  // { in_cc_update_0[root = 0, in_cc_0, in_cc_1, in_cc_2] -> in[0, 0] : -11 <= in_cc_0 <= 42 and -11 <= in_cc_1 <= 522 and -11 <= in_cc_2 <= 522 }
const int in_cc_update_0_read_pipe0_num_transfers = 15398424;


extern "C" {

void heat3d_11_16_opt_accel(hw_uint<512>* in_cc_update_0_read_pipe0, hw_uint<512>* heat3d_11_16_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_cc_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = heat3d_11_16_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_cc_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = heat3d_11_16_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > in_cc_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > heat3d_11_16_update_0_write_pipe0_channel;

  burst_read<512>(in_cc_update_0_read_pipe0, in_cc_update_0_read_pipe0_channel, in_cc_update_0_read_pipe0_num_transfers*size);

  heat3d_11_16_opt_wrapper(in_cc_update_0_read_pipe0_channel, heat3d_11_16_update_0_write_pipe0_channel, size);

  burst_write<512>(heat3d_11_16_update_0_write_pipe0, heat3d_11_16_update_0_write_pipe0_channel, heat3d_11_16_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void heat3d_11_16_opt_rdai(HWStream<hw_uint<512> >& in_cc_update_0_read_pipe0, HWStream<hw_uint<512> >&  heat3d_11_16_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_cc_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = heat3d_11_16_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  heat3d_11_16_opt(in_cc_update_0_read_pipe0, heat3d_11_16_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

