Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 16 13:59:14 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    849         
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2027)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2494)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2027)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 756 register/latch pins with no clock driven by root clock pin: S0/SNAKE_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2494)
---------------------------------------------------
 There are 2494 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.017        0.000                      0                  156        0.143        0.000                      0                  156        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.611        0.000                      0                   98        0.143        0.000                      0                   98        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.017        0.000                      0                   58        0.476        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.940ns (29.914%)  route 2.202ns (70.086%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558     5.079    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/Q
                         net (fo=6, routed)           1.036     6.572    K0/ps2_keyboard_0/C0/ps2_code__0[5]
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.153     6.725 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.692     7.417    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.331     7.748 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.474     8.222    K0/decode
    SLICE_X34Y32         FDCE                                         r  K0/decode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.436    14.777    K0/CLK_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  K0/decode_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.833    K0/decode_reg[3]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.940ns (30.443%)  route 2.148ns (69.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558     5.079    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/Q
                         net (fo=6, routed)           1.036     6.572    K0/ps2_keyboard_0/C0/ps2_code__0[5]
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.153     6.725 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.692     7.417    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.331     7.748 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.419     8.167    K0/decode
    SLICE_X35Y33         FDCE                                         r  K0/decode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X35Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.798    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.940ns (30.443%)  route 2.148ns (69.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558     5.079    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/Q
                         net (fo=6, routed)           1.036     6.572    K0/ps2_keyboard_0/C0/ps2_code__0[5]
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.153     6.725 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.692     7.417    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.331     7.748 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.419     8.167    K0/decode
    SLICE_X35Y33         FDCE                                         r  K0/decode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  K0/decode_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X35Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.798    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.940ns (30.443%)  route 2.148ns (69.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558     5.079    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/Q
                         net (fo=6, routed)           1.036     6.572    K0/ps2_keyboard_0/C0/ps2_code__0[5]
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.153     6.725 r  K0/ps2_keyboard_0/C0/decode[3]_i_3/O
                         net (fo=1, routed)           0.692     7.417    K0/ps2_keyboard_0/C0/decode[3]_i_3_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I0_O)        0.331     7.748 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.419     8.167    K0/decode
    SLICE_X35Y33         FDCE                                         r  K0/decode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X35Y33         FDCE (Setup_fdce_C_CE)      -0.205    14.798    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.704ns (23.576%)  route 2.282ns (76.424%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558     5.079    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/Q
                         net (fo=6, routed)           1.243     6.779    K0/ps2_keyboard_0/C0/ps2_code__0[5]
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.446     7.348    K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.472 r  K0/ps2_keyboard_0/C0/DECODE_CODE[3]_i_1/O
                         net (fo=4, routed)           0.593     8.065    K0/ps2_keyboard_0_n_2
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X34Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.834    K0/DECODE_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.704ns (23.576%)  route 2.282ns (76.424%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558     5.079    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/Q
                         net (fo=6, routed)           1.243     6.779    K0/ps2_keyboard_0/C0/ps2_code__0[5]
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.446     7.348    K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.472 r  K0/ps2_keyboard_0/C0/DECODE_CODE[3]_i_1/O
                         net (fo=4, routed)           0.593     8.065    K0/ps2_keyboard_0_n_2
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X34Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.834    K0/DECODE_CODE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.704ns (23.576%)  route 2.282ns (76.424%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558     5.079    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/Q
                         net (fo=6, routed)           1.243     6.779    K0/ps2_keyboard_0/C0/ps2_code__0[5]
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.446     7.348    K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.472 r  K0/ps2_keyboard_0/C0/DECODE_CODE[3]_i_1/O
                         net (fo=4, routed)           0.593     8.065    K0/ps2_keyboard_0_n_2
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X34Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.834    K0/DECODE_CODE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.704ns (23.576%)  route 2.282ns (76.424%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.558     5.079    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/Q
                         net (fo=6, routed)           1.243     6.779    K0/ps2_keyboard_0/C0/ps2_code__0[5]
    SLICE_X35Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.903 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.446     7.348    K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.472 r  K0/ps2_keyboard_0/C0/DECODE_CODE[3]_i_1/O
                         net (fo=4, routed)           0.593     8.065    K0/ps2_keyboard_0_n_2
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X34Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.834    K0/DECODE_CODE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.890ns (30.258%)  route 2.051ns (69.742%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.560     5.081    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           0.678     6.277    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[6]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.401 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6/O
                         net (fo=1, routed)           0.433     6.834    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.958 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.456     7.415    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.539 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.484     8.023    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.439    14.780    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X33Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.815    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.890ns (30.258%)  route 2.051ns (69.742%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.560     5.081    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  K0/ps2_keyboard_0/C0/count_idle_reg[7]/Q
                         net (fo=2, routed)           0.678     6.277    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[6]
    SLICE_X31Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.401 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6/O
                         net (fo=1, routed)           0.433     6.834    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_6_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.958 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.456     7.415    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.539 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.484     8.023    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.439    14.780    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X33Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.815    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  6.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 K0/decode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.557     1.440    K0/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  K0/decode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  K0/decode_reg[2]/Q
                         net (fo=1, routed)           0.091     1.672    K0/decode_reg_n_0_[2]
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.717 r  K0/DECODE_CODE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.717    K0/DECODE_CODE[2]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.824     1.951    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[2]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.121     1.574    K0/DECODE_CODE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.221%)  route 0.110ns (36.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.561     1.444    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X32Y38         FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.110     1.695    K0/ps2_keyboard_0/D0/Iv
    SLICE_X33Y38         LUT5 (Prop_lut5_I0_O)        0.048     1.743 r  K0/ps2_keyboard_0/D0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.743    K0/ps2_keyboard_0/D0/count[2]_i_1_n_0
    SLICE_X33Y38         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.830     1.957    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X33Y38         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X33Y38         FDCE (Hold_fdce_C_D)         0.107     1.564    K0/ps2_keyboard_0/D0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 K0/prev_ps2_code_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.556     1.439    K0/CLK_IBUF_BUFG
    SLICE_X35Y32         FDPE                                         r  K0/prev_ps2_code_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.567 f  K0/prev_ps2_code_flag_reg/Q
                         net (fo=1, routed)           0.054     1.622    K0/ps2_keyboard_0/C0/prev_ps2_code_flag
    SLICE_X35Y32         LUT5 (Prop_lut5_I2_O)        0.099     1.721 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.721    K0/state__0[0]
    SLICE_X35Y32         FDCE                                         r  K0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.823     1.950    K0/CLK_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.091     1.530    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.561     1.444    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X32Y38         FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.110     1.695    K0/ps2_keyboard_0/D0/Iv
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.740 r  K0/ps2_keyboard_0/D0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    K0/ps2_keyboard_0/D0/p_0_in[1]
    SLICE_X33Y38         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.830     1.957    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X33Y38         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X33Y38         FDCE (Hold_fdce_C_D)         0.091     1.548    K0/ps2_keyboard_0/D0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 G0/lenght_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.003%)  route 0.143ns (42.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    G0/CLK_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  G0/lenght_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  G0/lenght_reg[2]/Q
                         net (fo=29, routed)          0.143     1.729    G0/Q[2]
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.049     1.778 r  G0/lenght[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    G0/plusOp[4]
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.832     1.959    G0/CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[4]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.107     1.565    G0/lenght_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.158%)  route 0.128ns (40.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.560     1.443    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  K0/ps2_keyboard_0/D0/count_reg[3]/Q
                         net (fo=4, routed)           0.128     1.713    K0/ps2_keyboard_0/D0/count_reg[3]
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  K0/ps2_keyboard_0/D0/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.758    K0/ps2_keyboard_0/D0/p_0_in[3]
    SLICE_X33Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.828     1.955    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.091     1.534    K0/ps2_keyboard_0/D0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 G0/lenght_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    G0/CLK_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  G0/lenght_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  G0/lenght_reg[2]/Q
                         net (fo=29, routed)          0.143     1.729    G0/Q[2]
    SLICE_X40Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.774 r  G0/lenght[3]_i_1/O
                         net (fo=1, routed)           0.000     1.774    G0/plusOp[3]
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.832     1.959    G0/CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[3]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.092     1.550    G0/lenght_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.561     1.444    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  K0/ps2_keyboard_0/D1/count_reg[2]/Q
                         net (fo=5, routed)           0.089     1.661    K0/ps2_keyboard_0/D1/count_reg[2]
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.099     1.760 r  K0/ps2_keyboard_0/D1/count[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.760    K0/ps2_keyboard_0/D1/count[4]_i_2__1_n_0
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y39         FDCE (Hold_fdce_C_D)         0.092     1.536    K0/ps2_keyboard_0/D1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.830%)  route 0.147ns (44.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y40         FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.147     1.733    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X28Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.778 r  K0/ps2_keyboard_0/D1/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.778    K0/ps2_keyboard_0/D1/p_0_in__0[0]
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X28Y39         FDCE (Hold_fdce_C_D)         0.092     1.552    K0/ps2_keyboard_0/D1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.731%)  route 0.129ns (36.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.559     1.442    A0/CLK_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.129     1.699    A0/p_1_in
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.099     1.798 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.798    A0/PIXEL_CLK_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.956    A0/CLK_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.498     1.458    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     1.549    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y37   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y35   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y35   A0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y46   G0/lenght_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   G0/lenght_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40   G0/lenght_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   G0/lenght_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   G0/lenght_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   G0/lenght_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   G0/lenght_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   G0/lenght_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   G0/lenght_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   G0/lenght_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   G0/lenght_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   G0/lenght_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   G0/lenght_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y42   G0/lenght_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.456ns (13.331%)  route 2.965ns (86.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         2.965     8.509    K0/g_reset
    SLICE_X35Y33         FDCE                                         f  K0/decode_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.456ns (13.331%)  route 2.965ns (86.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         2.965     8.509    K0/g_reset
    SLICE_X35Y33         FDCE                                         f  K0/decode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  K0/decode_reg[1]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.456ns (13.331%)  route 2.965ns (86.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         2.965     8.509    K0/g_reset
    SLICE_X35Y33         FDCE                                         f  K0/decode_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y33         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.456ns (13.331%)  route 2.965ns (86.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         2.965     8.509    K0/g_reset
    SLICE_X34Y33         FDCE                                         f  K0/DECODE_CODE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[1]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.361    14.570    K0/DECODE_CODE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.456ns (13.331%)  route 2.965ns (86.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         2.965     8.509    K0/g_reset
    SLICE_X34Y33         FDCE                                         f  K0/DECODE_CODE_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.361    14.570    K0/DECODE_CODE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.456ns (13.331%)  route 2.965ns (86.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         2.965     8.509    K0/g_reset
    SLICE_X34Y33         FDCE                                         f  K0/DECODE_CODE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.612    K0/DECODE_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.456ns (13.331%)  route 2.965ns (86.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         2.965     8.509    K0/g_reset
    SLICE_X34Y33         FDCE                                         f  K0/DECODE_CODE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.437    14.778    K0/CLK_IBUF_BUFG
    SLICE_X34Y33         FDCE                                         r  K0/DECODE_CODE_reg[2]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.612    K0/DECODE_CODE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.456ns (13.925%)  route 2.819ns (86.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         2.819     8.363    K0/g_reset
    SLICE_X35Y32         FDCE                                         f  K0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.436    14.777    K0/CLK_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.525    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.456ns (13.925%)  route 2.819ns (86.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         2.819     8.363    K0/g_reset
    SLICE_X35Y32         FDCE                                         f  K0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.436    14.777    K0/CLK_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.525    K0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/break_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.456ns (13.925%)  route 2.819ns (86.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     5.088    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         2.819     8.363    K0/g_reset
    SLICE_X35Y32         FDCE                                         f  K0/break_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.436    14.777    K0/CLK_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  K0/break_reg/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.525    K0/break_reg
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  6.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.815%)  route 0.302ns (68.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.302     1.890    S0/g_reset
    SLICE_X38Y45         FDCE                                         f  S0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  S0/cnt_reg[0]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    S0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.815%)  route 0.302ns (68.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.302     1.890    S0/g_reset
    SLICE_X38Y45         FDCE                                         f  S0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  S0/cnt_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    S0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.116%)  route 0.298ns (67.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.298     1.886    G0/g_reset
    SLICE_X41Y46         FDCE                                         f  G0/lenght_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.833     1.960    G0/CLK_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  G0/lenght_reg[0]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X41Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.370    G0/lenght_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/prev_flag_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.095%)  route 0.328ns (69.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.328     1.916    G0/g_reset
    SLICE_X41Y48         FDCE                                         f  G0/prev_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.834     1.961    G0/CLK_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  G0/prev_flag_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.371    G0/prev_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.141ns (15.225%)  route 0.785ns (84.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.785     2.373    K0/ps2_keyboard_0/D0/g_reset
    SLICE_X30Y38         FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.830     1.957    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X30Y38         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X30Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    K0/ps2_keyboard_0/D0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.141ns (14.646%)  route 0.822ns (85.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.822     2.410    K0/ps2_keyboard_0/D0/g_reset
    SLICE_X33Y37         FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.828     1.955    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X33Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    K0/ps2_keyboard_0/D0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.580%)  route 0.826ns (85.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.826     2.414    K0/ps2_keyboard_0/D0/g_reset
    SLICE_X32Y37         FDCE                                         f  K0/ps2_keyboard_0/D0/O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.828     1.955    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.614    K0/ps2_keyboard_0/D0/O_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.141ns (14.468%)  route 0.834ns (85.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.834     2.422    K0/ps2_keyboard_0/D1/g_reset
    SLICE_X29Y39         FDCE                                         f  K0/ps2_keyboard_0/D1/O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X29Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    K0/ps2_keyboard_0/D1/O_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.403%)  route 0.838ns (85.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.838     2.426    K0/ps2_keyboard_0/D1/g_reset
    SLICE_X28Y39         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X28Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    K0/ps2_keyboard_0/D1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.403%)  route 0.838ns (85.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.838     2.426    K0/ps2_keyboard_0/D1/g_reset
    SLICE_X28Y39         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X28Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    K0/ps2_keyboard_0/D1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.809    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1674 Endpoints
Min Delay          1674 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/xSnake_reg[0][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.773ns  (logic 6.161ns (32.816%)  route 12.613ns (67.184%))
  Logic Levels:           11  (CARRY4=4 FDPE=1 LUT1=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE                         0.000     0.000 r  S1/xSnake_reg[0][1]/C
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S1/xSnake_reg[0][1]/Q
                         net (fo=47, routed)          4.658     5.114    S1/X_SNAKE[0]
    SLICE_X48Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  S1/BLUE_OBUF[2]_inst_i_270/O
                         net (fo=1, routed)           0.000     5.238    S1/BLUE_OBUF[2]_inst_i_270_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.788 r  S1/BLUE_OBUF[2]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.788    S1/BLUE_OBUF[2]_inst_i_210_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  S1/BLUE_OBUF[2]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.902    S1/BLUE_OBUF[2]_inst_i_140_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.215 f  S1/BLUE_OBUF[2]_inst_i_72/O[3]
                         net (fo=1, routed)           0.866     7.081    S1/BLUE_OBUF[2]_inst_i_72_n_4
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.306     7.387 r  S1/BLUE_OBUF[2]_inst_i_26/O
                         net (fo=1, routed)           0.000     7.387    A1/BLUE_OBUF[2]_inst_i_2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  A1/BLUE_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           1.122     8.910    S1/BLUE_OBUF[2]_inst_i_1_0[0]
    SLICE_X50Y72         LUT4 (Prop_lut4_I3_O)        0.124     9.034 f  S1/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.855    10.889    A1/is_snake_head
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.013 f  A1/RED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.966    11.980    A1/RED_OBUF[1]_inst_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.145    15.249    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.773 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.773    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[0][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.685ns  (logic 6.131ns (32.814%)  route 12.553ns (67.186%))
  Logic Levels:           11  (CARRY4=4 FDPE=1 LUT1=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE                         0.000     0.000 r  S1/xSnake_reg[0][1]/C
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S1/xSnake_reg[0][1]/Q
                         net (fo=47, routed)          4.658     5.114    S1/X_SNAKE[0]
    SLICE_X48Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  S1/BLUE_OBUF[2]_inst_i_270/O
                         net (fo=1, routed)           0.000     5.238    S1/BLUE_OBUF[2]_inst_i_270_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.788 r  S1/BLUE_OBUF[2]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.788    S1/BLUE_OBUF[2]_inst_i_210_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  S1/BLUE_OBUF[2]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.902    S1/BLUE_OBUF[2]_inst_i_140_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.215 f  S1/BLUE_OBUF[2]_inst_i_72/O[3]
                         net (fo=1, routed)           0.866     7.081    S1/BLUE_OBUF[2]_inst_i_72_n_4
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.306     7.387 r  S1/BLUE_OBUF[2]_inst_i_26/O
                         net (fo=1, routed)           0.000     7.387    A1/BLUE_OBUF[2]_inst_i_2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 f  A1/BLUE_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           1.122     8.910    S1/BLUE_OBUF[2]_inst_i_1_0[0]
    SLICE_X50Y72         LUT4 (Prop_lut4_I3_O)        0.124     9.034 r  S1/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.858    10.892    A1/is_snake_head
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.016 f  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.879    11.895    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.019 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.170    15.189    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    18.685 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.685    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[0][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.600ns  (logic 6.139ns (33.008%)  route 12.461ns (66.992%))
  Logic Levels:           11  (CARRY4=4 FDPE=1 LUT1=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE                         0.000     0.000 r  S1/xSnake_reg[0][1]/C
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S1/xSnake_reg[0][1]/Q
                         net (fo=47, routed)          4.658     5.114    S1/X_SNAKE[0]
    SLICE_X48Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  S1/BLUE_OBUF[2]_inst_i_270/O
                         net (fo=1, routed)           0.000     5.238    S1/BLUE_OBUF[2]_inst_i_270_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.788 r  S1/BLUE_OBUF[2]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.788    S1/BLUE_OBUF[2]_inst_i_210_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  S1/BLUE_OBUF[2]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.902    S1/BLUE_OBUF[2]_inst_i_140_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.215 f  S1/BLUE_OBUF[2]_inst_i_72/O[3]
                         net (fo=1, routed)           0.866     7.081    S1/BLUE_OBUF[2]_inst_i_72_n_4
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.306     7.387 r  S1/BLUE_OBUF[2]_inst_i_26/O
                         net (fo=1, routed)           0.000     7.387    A1/BLUE_OBUF[2]_inst_i_2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 f  A1/BLUE_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           1.122     8.910    S1/BLUE_OBUF[2]_inst_i_1_0[0]
    SLICE_X50Y72         LUT4 (Prop_lut4_I3_O)        0.124     9.034 r  S1/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.855    10.889    A1/is_snake_head
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.013 r  A1/RED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.968    11.982    A1/RED_OBUF[1]_inst_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    12.106 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.991    15.097    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    18.600 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.600    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[0][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.512ns  (logic 6.165ns (33.304%)  route 12.347ns (66.696%))
  Logic Levels:           11  (CARRY4=4 FDPE=1 LUT1=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE                         0.000     0.000 r  S1/xSnake_reg[0][1]/C
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S1/xSnake_reg[0][1]/Q
                         net (fo=47, routed)          4.658     5.114    S1/X_SNAKE[0]
    SLICE_X48Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  S1/BLUE_OBUF[2]_inst_i_270/O
                         net (fo=1, routed)           0.000     5.238    S1/BLUE_OBUF[2]_inst_i_270_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.788 r  S1/BLUE_OBUF[2]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.788    S1/BLUE_OBUF[2]_inst_i_210_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  S1/BLUE_OBUF[2]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.902    S1/BLUE_OBUF[2]_inst_i_140_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.215 f  S1/BLUE_OBUF[2]_inst_i_72/O[3]
                         net (fo=1, routed)           0.866     7.081    S1/BLUE_OBUF[2]_inst_i_72_n_4
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.306     7.387 r  S1/BLUE_OBUF[2]_inst_i_26/O
                         net (fo=1, routed)           0.000     7.387    A1/BLUE_OBUF[2]_inst_i_2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  A1/BLUE_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           1.122     8.910    S1/BLUE_OBUF[2]_inst_i_1_0[0]
    SLICE_X50Y72         LUT4 (Prop_lut4_I3_O)        0.124     9.034 f  S1/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.858    10.892    A1/is_snake_head
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.016 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.877    11.893    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.017 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.965    14.982    GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.512 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.512    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[0][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.455ns  (logic 6.160ns (33.379%)  route 12.295ns (66.621%))
  Logic Levels:           11  (CARRY4=4 FDPE=1 LUT1=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE                         0.000     0.000 r  S1/xSnake_reg[0][1]/C
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S1/xSnake_reg[0][1]/Q
                         net (fo=47, routed)          4.658     5.114    S1/X_SNAKE[0]
    SLICE_X48Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  S1/BLUE_OBUF[2]_inst_i_270/O
                         net (fo=1, routed)           0.000     5.238    S1/BLUE_OBUF[2]_inst_i_270_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.788 r  S1/BLUE_OBUF[2]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.788    S1/BLUE_OBUF[2]_inst_i_210_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  S1/BLUE_OBUF[2]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.902    S1/BLUE_OBUF[2]_inst_i_140_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.215 f  S1/BLUE_OBUF[2]_inst_i_72/O[3]
                         net (fo=1, routed)           0.866     7.081    S1/BLUE_OBUF[2]_inst_i_72_n_4
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.306     7.387 r  S1/BLUE_OBUF[2]_inst_i_26/O
                         net (fo=1, routed)           0.000     7.387    A1/BLUE_OBUF[2]_inst_i_2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 f  A1/BLUE_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           1.122     8.910    S1/BLUE_OBUF[2]_inst_i_1_0[0]
    SLICE_X50Y72         LUT4 (Prop_lut4_I3_O)        0.124     9.034 r  S1/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.860    10.894    A1/is_snake_head
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.018 f  A1/RED_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.806    11.824    A1/RED_OBUF[2]_inst_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  A1/RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.982    14.931    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.455 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.455    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[0][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.416ns  (logic 6.155ns (33.424%)  route 12.260ns (66.576%))
  Logic Levels:           11  (CARRY4=4 FDPE=1 LUT1=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE                         0.000     0.000 r  S1/xSnake_reg[0][1]/C
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S1/xSnake_reg[0][1]/Q
                         net (fo=47, routed)          4.658     5.114    S1/X_SNAKE[0]
    SLICE_X48Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  S1/BLUE_OBUF[2]_inst_i_270/O
                         net (fo=1, routed)           0.000     5.238    S1/BLUE_OBUF[2]_inst_i_270_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.788 r  S1/BLUE_OBUF[2]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.788    S1/BLUE_OBUF[2]_inst_i_210_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  S1/BLUE_OBUF[2]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.902    S1/BLUE_OBUF[2]_inst_i_140_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.215 f  S1/BLUE_OBUF[2]_inst_i_72/O[3]
                         net (fo=1, routed)           0.866     7.081    S1/BLUE_OBUF[2]_inst_i_72_n_4
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.306     7.387 r  S1/BLUE_OBUF[2]_inst_i_26/O
                         net (fo=1, routed)           0.000     7.387    A1/BLUE_OBUF[2]_inst_i_2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  A1/BLUE_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           1.122     8.910    S1/BLUE_OBUF[2]_inst_i_1_0[0]
    SLICE_X50Y72         LUT4 (Prop_lut4_I3_O)        0.124     9.034 f  S1/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.855    10.889    A1/is_snake_head
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.013 f  A1/RED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.966    11.980    A1/RED_OBUF[1]_inst_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.793    14.896    BLUE_OBUF[3]
    H19                  OBUF (Prop_obuf_I_O)         3.519    18.416 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.416    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[0][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.408ns  (logic 6.160ns (33.461%)  route 12.249ns (66.539%))
  Logic Levels:           11  (CARRY4=4 FDPE=1 LUT1=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE                         0.000     0.000 r  S1/xSnake_reg[0][1]/C
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S1/xSnake_reg[0][1]/Q
                         net (fo=47, routed)          4.658     5.114    S1/X_SNAKE[0]
    SLICE_X48Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.238 r  S1/BLUE_OBUF[2]_inst_i_270/O
                         net (fo=1, routed)           0.000     5.238    S1/BLUE_OBUF[2]_inst_i_270_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.788 r  S1/BLUE_OBUF[2]_inst_i_210/CO[3]
                         net (fo=1, routed)           0.000     5.788    S1/BLUE_OBUF[2]_inst_i_210_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.902 r  S1/BLUE_OBUF[2]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.902    S1/BLUE_OBUF[2]_inst_i_140_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.215 f  S1/BLUE_OBUF[2]_inst_i_72/O[3]
                         net (fo=1, routed)           0.866     7.081    S1/BLUE_OBUF[2]_inst_i_72_n_4
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.306     7.387 r  S1/BLUE_OBUF[2]_inst_i_26/O
                         net (fo=1, routed)           0.000     7.387    A1/BLUE_OBUF[2]_inst_i_2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.788 r  A1/BLUE_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           1.122     8.910    S1/BLUE_OBUF[2]_inst_i_1_0[0]
    SLICE_X50Y72         LUT4 (Prop_lut4_I3_O)        0.124     9.034 f  S1/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.860    10.894    A1/is_snake_head
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.018 r  A1/RED_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.659    11.677    A1/RED_OBUF[2]_inst_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.801 r  A1/RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.083    14.885    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    18.408 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.408    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.556ns  (logic 5.738ns (32.683%)  route 11.818ns (67.317%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE                         0.000     0.000 r  A1/countX_reg[2]/C
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/countX_reg[2]/Q
                         net (fo=53, routed)          4.237     4.755    S1/RED_OBUF[2]_inst_i_54_0[1]
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.124     4.879 r  S1/RED_OBUF[2]_inst_i_663/O
                         net (fo=1, routed)           0.000     4.879    S1/RED_OBUF[2]_inst_i_663_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.429 r  S1/RED_OBUF[2]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     5.429    S1/RED_OBUF[2]_inst_i_550_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.543 r  S1/RED_OBUF[2]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.000     5.543    S1/RED_OBUF[2]_inst_i_352_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.771 r  S1/RED_OBUF[2]_inst_i_166/CO[2]
                         net (fo=1, routed)           1.014     6.785    A1/RED_OBUF[2]_inst_i_18_1[0]
    SLICE_X47Y64         LUT5 (Prop_lut5_I2_O)        0.313     7.098 f  A1/RED_OBUF[2]_inst_i_57/O
                         net (fo=1, routed)           0.806     7.904    A1/RED_OBUF[2]_inst_i_57_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.028 f  A1/RED_OBUF[2]_inst_i_18/O
                         net (fo=4, routed)           1.458     9.486    A1/RED_OBUF[2]_inst_i_18_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.610 f  A1/BLUE_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.133    10.743    A1/is_snake_body
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.867 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.170    14.037    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.556 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.556    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.742ns  (logic 5.333ns (36.175%)  route 9.409ns (63.825%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A1/countX_reg[5]/Q
                         net (fo=50, routed)          1.436     1.892    A1/countX_reg[9]_6[5]
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.152     2.044 r  A1/RED_OBUF[2]_inst_i_172/O
                         net (fo=1, routed)           0.815     2.859    A1/RED_OBUF[2]_inst_i_172_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326     3.185 f  A1/RED_OBUF[2]_inst_i_71/O
                         net (fo=6, routed)           1.434     4.619    A1/RED_OBUF[2]_inst_i_71_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.743 f  A1/RED_OBUF[2]_inst_i_27/O
                         net (fo=2, routed)           1.025     5.769    A1/RED_OBUF[2]_inst_i_27_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  A1/RED_OBUF[2]_inst_i_21/O
                         net (fo=1, routed)           1.013     6.906    A1/RED_OBUF[2]_inst_i_21_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.030 r  A1/RED_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.030    A1/RED_OBUF[2]_inst_i_7_n_0
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I0_O)      0.209     7.239 r  A1/RED_OBUF[2]_inst_i_2/O
                         net (fo=8, routed)           0.593     7.832    A1/RED_OBUF[2]_inst_i_2_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.297     8.129 r  A1/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.092    11.221    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.742 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.742    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.527ns  (logic 5.317ns (36.604%)  route 9.210ns (63.396%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE                         0.000     0.000 r  A1/countX_reg[5]/C
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A1/countX_reg[5]/Q
                         net (fo=50, routed)          1.436     1.892    A1/countX_reg[9]_6[5]
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.152     2.044 r  A1/RED_OBUF[2]_inst_i_172/O
                         net (fo=1, routed)           0.815     2.859    A1/RED_OBUF[2]_inst_i_172_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326     3.185 f  A1/RED_OBUF[2]_inst_i_71/O
                         net (fo=6, routed)           1.434     4.619    A1/RED_OBUF[2]_inst_i_71_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.743 f  A1/RED_OBUF[2]_inst_i_27/O
                         net (fo=2, routed)           1.025     5.769    A1/RED_OBUF[2]_inst_i_27_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.893 r  A1/RED_OBUF[2]_inst_i_21/O
                         net (fo=1, routed)           1.013     6.906    A1/RED_OBUF[2]_inst_i_21_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.030 r  A1/RED_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.030    A1/RED_OBUF[2]_inst_i_7_n_0
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I0_O)      0.209     7.239 r  A1/RED_OBUF[2]_inst_i_2/O
                         net (fo=8, routed)           0.593     7.832    A1/RED_OBUF[2]_inst_i_2_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.297     8.129 r  A1/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.893    11.022    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.527 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.527    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/xSnake_reg[5][7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[6][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.211%)  route 0.097ns (40.789%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDPE                         0.000     0.000 r  S1/xSnake_reg[5][7]/C
    SLICE_X36Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[5][7]/Q
                         net (fo=7, routed)           0.097     0.238    S1/xSnake_reg[5]_9[7]
    SLICE_X37Y52         FDPE                                         r  S1/xSnake_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[5][9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[6][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.677%)  route 0.099ns (41.323%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDPE                         0.000     0.000 r  S1/xSnake_reg[5][9]/C
    SLICE_X36Y51         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[5][9]/Q
                         net (fo=7, routed)           0.099     0.240    S1/xSnake_reg[5]_9[9]
    SLICE_X37Y51         FDPE                                         r  S1/xSnake_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[1][17]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[2][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.103%)  route 0.110ns (43.897%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDPE                         0.000     0.000 r  S1/xSnake_reg[1][17]/C
    SLICE_X28Y49         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[1][17]/Q
                         net (fo=4, routed)           0.110     0.251    S1/xSnake_reg[1]_2[17]
    SLICE_X29Y49         FDPE                                         r  S1/xSnake_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[5][2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[6][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.852%)  route 0.116ns (45.148%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE                         0.000     0.000 r  S1/xSnake_reg[5][2]/C
    SLICE_X36Y49         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[5][2]/Q
                         net (fo=7, routed)           0.116     0.257    S1/xSnake_reg[5]_9[2]
    SLICE_X38Y49         FDPE                                         r  S1/xSnake_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[1][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[2][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDPE                         0.000     0.000 r  S1/xSnake_reg[1][18]/C
    SLICE_X30Y51         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/xSnake_reg[1][18]/Q
                         net (fo=4, routed)           0.094     0.258    S1/xSnake_reg[1]_2[18]
    SLICE_X31Y51         FDPE                                         r  S1/xSnake_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[1][21]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[2][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDPE                         0.000     0.000 r  S1/xSnake_reg[1][21]/C
    SLICE_X30Y52         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/xSnake_reg[1][21]/Q
                         net (fo=4, routed)           0.094     0.258    S1/xSnake_reg[1]_2[21]
    SLICE_X31Y52         FDPE                                         r  S1/xSnake_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[1][24]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[2][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE                         0.000     0.000 r  S1/xSnake_reg[1][24]/C
    SLICE_X30Y54         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/xSnake_reg[1][24]/Q
                         net (fo=4, routed)           0.094     0.258    S1/xSnake_reg[1]_2[24]
    SLICE_X31Y54         FDPE                                         r  S1/xSnake_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[6][31]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[7][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDPE                         0.000     0.000 r  S1/xSnake_reg[6][31]/C
    SLICE_X34Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/xSnake_reg[6][31]/Q
                         net (fo=3, routed)           0.094     0.258    S1/xSnake_reg[6]_11[31]
    SLICE_X35Y60         FDPE                                         r  S1/xSnake_reg[7][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[0][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.164ns (63.404%)  route 0.095ns (36.596%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDPE                         0.000     0.000 r  S1/ySnake_reg[0][1]/C
    SLICE_X46Y49         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/ySnake_reg[0][1]/Q
                         net (fo=47, routed)          0.095     0.259    S1/Y_SNAKE[0]
    SLICE_X46Y49         FDPE                                         r  S1/ySnake_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[1][14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[2][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.164ns (63.262%)  route 0.095ns (36.738%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDPE                         0.000     0.000 r  S1/xSnake_reg[1][14]/C
    SLICE_X30Y48         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/xSnake_reg[1][14]/Q
                         net (fo=4, routed)           0.095     0.259    S1/xSnake_reg[1]_2[14]
    SLICE_X31Y48         FDPE                                         r  S1/xSnake_reg[2][14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1449 Endpoints
Min Delay          1449 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/lenght_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.463ns  (logic 4.960ns (34.292%)  route 9.504ns (65.708%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.564     5.085    G0/CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  G0/lenght_reg[4]/Q
                         net (fo=24, routed)          1.234     6.738    G0/lenght_snake[4]
    SLICE_X44Y44         LUT4 (Prop_lut4_I2_O)        0.296     7.034 f  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.745     8.779    G0/lenght_reg[6]_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I3_O)        0.152     8.931 f  G0/RED_OBUF[2]_inst_i_39/O
                         net (fo=2, routed)           0.924     9.855    A1/RED_OBUF[2]_inst_i_5_8
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.326    10.181 f  A1/RED_OBUF[2]_inst_i_14/O
                         net (fo=4, routed)           1.297    11.479    A1/RED_OBUF[2]_inst_i_14_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.603 f  A1/BLUE_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.133    12.736    A1/is_snake_body
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.860 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.170    16.030    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.549 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.549    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.286ns  (logic 4.966ns (34.758%)  route 9.321ns (65.242%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.564     5.085    G0/CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  G0/lenght_reg[4]/Q
                         net (fo=24, routed)          1.234     6.738    G0/lenght_snake[4]
    SLICE_X44Y44         LUT4 (Prop_lut4_I2_O)        0.296     7.034 r  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.745     8.779    G0/lenght_reg[6]_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I3_O)        0.152     8.931 r  G0/RED_OBUF[2]_inst_i_39/O
                         net (fo=2, routed)           0.924     9.855    A1/RED_OBUF[2]_inst_i_5_8
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.326    10.181 r  A1/RED_OBUF[2]_inst_i_14/O
                         net (fo=4, routed)           1.306    11.487    A1/RED_OBUF[2]_inst_i_14_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.611 f  A1/RED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.966    12.578    A1/RED_OBUF[1]_inst_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    12.702 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.145    15.847    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    19.372 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.372    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.114ns  (logic 4.965ns (35.178%)  route 9.149ns (64.822%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.564     5.085    G0/CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  G0/lenght_reg[4]/Q
                         net (fo=24, routed)          1.234     6.738    G0/lenght_snake[4]
    SLICE_X44Y44         LUT4 (Prop_lut4_I2_O)        0.296     7.034 r  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.745     8.779    G0/lenght_reg[6]_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I3_O)        0.152     8.931 r  G0/RED_OBUF[2]_inst_i_39/O
                         net (fo=2, routed)           0.924     9.855    A1/RED_OBUF[2]_inst_i_5_8
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.326    10.181 r  A1/RED_OBUF[2]_inst_i_14/O
                         net (fo=4, routed)           1.457    11.638    A1/RED_OBUF[2]_inst_i_14_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  A1/RED_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.806    12.569    A1/RED_OBUF[2]_inst_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.693 r  A1/RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.982    15.675    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    19.199 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.199    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.113ns  (logic 4.944ns (35.035%)  route 9.168ns (64.965%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.564     5.085    G0/CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  G0/lenght_reg[4]/Q
                         net (fo=24, routed)          1.234     6.738    G0/lenght_snake[4]
    SLICE_X44Y44         LUT4 (Prop_lut4_I2_O)        0.296     7.034 f  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.745     8.779    G0/lenght_reg[6]_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I3_O)        0.152     8.931 f  G0/RED_OBUF[2]_inst_i_39/O
                         net (fo=2, routed)           0.924     9.855    A1/RED_OBUF[2]_inst_i_5_8
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.326    10.181 f  A1/RED_OBUF[2]_inst_i_14/O
                         net (fo=4, routed)           1.306    11.487    A1/RED_OBUF[2]_inst_i_14_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.611 r  A1/RED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.968    12.580    A1/RED_OBUF[1]_inst_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    12.704 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.991    15.695    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.198 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.198    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.067ns  (logic 4.965ns (35.292%)  route 9.103ns (64.708%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.564     5.085    G0/CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  G0/lenght_reg[4]/Q
                         net (fo=24, routed)          1.234     6.738    G0/lenght_snake[4]
    SLICE_X44Y44         LUT4 (Prop_lut4_I2_O)        0.296     7.034 f  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.745     8.779    G0/lenght_reg[6]_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I3_O)        0.152     8.931 f  G0/RED_OBUF[2]_inst_i_39/O
                         net (fo=2, routed)           0.924     9.855    A1/RED_OBUF[2]_inst_i_5_8
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.326    10.181 f  A1/RED_OBUF[2]_inst_i_14/O
                         net (fo=4, routed)           1.457    11.638    A1/RED_OBUF[2]_inst_i_14_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    11.762 r  A1/RED_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.659    12.422    A1/RED_OBUF[2]_inst_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.546 r  A1/RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.083    15.629    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    19.153 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.153    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.029ns  (logic 5.058ns (36.057%)  route 8.970ns (63.943%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.564     5.085    G0/CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  G0/lenght_reg[4]/Q
                         net (fo=24, routed)          1.234     6.738    G0/lenght_snake[4]
    SLICE_X44Y44         LUT4 (Prop_lut4_I2_O)        0.296     7.034 f  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          0.813     7.847    G0/lenght_reg[6]_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.997 f  G0/BLUE_OBUF[2]_inst_i_40/O
                         net (fo=1, routed)           0.810     8.807    A1/RED_OBUF[1]_inst_i_3_4
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.326     9.133 f  A1/BLUE_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           1.038    10.170    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.294 f  S1/RED_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.027    11.321    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124    11.445 f  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.879    12.324    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.448 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.170    15.619    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    19.114 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.114    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.929ns  (logic 4.960ns (35.612%)  route 8.968ns (64.388%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.564     5.085    G0/CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  G0/lenght_reg[4]/Q
                         net (fo=24, routed)          1.234     6.738    G0/lenght_snake[4]
    SLICE_X44Y44         LUT4 (Prop_lut4_I2_O)        0.296     7.034 r  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.745     8.779    G0/lenght_reg[6]_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I3_O)        0.152     8.931 r  G0/RED_OBUF[2]_inst_i_39/O
                         net (fo=2, routed)           0.924     9.855    A1/RED_OBUF[2]_inst_i_5_8
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.326    10.181 r  A1/RED_OBUF[2]_inst_i_14/O
                         net (fo=4, routed)           1.306    11.487    A1/RED_OBUF[2]_inst_i_14_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.611 f  A1/RED_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.966    12.578    A1/RED_OBUF[1]_inst_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    12.702 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.793    15.495    BLUE_OBUF[3]
    H19                  OBUF (Prop_obuf_I_O)         3.519    19.014 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.014    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.855ns  (logic 5.092ns (36.752%)  route 8.763ns (63.248%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.564     5.085    G0/CLK_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  G0/lenght_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  G0/lenght_reg[4]/Q
                         net (fo=24, routed)          1.234     6.738    G0/lenght_snake[4]
    SLICE_X44Y44         LUT4 (Prop_lut4_I2_O)        0.296     7.034 r  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          0.813     7.847    G0/lenght_reg[6]_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.150     7.997 r  G0/BLUE_OBUF[2]_inst_i_40/O
                         net (fo=1, routed)           0.810     8.807    A1/RED_OBUF[1]_inst_i_3_4
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.326     9.133 r  A1/BLUE_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           1.038    10.170    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.294 r  S1/RED_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.027    11.321    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124    11.445 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.877    12.322    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.446 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.965    15.412    GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.941 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.941    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.887ns  (logic 5.083ns (42.759%)  route 6.804ns (57.241%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.566     5.087    G0/CLK_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  G0/lenght_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  G0/lenght_reg[0]/Q
                         net (fo=25, routed)          1.419     6.962    A1/Q[0]
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.150     7.112 f  A1/RED_OBUF[2]_inst_i_62/O
                         net (fo=2, routed)           0.687     7.799    A1/RED_OBUF[2]_inst_i_62_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I1_O)        0.326     8.125 r  A1/RED_OBUF[2]_inst_i_21/O
                         net (fo=1, routed)           1.013     9.138    A1/RED_OBUF[2]_inst_i_21_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.262 r  A1/RED_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     9.262    A1/RED_OBUF[2]_inst_i_7_n_0
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I0_O)      0.209     9.471 r  A1/RED_OBUF[2]_inst_i_2/O
                         net (fo=8, routed)           0.593    10.064    A1/RED_OBUF[2]_inst_i_2_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.297    10.361 r  A1/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.092    13.454    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.974 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.974    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.672ns  (logic 5.067ns (43.414%)  route 6.605ns (56.586%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.566     5.087    G0/CLK_IBUF_BUFG
    SLICE_X41Y46         FDCE                                         r  G0/lenght_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  G0/lenght_reg[0]/Q
                         net (fo=25, routed)          1.419     6.962    A1/Q[0]
    SLICE_X43Y39         LUT4 (Prop_lut4_I3_O)        0.150     7.112 f  A1/RED_OBUF[2]_inst_i_62/O
                         net (fo=2, routed)           0.687     7.799    A1/RED_OBUF[2]_inst_i_62_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I1_O)        0.326     8.125 r  A1/RED_OBUF[2]_inst_i_21/O
                         net (fo=1, routed)           1.013     9.138    A1/RED_OBUF[2]_inst_i_21_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.262 r  A1/RED_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     9.262    A1/RED_OBUF[2]_inst_i_7_n_0
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I0_O)      0.209     9.471 r  A1/RED_OBUF[2]_inst_i_2/O
                         net (fo=8, routed)           0.593    10.064    A1/RED_OBUF[2]_inst_i_2_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.297    10.361 r  A1/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.893    13.254    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.760 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.760    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.880%)  route 0.173ns (55.120%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.561     1.444    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=1, routed)           0.173     1.758    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X31Y36         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[2][4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.141ns (39.315%)  route 0.218ns (60.685%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.218     1.806    S1/g_reset
    SLICE_X43Y46         FDPE                                         f  S1/ySnake_reg[2][4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[2][6]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.141ns (39.315%)  route 0.218ns (60.685%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.218     1.806    S1/g_reset
    SLICE_X43Y46         FDPE                                         f  S1/ySnake_reg[2][6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[2][9]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.141ns (39.315%)  route 0.218ns (60.685%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.218     1.806    S1/g_reset
    SLICE_X43Y46         FDPE                                         f  S1/ySnake_reg[2][9]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[4][5]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.141ns (33.057%)  route 0.286ns (66.943%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.286     1.874    S1/g_reset
    SLICE_X37Y46         FDPE                                         f  S1/xSnake_reg[4][5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[4][11]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.141ns (32.723%)  route 0.290ns (67.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.290     1.878    S1/g_reset
    SLICE_X36Y46         FDPE                                         f  S1/xSnake_reg[4][11]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[4][6]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.141ns (32.723%)  route 0.290ns (67.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.290     1.878    S1/g_reset
    SLICE_X36Y46         FDPE                                         f  S1/xSnake_reg[4][6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[4][8]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.141ns (32.723%)  route 0.290ns (67.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.290     1.878    S1/g_reset
    SLICE_X36Y46         FDPE                                         f  S1/xSnake_reg[4][8]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[4][9]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.141ns (32.723%)  route 0.290ns (67.277%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.290     1.878    S1/g_reset
    SLICE_X36Y46         FDPE                                         f  S1/xSnake_reg[4][9]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[4][12]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.141ns (31.822%)  route 0.302ns (68.178%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    RE0/CLK_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  RE0/G_RESET_reg/Q
                         net (fo=897, routed)         0.302     1.890    S1/g_reset
    SLICE_X37Y49         FDPE                                         f  S1/xSnake_reg[4][12]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.247ns  (logic 1.700ns (23.458%)  route 5.547ns (76.542%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.173     5.625    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.749 f  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.783     6.532    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.656 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.591     7.247    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X29Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445     4.786    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.199ns  (logic 1.696ns (23.565%)  route 5.503ns (76.435%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.472     5.921    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.045 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.628     6.673    K0/ps2_keyboard_0/D0/load
    SLICE_X32Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.797 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.402     7.199    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X32Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.441     4.782    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.700ns (23.777%)  route 5.450ns (76.223%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.173     5.625    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.749 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.897     6.646    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.770 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.150    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445     4.786    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.700ns (23.777%)  route 5.450ns (76.223%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.173     5.625    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.749 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.897     6.646    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.770 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.150    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445     4.786    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.700ns (23.777%)  route 5.450ns (76.223%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.173     5.625    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.749 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.897     6.646    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.770 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.150    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445     4.786    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.700ns (23.777%)  route 5.450ns (76.223%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.173     5.625    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.749 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.897     6.646    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.770 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.150    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445     4.786    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.700ns (23.777%)  route 5.450ns (76.223%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           4.173     5.625    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.749 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.897     6.646    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.770 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     7.150    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445     4.786    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.074ns  (logic 1.820ns (25.733%)  route 5.254ns (74.268%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.472     5.921    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.045 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.337     6.382    K0/ps2_keyboard_0/D0/load
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.506 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.445     6.950    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I2_O)        0.124     7.074 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.074    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X31Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.441     4.782    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X31Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.011ns  (logic 1.696ns (24.198%)  route 5.314ns (75.802%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.472     5.921    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.045 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.337     6.382    K0/ps2_keyboard_0/D0/load
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.506 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.505     7.011    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.441     4.782    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 1.696ns (24.226%)  route 5.306ns (75.774%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           4.472     5.921    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X30Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.045 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.337     6.382    K0/ps2_keyboard_0/D0/load
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.506 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.497     7.003    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X30Y38         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.442     4.783    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X30Y38         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.072%)  route 0.129ns (46.928%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.129     0.275    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[4]
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.826     1.953    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.902%)  route 0.130ns (47.098%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.130     0.276    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[0]
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     1.952    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.802%)  route 0.141ns (49.198%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.141     0.287    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[5]
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.826     1.953    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.674%)  route 0.142ns (49.326%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.142     0.288    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[3]
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     1.952    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.697%)  route 0.160ns (52.303%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.160     0.306    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[6]
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     1.952    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.146ns (45.120%)  route 0.178ns (54.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.178     0.324    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[1]
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     1.952    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.133ns (35.996%)  route 0.236ns (64.004%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.236     0.369    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[7]
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     1.952    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.146ns (36.790%)  route 0.251ns (63.210%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.251     0.397    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[2]
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     1.952    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.191ns (40.808%)  route 0.277ns (59.192%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.156     0.302    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X31Y33         LUT5 (Prop_lut5_I2_O)        0.045     0.347 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.121     0.468    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     1.952    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.191ns (40.808%)  route 0.277ns (59.192%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.156     0.302    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X31Y33         LUT5 (Prop_lut5_I2_O)        0.045     0.347 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.121     0.468    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.825     1.952    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C





