Running: E:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/FPGA/Registerfile_design/test_isim_beh.exe -prj D:/FPGA/Registerfile_design/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/FPGA/Registerfile_design/Register_file.v" into library work
Analyzing Verilog file "D:/FPGA/Registerfile_design/test.v" into library work
Analyzing Verilog file "E:/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Register_file
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/FPGA/Registerfile_design/test_isim_beh.exe
Fuse Memory Usage: 26980 KB
Fuse CPU Usage: 468 ms
