INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DATA1' is not allowed [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DATA2' is not allowed [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:26]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'SELECT' is not allowed [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:27]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RESULT' is not allowed [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:29]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ZERO' is not allowed [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:30]
ERROR: [VRFC 10-3642] port 'DATA1' must not be declared to be an array [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:23]
ERROR: [VRFC 10-3648] port declaration not allowed in 'alu' with formal port declaration list [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:25]
ERROR: [VRFC 10-3648] port declaration not allowed in 'alu' with formal port declaration list [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:26]
ERROR: [VRFC 10-3648] port declaration not allowed in 'alu' with formal port declaration list [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:27]
ERROR: [VRFC 10-3648] port declaration not allowed in 'alu' with formal port declaration list [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:29]
ERROR: [VRFC 10-3648] port declaration not allowed in 'alu' with formal port declaration list [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:30]
ERROR: [VRFC 10-2951] 'SELECT' is not a constant [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:33]
ERROR: [VRFC 10-3155] cannot access memory 'SELECT' directly [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:33]
ERROR: [VRFC 10-1629] illegal case item comparison of a packed type with an unpacked type [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:35]
ERROR: [VRFC 10-3161] cannot assign to memory 'RESULT' directly [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:35]
ERROR: [VRFC 10-3155] cannot access memory 'DATA1' directly [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:35]
ERROR: [VRFC 10-845] illegal operand for operator + [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:35]
ERROR: [VRFC 10-800] illegal concatenation of unpacked value [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:35]
ERROR: [VRFC 10-2865] module 'alu' ignored due to previous errors [C:/fpga-8-bit-processor/fpga-8-bit-processor/fpga-8-bit-processor.srcs/sources_1/new/alu.v:23]
