// Seed: 3655548294
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    input  uwire id_4
);
  id_6(
      .id_0(id_3)
  );
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    output logic id_5,
    output tri id_6,
    input wire id_7
    , id_12,
    output wor id_8,
    output supply0 id_9,
    input supply0 id_10
);
  id_13 :
  assert property (@(posedge 1) !1 ==? 1 - 1 && 1 && id_0 * 1)
  else begin
    id_5 <= 1;
  end
  module_0(
      id_0, id_9, id_1, id_6, id_2
  );
  supply1 id_14 = id_7;
endmodule
