
Data_Acquisition.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000736c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  0800747c  0800747c  0000847c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007538  08007538  00009064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007538  08007538  00009064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007538  08007538  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007538  08007538  00008538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800753c  0800753c  0000853c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08007540  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000201c  20000064  080075a4  00009064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002080  080075a4  00009080  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000188ae  00000000  00000000  0000908d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000410a  00000000  00000000  0002193b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001528  00000000  00000000  00025a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001032  00000000  00000000  00026f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b787  00000000  00000000  00027fa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019714  00000000  00000000  00043729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009aae9  00000000  00000000  0005ce3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f7926  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a98  00000000  00000000  000f796c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000fd404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000064 	.word	0x20000064
 800012c:	00000000 	.word	0x00000000
 8000130:	08007464 	.word	0x08007464

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000068 	.word	0x20000068
 800014c:	08007464 	.word	0x08007464

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	@ 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003be:	2afd      	cmp	r2, #253	@ 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	@ 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	@ 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	@ 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__gesf2>:
 800060c:	f04f 3cff 	mov.w	ip, #4294967295
 8000610:	e006      	b.n	8000620 <__cmpsf2+0x4>
 8000612:	bf00      	nop

08000614 <__lesf2>:
 8000614:	f04f 0c01 	mov.w	ip, #1
 8000618:	e002      	b.n	8000620 <__cmpsf2+0x4>
 800061a:	bf00      	nop

0800061c <__cmpsf2>:
 800061c:	f04f 0c01 	mov.w	ip, #1
 8000620:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000624:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000628:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800062c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000630:	bf18      	it	ne
 8000632:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000636:	d011      	beq.n	800065c <__cmpsf2+0x40>
 8000638:	b001      	add	sp, #4
 800063a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063e:	bf18      	it	ne
 8000640:	ea90 0f01 	teqne	r0, r1
 8000644:	bf58      	it	pl
 8000646:	ebb2 0003 	subspl.w	r0, r2, r3
 800064a:	bf88      	it	hi
 800064c:	17c8      	asrhi	r0, r1, #31
 800064e:	bf38      	it	cc
 8000650:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000654:	bf18      	it	ne
 8000656:	f040 0001 	orrne.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000660:	d102      	bne.n	8000668 <__cmpsf2+0x4c>
 8000662:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000666:	d105      	bne.n	8000674 <__cmpsf2+0x58>
 8000668:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800066c:	d1e4      	bne.n	8000638 <__cmpsf2+0x1c>
 800066e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000672:	d0e1      	beq.n	8000638 <__cmpsf2+0x1c>
 8000674:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <__aeabi_cfrcmple>:
 800067c:	4684      	mov	ip, r0
 800067e:	4608      	mov	r0, r1
 8000680:	4661      	mov	r1, ip
 8000682:	e7ff      	b.n	8000684 <__aeabi_cfcmpeq>

08000684 <__aeabi_cfcmpeq>:
 8000684:	b50f      	push	{r0, r1, r2, r3, lr}
 8000686:	f7ff ffc9 	bl	800061c <__cmpsf2>
 800068a:	2800      	cmp	r0, #0
 800068c:	bf48      	it	mi
 800068e:	f110 0f00 	cmnmi.w	r0, #0
 8000692:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000694 <__aeabi_fcmpeq>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff fff4 	bl	8000684 <__aeabi_cfcmpeq>
 800069c:	bf0c      	ite	eq
 800069e:	2001      	moveq	r0, #1
 80006a0:	2000      	movne	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_fcmplt>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff ffea 	bl	8000684 <__aeabi_cfcmpeq>
 80006b0:	bf34      	ite	cc
 80006b2:	2001      	movcc	r0, #1
 80006b4:	2000      	movcs	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_fcmple>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffe0 	bl	8000684 <__aeabi_cfcmpeq>
 80006c4:	bf94      	ite	ls
 80006c6:	2001      	movls	r0, #1
 80006c8:	2000      	movhi	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_fcmpge>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffd2 	bl	800067c <__aeabi_cfrcmple>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_fcmpgt>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffc8 	bl	800067c <__aeabi_cfrcmple>
 80006ec:	bf34      	ite	cc
 80006ee:	2001      	movcc	r0, #1
 80006f0:	2000      	movcs	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_f2uiz>:
 80006f8:	0042      	lsls	r2, r0, #1
 80006fa:	d20e      	bcs.n	800071a <__aeabi_f2uiz+0x22>
 80006fc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000700:	d30b      	bcc.n	800071a <__aeabi_f2uiz+0x22>
 8000702:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000706:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800070a:	d409      	bmi.n	8000720 <__aeabi_f2uiz+0x28>
 800070c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000710:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	4770      	bx	lr
 800071a:	f04f 0000 	mov.w	r0, #0
 800071e:	4770      	bx	lr
 8000720:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000724:	d101      	bne.n	800072a <__aeabi_f2uiz+0x32>
 8000726:	0242      	lsls	r2, r0, #9
 8000728:	d102      	bne.n	8000730 <__aeabi_f2uiz+0x38>
 800072a:	f04f 30ff 	mov.w	r0, #4294967295
 800072e:	4770      	bx	lr
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop

08000738 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000748:	4b18      	ldr	r3, [pc, #96]	@ (80007ac <MX_ADC1_Init+0x74>)
 800074a:	4a19      	ldr	r2, [pc, #100]	@ (80007b0 <MX_ADC1_Init+0x78>)
 800074c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800074e:	4b17      	ldr	r3, [pc, #92]	@ (80007ac <MX_ADC1_Init+0x74>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000754:	4b15      	ldr	r3, [pc, #84]	@ (80007ac <MX_ADC1_Init+0x74>)
 8000756:	2201      	movs	r2, #1
 8000758:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800075a:	4b14      	ldr	r3, [pc, #80]	@ (80007ac <MX_ADC1_Init+0x74>)
 800075c:	2200      	movs	r2, #0
 800075e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000760:	4b12      	ldr	r3, [pc, #72]	@ (80007ac <MX_ADC1_Init+0x74>)
 8000762:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000766:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000768:	4b10      	ldr	r3, [pc, #64]	@ (80007ac <MX_ADC1_Init+0x74>)
 800076a:	2200      	movs	r2, #0
 800076c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800076e:	4b0f      	ldr	r3, [pc, #60]	@ (80007ac <MX_ADC1_Init+0x74>)
 8000770:	2201      	movs	r2, #1
 8000772:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000774:	480d      	ldr	r0, [pc, #52]	@ (80007ac <MX_ADC1_Init+0x74>)
 8000776:	f001 fcc7 	bl	8002108 <HAL_ADC_Init>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000780:	f001 fa30 	bl	8001be4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000784:	2301      	movs	r3, #1
 8000786:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000788:	2301      	movs	r3, #1
 800078a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 800078c:	2302      	movs	r3, #2
 800078e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	4619      	mov	r1, r3
 8000794:	4805      	ldr	r0, [pc, #20]	@ (80007ac <MX_ADC1_Init+0x74>)
 8000796:	f001 ff7b 	bl	8002690 <HAL_ADC_ConfigChannel>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80007a0:	f001 fa20 	bl	8001be4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007a4:	bf00      	nop
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000080 	.word	0x20000080
 80007b0:	40012400 	.word	0x40012400

080007b4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80007c4:	4b18      	ldr	r3, [pc, #96]	@ (8000828 <MX_ADC2_Init+0x74>)
 80007c6:	4a19      	ldr	r2, [pc, #100]	@ (800082c <MX_ADC2_Init+0x78>)
 80007c8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007ca:	4b17      	ldr	r3, [pc, #92]	@ (8000828 <MX_ADC2_Init+0x74>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80007d0:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <MX_ADC2_Init+0x74>)
 80007d2:	2201      	movs	r2, #1
 80007d4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80007d6:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <MX_ADC2_Init+0x74>)
 80007d8:	2200      	movs	r2, #0
 80007da:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007dc:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <MX_ADC2_Init+0x74>)
 80007de:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80007e2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007e4:	4b10      	ldr	r3, [pc, #64]	@ (8000828 <MX_ADC2_Init+0x74>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80007ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <MX_ADC2_Init+0x74>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007f0:	480d      	ldr	r0, [pc, #52]	@ (8000828 <MX_ADC2_Init+0x74>)
 80007f2:	f001 fc89 	bl	8002108 <HAL_ADC_Init>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80007fc:	f001 f9f2 	bl	8001be4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000800:	2300      	movs	r3, #0
 8000802:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000804:	2301      	movs	r3, #1
 8000806:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000808:	2302      	movs	r3, #2
 800080a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800080c:	1d3b      	adds	r3, r7, #4
 800080e:	4619      	mov	r1, r3
 8000810:	4805      	ldr	r0, [pc, #20]	@ (8000828 <MX_ADC2_Init+0x74>)
 8000812:	f001 ff3d 	bl	8002690 <HAL_ADC_ConfigChannel>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 800081c:	f001 f9e2 	bl	8001be4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000820:	bf00      	nop
 8000822:	3710      	adds	r7, #16
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	200000b0 	.word	0x200000b0
 800082c:	40012800 	.word	0x40012800

08000830 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b08a      	sub	sp, #40	@ 0x28
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000838:	f107 0318 	add.w	r3, r7, #24
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4a28      	ldr	r2, [pc, #160]	@ (80008ec <HAL_ADC_MspInit+0xbc>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d122      	bne.n	8000896 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000850:	4b27      	ldr	r3, [pc, #156]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 8000852:	699b      	ldr	r3, [r3, #24]
 8000854:	4a26      	ldr	r2, [pc, #152]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 8000856:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800085a:	6193      	str	r3, [r2, #24]
 800085c:	4b24      	ldr	r3, [pc, #144]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 800085e:	699b      	ldr	r3, [r3, #24]
 8000860:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000864:	617b      	str	r3, [r7, #20]
 8000866:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000868:	4b21      	ldr	r3, [pc, #132]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 800086a:	699b      	ldr	r3, [r3, #24]
 800086c:	4a20      	ldr	r2, [pc, #128]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 800086e:	f043 0304 	orr.w	r3, r3, #4
 8000872:	6193      	str	r3, [r2, #24]
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 8000876:	699b      	ldr	r3, [r3, #24]
 8000878:	f003 0304 	and.w	r3, r3, #4
 800087c:	613b      	str	r3, [r7, #16]
 800087e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000880:	230e      	movs	r3, #14
 8000882:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000884:	2303      	movs	r3, #3
 8000886:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000888:	f107 0318 	add.w	r3, r7, #24
 800088c:	4619      	mov	r1, r3
 800088e:	4819      	ldr	r0, [pc, #100]	@ (80008f4 <HAL_ADC_MspInit+0xc4>)
 8000890:	f002 fba2 	bl	8002fd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000894:	e026      	b.n	80008e4 <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4a17      	ldr	r2, [pc, #92]	@ (80008f8 <HAL_ADC_MspInit+0xc8>)
 800089c:	4293      	cmp	r3, r2
 800089e:	d121      	bne.n	80008e4 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80008a0:	4b13      	ldr	r3, [pc, #76]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	4a12      	ldr	r2, [pc, #72]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 80008a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008aa:	6193      	str	r3, [r2, #24]
 80008ac:	4b10      	ldr	r3, [pc, #64]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 80008ae:	699b      	ldr	r3, [r3, #24]
 80008b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008b4:	60fb      	str	r3, [r7, #12]
 80008b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b8:	4b0d      	ldr	r3, [pc, #52]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	4a0c      	ldr	r2, [pc, #48]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 80008be:	f043 0304 	orr.w	r3, r3, #4
 80008c2:	6193      	str	r3, [r2, #24]
 80008c4:	4b0a      	ldr	r3, [pc, #40]	@ (80008f0 <HAL_ADC_MspInit+0xc0>)
 80008c6:	699b      	ldr	r3, [r3, #24]
 80008c8:	f003 0304 	and.w	r3, r3, #4
 80008cc:	60bb      	str	r3, [r7, #8]
 80008ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80008d0:	2371      	movs	r3, #113	@ 0x71
 80008d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008d4:	2303      	movs	r3, #3
 80008d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0318 	add.w	r3, r7, #24
 80008dc:	4619      	mov	r1, r3
 80008de:	4805      	ldr	r0, [pc, #20]	@ (80008f4 <HAL_ADC_MspInit+0xc4>)
 80008e0:	f002 fb7a 	bl	8002fd8 <HAL_GPIO_Init>
}
 80008e4:	bf00      	nop
 80008e6:	3728      	adds	r7, #40	@ 0x28
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40012400 	.word	0x40012400
 80008f0:	40021000 	.word	0x40021000
 80008f4:	40010800 	.word	0x40010800
 80008f8:	40012800 	.word	0x40012800

080008fc <setADCChannel1>:
unsigned char readings_qtt=40;


unsigned short sensorData[sensor_qtt][sensor_buffer_size];

HAL_StatusTypeDef setADCChannel1(unsigned char channel){
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
	switch(channel) {
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	2b11      	cmp	r3, #17
 800090a:	d86f      	bhi.n	80009ec <setADCChannel1+0xf0>
 800090c:	a201      	add	r2, pc, #4	@ (adr r2, 8000914 <setADCChannel1+0x18>)
 800090e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000912:	bf00      	nop
 8000914:	0800095d 	.word	0x0800095d
 8000918:	08000965 	.word	0x08000965
 800091c:	0800096d 	.word	0x0800096d
 8000920:	08000975 	.word	0x08000975
 8000924:	0800097d 	.word	0x0800097d
 8000928:	08000985 	.word	0x08000985
 800092c:	0800098d 	.word	0x0800098d
 8000930:	08000995 	.word	0x08000995
 8000934:	0800099d 	.word	0x0800099d
 8000938:	080009a5 	.word	0x080009a5
 800093c:	080009ad 	.word	0x080009ad
 8000940:	080009b5 	.word	0x080009b5
 8000944:	080009bd 	.word	0x080009bd
 8000948:	080009c5 	.word	0x080009c5
 800094c:	080009cd 	.word	0x080009cd
 8000950:	080009d5 	.word	0x080009d5
 8000954:	080009dd 	.word	0x080009dd
 8000958:	080009e5 	.word	0x080009e5
	       	case 0:
	            sConfig1.Channel = ADC_CHANNEL_0;
 800095c:	4b2c      	ldr	r3, [pc, #176]	@ (8000a10 <setADCChannel1+0x114>)
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
	            break;
 8000962:	e045      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 1:
	            sConfig1.Channel = ADC_CHANNEL_1;
 8000964:	4b2a      	ldr	r3, [pc, #168]	@ (8000a10 <setADCChannel1+0x114>)
 8000966:	2201      	movs	r2, #1
 8000968:	601a      	str	r2, [r3, #0]
	            break;
 800096a:	e041      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 2:
	            sConfig1.Channel = ADC_CHANNEL_2;
 800096c:	4b28      	ldr	r3, [pc, #160]	@ (8000a10 <setADCChannel1+0x114>)
 800096e:	2202      	movs	r2, #2
 8000970:	601a      	str	r2, [r3, #0]
	            break;
 8000972:	e03d      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 3:
	            sConfig1.Channel = ADC_CHANNEL_3;
 8000974:	4b26      	ldr	r3, [pc, #152]	@ (8000a10 <setADCChannel1+0x114>)
 8000976:	2203      	movs	r2, #3
 8000978:	601a      	str	r2, [r3, #0]
	            break;
 800097a:	e039      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 4:
	            sConfig1.Channel = ADC_CHANNEL_4;
 800097c:	4b24      	ldr	r3, [pc, #144]	@ (8000a10 <setADCChannel1+0x114>)
 800097e:	2204      	movs	r2, #4
 8000980:	601a      	str	r2, [r3, #0]
	            break;
 8000982:	e035      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 5:
	            sConfig1.Channel = ADC_CHANNEL_5;
 8000984:	4b22      	ldr	r3, [pc, #136]	@ (8000a10 <setADCChannel1+0x114>)
 8000986:	2205      	movs	r2, #5
 8000988:	601a      	str	r2, [r3, #0]
	            break;
 800098a:	e031      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 6:
	            sConfig1.Channel = ADC_CHANNEL_6;
 800098c:	4b20      	ldr	r3, [pc, #128]	@ (8000a10 <setADCChannel1+0x114>)
 800098e:	2206      	movs	r2, #6
 8000990:	601a      	str	r2, [r3, #0]
	            break;
 8000992:	e02d      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 7:
	            sConfig1.Channel = ADC_CHANNEL_7;
 8000994:	4b1e      	ldr	r3, [pc, #120]	@ (8000a10 <setADCChannel1+0x114>)
 8000996:	2207      	movs	r2, #7
 8000998:	601a      	str	r2, [r3, #0]
	            break;
 800099a:	e029      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 8:
	            sConfig1.Channel = ADC_CHANNEL_8;
 800099c:	4b1c      	ldr	r3, [pc, #112]	@ (8000a10 <setADCChannel1+0x114>)
 800099e:	2208      	movs	r2, #8
 80009a0:	601a      	str	r2, [r3, #0]
	            break;
 80009a2:	e025      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 9:
	            sConfig1.Channel = ADC_CHANNEL_9;
 80009a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a10 <setADCChannel1+0x114>)
 80009a6:	2209      	movs	r2, #9
 80009a8:	601a      	str	r2, [r3, #0]
	            break;
 80009aa:	e021      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 10:
	            sConfig1.Channel = ADC_CHANNEL_10;
 80009ac:	4b18      	ldr	r3, [pc, #96]	@ (8000a10 <setADCChannel1+0x114>)
 80009ae:	220a      	movs	r2, #10
 80009b0:	601a      	str	r2, [r3, #0]
	            break;
 80009b2:	e01d      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 11:
	            sConfig1.Channel = ADC_CHANNEL_11;
 80009b4:	4b16      	ldr	r3, [pc, #88]	@ (8000a10 <setADCChannel1+0x114>)
 80009b6:	220b      	movs	r2, #11
 80009b8:	601a      	str	r2, [r3, #0]
	            break;
 80009ba:	e019      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 12:
	            sConfig1.Channel = ADC_CHANNEL_12;
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <setADCChannel1+0x114>)
 80009be:	220c      	movs	r2, #12
 80009c0:	601a      	str	r2, [r3, #0]
	            break;
 80009c2:	e015      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 13:
	            sConfig1.Channel = ADC_CHANNEL_13;
 80009c4:	4b12      	ldr	r3, [pc, #72]	@ (8000a10 <setADCChannel1+0x114>)
 80009c6:	220d      	movs	r2, #13
 80009c8:	601a      	str	r2, [r3, #0]
	            break;
 80009ca:	e011      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 14:
	            sConfig1.Channel = ADC_CHANNEL_14;
 80009cc:	4b10      	ldr	r3, [pc, #64]	@ (8000a10 <setADCChannel1+0x114>)
 80009ce:	220e      	movs	r2, #14
 80009d0:	601a      	str	r2, [r3, #0]
	            break;
 80009d2:	e00d      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 15:
	            sConfig1.Channel = ADC_CHANNEL_15;
 80009d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <setADCChannel1+0x114>)
 80009d6:	220f      	movs	r2, #15
 80009d8:	601a      	str	r2, [r3, #0]
	            break;
 80009da:	e009      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 16:
	            sConfig1.Channel = ADC_CHANNEL_16;
 80009dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <setADCChannel1+0x114>)
 80009de:	2210      	movs	r2, #16
 80009e0:	601a      	str	r2, [r3, #0]
	            break;
 80009e2:	e005      	b.n	80009f0 <setADCChannel1+0xf4>
	        case 17:
	            sConfig1.Channel = ADC_CHANNEL_17;
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <setADCChannel1+0x114>)
 80009e6:	2211      	movs	r2, #17
 80009e8:	601a      	str	r2, [r3, #0]
	            break;
 80009ea:	e001      	b.n	80009f0 <setADCChannel1+0xf4>
	        default:
	            return HAL_ERROR; // Canal inv√°lido
 80009ec:	2301      	movs	r3, #1
 80009ee:	e00a      	b.n	8000a06 <setADCChannel1+0x10a>
	    }

	    sConfig1.Rank = ADC_REGULAR_RANK_1;
 80009f0:	4b07      	ldr	r3, [pc, #28]	@ (8000a10 <setADCChannel1+0x114>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	605a      	str	r2, [r3, #4]
	    sConfig1.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80009f6:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <setADCChannel1+0x114>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]

	    return HAL_ADC_ConfigChannel(&hadc1, &sConfig1);
 80009fc:	4904      	ldr	r1, [pc, #16]	@ (8000a10 <setADCChannel1+0x114>)
 80009fe:	4805      	ldr	r0, [pc, #20]	@ (8000a14 <setADCChannel1+0x118>)
 8000a00:	f001 fe46 	bl	8002690 <HAL_ADC_ConfigChannel>
 8000a04:	4603      	mov	r3, r0

}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	200000e0 	.word	0x200000e0
 8000a14:	20000080 	.word	0x20000080

08000a18 <setADCChannel2>:

HAL_StatusTypeDef setADCChannel2(unsigned char channel){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
	switch(channel) {
 8000a22:	79fb      	ldrb	r3, [r7, #7]
 8000a24:	2b11      	cmp	r3, #17
 8000a26:	d86f      	bhi.n	8000b08 <setADCChannel2+0xf0>
 8000a28:	a201      	add	r2, pc, #4	@ (adr r2, 8000a30 <setADCChannel2+0x18>)
 8000a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a2e:	bf00      	nop
 8000a30:	08000a79 	.word	0x08000a79
 8000a34:	08000a81 	.word	0x08000a81
 8000a38:	08000a89 	.word	0x08000a89
 8000a3c:	08000a91 	.word	0x08000a91
 8000a40:	08000a99 	.word	0x08000a99
 8000a44:	08000aa1 	.word	0x08000aa1
 8000a48:	08000aa9 	.word	0x08000aa9
 8000a4c:	08000ab1 	.word	0x08000ab1
 8000a50:	08000ab9 	.word	0x08000ab9
 8000a54:	08000ac1 	.word	0x08000ac1
 8000a58:	08000ac9 	.word	0x08000ac9
 8000a5c:	08000ad1 	.word	0x08000ad1
 8000a60:	08000ad9 	.word	0x08000ad9
 8000a64:	08000ae1 	.word	0x08000ae1
 8000a68:	08000ae9 	.word	0x08000ae9
 8000a6c:	08000af1 	.word	0x08000af1
 8000a70:	08000af9 	.word	0x08000af9
 8000a74:	08000b01 	.word	0x08000b01
	        case 0:
	            sConfig2.Channel = ADC_CHANNEL_0;
 8000a78:	4b2c      	ldr	r3, [pc, #176]	@ (8000b2c <setADCChannel2+0x114>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	601a      	str	r2, [r3, #0]
	            break;
 8000a7e:	e045      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 1:
	            sConfig2.Channel = ADC_CHANNEL_1;
 8000a80:	4b2a      	ldr	r3, [pc, #168]	@ (8000b2c <setADCChannel2+0x114>)
 8000a82:	2201      	movs	r2, #1
 8000a84:	601a      	str	r2, [r3, #0]
	            break;
 8000a86:	e041      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 2:
	            sConfig2.Channel = ADC_CHANNEL_2;
 8000a88:	4b28      	ldr	r3, [pc, #160]	@ (8000b2c <setADCChannel2+0x114>)
 8000a8a:	2202      	movs	r2, #2
 8000a8c:	601a      	str	r2, [r3, #0]
	            break;
 8000a8e:	e03d      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 3:
	            sConfig2.Channel = ADC_CHANNEL_3;
 8000a90:	4b26      	ldr	r3, [pc, #152]	@ (8000b2c <setADCChannel2+0x114>)
 8000a92:	2203      	movs	r2, #3
 8000a94:	601a      	str	r2, [r3, #0]
	            break;
 8000a96:	e039      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 4:
	            sConfig2.Channel = ADC_CHANNEL_4;
 8000a98:	4b24      	ldr	r3, [pc, #144]	@ (8000b2c <setADCChannel2+0x114>)
 8000a9a:	2204      	movs	r2, #4
 8000a9c:	601a      	str	r2, [r3, #0]
	            break;
 8000a9e:	e035      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 5:
	            sConfig2.Channel = ADC_CHANNEL_5;
 8000aa0:	4b22      	ldr	r3, [pc, #136]	@ (8000b2c <setADCChannel2+0x114>)
 8000aa2:	2205      	movs	r2, #5
 8000aa4:	601a      	str	r2, [r3, #0]
	            break;
 8000aa6:	e031      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 6:
	            sConfig2.Channel = ADC_CHANNEL_6;
 8000aa8:	4b20      	ldr	r3, [pc, #128]	@ (8000b2c <setADCChannel2+0x114>)
 8000aaa:	2206      	movs	r2, #6
 8000aac:	601a      	str	r2, [r3, #0]
	            break;
 8000aae:	e02d      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 7:
	            sConfig2.Channel = ADC_CHANNEL_7;
 8000ab0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b2c <setADCChannel2+0x114>)
 8000ab2:	2207      	movs	r2, #7
 8000ab4:	601a      	str	r2, [r3, #0]
	            break;
 8000ab6:	e029      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 8:
	            sConfig2.Channel = ADC_CHANNEL_8;
 8000ab8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b2c <setADCChannel2+0x114>)
 8000aba:	2208      	movs	r2, #8
 8000abc:	601a      	str	r2, [r3, #0]
	            break;
 8000abe:	e025      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 9:
	            sConfig2.Channel = ADC_CHANNEL_9;
 8000ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b2c <setADCChannel2+0x114>)
 8000ac2:	2209      	movs	r2, #9
 8000ac4:	601a      	str	r2, [r3, #0]
	            break;
 8000ac6:	e021      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 10:
	            sConfig2.Channel = ADC_CHANNEL_10;
 8000ac8:	4b18      	ldr	r3, [pc, #96]	@ (8000b2c <setADCChannel2+0x114>)
 8000aca:	220a      	movs	r2, #10
 8000acc:	601a      	str	r2, [r3, #0]
	            break;
 8000ace:	e01d      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 11:
	            sConfig2.Channel = ADC_CHANNEL_11;
 8000ad0:	4b16      	ldr	r3, [pc, #88]	@ (8000b2c <setADCChannel2+0x114>)
 8000ad2:	220b      	movs	r2, #11
 8000ad4:	601a      	str	r2, [r3, #0]
	            break;
 8000ad6:	e019      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 12:
	            sConfig2.Channel = ADC_CHANNEL_12;
 8000ad8:	4b14      	ldr	r3, [pc, #80]	@ (8000b2c <setADCChannel2+0x114>)
 8000ada:	220c      	movs	r2, #12
 8000adc:	601a      	str	r2, [r3, #0]
	            break;
 8000ade:	e015      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 13:
	            sConfig2.Channel = ADC_CHANNEL_13;
 8000ae0:	4b12      	ldr	r3, [pc, #72]	@ (8000b2c <setADCChannel2+0x114>)
 8000ae2:	220d      	movs	r2, #13
 8000ae4:	601a      	str	r2, [r3, #0]
	            break;
 8000ae6:	e011      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 14:
	            sConfig2.Channel = ADC_CHANNEL_14;
 8000ae8:	4b10      	ldr	r3, [pc, #64]	@ (8000b2c <setADCChannel2+0x114>)
 8000aea:	220e      	movs	r2, #14
 8000aec:	601a      	str	r2, [r3, #0]
	            break;
 8000aee:	e00d      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 15:
	            sConfig2.Channel = ADC_CHANNEL_15;
 8000af0:	4b0e      	ldr	r3, [pc, #56]	@ (8000b2c <setADCChannel2+0x114>)
 8000af2:	220f      	movs	r2, #15
 8000af4:	601a      	str	r2, [r3, #0]
	            break;
 8000af6:	e009      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 16:
	            sConfig2.Channel = ADC_CHANNEL_16;
 8000af8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b2c <setADCChannel2+0x114>)
 8000afa:	2210      	movs	r2, #16
 8000afc:	601a      	str	r2, [r3, #0]
	            break;
 8000afe:	e005      	b.n	8000b0c <setADCChannel2+0xf4>
	        case 17:
	            sConfig2.Channel = ADC_CHANNEL_17;
 8000b00:	4b0a      	ldr	r3, [pc, #40]	@ (8000b2c <setADCChannel2+0x114>)
 8000b02:	2211      	movs	r2, #17
 8000b04:	601a      	str	r2, [r3, #0]
	            break;
 8000b06:	e001      	b.n	8000b0c <setADCChannel2+0xf4>
	        default:
	            return HAL_ERROR; // canal inv√°lido
 8000b08:	2301      	movs	r3, #1
 8000b0a:	e00a      	b.n	8000b22 <setADCChannel2+0x10a>
	    }

	    sConfig2.Rank = ADC_REGULAR_RANK_1;
 8000b0c:	4b07      	ldr	r3, [pc, #28]	@ (8000b2c <setADCChannel2+0x114>)
 8000b0e:	2201      	movs	r2, #1
 8000b10:	605a      	str	r2, [r3, #4]
	    sConfig2.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000b12:	4b06      	ldr	r3, [pc, #24]	@ (8000b2c <setADCChannel2+0x114>)
 8000b14:	2205      	movs	r2, #5
 8000b16:	609a      	str	r2, [r3, #8]
	    return HAL_ADC_ConfigChannel(&hadc2, &sConfig2);
 8000b18:	4904      	ldr	r1, [pc, #16]	@ (8000b2c <setADCChannel2+0x114>)
 8000b1a:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <setADCChannel2+0x118>)
 8000b1c:	f001 fdb8 	bl	8002690 <HAL_ADC_ConfigChannel>
 8000b20:	4603      	mov	r3, r0

}
 8000b22:	4618      	mov	r0, r3
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	200000ec 	.word	0x200000ec
 8000b30:	200000b0 	.word	0x200000b0

08000b34 <readADCValue1>:

uint16_t readADCValue1(unsigned char channelNumber) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	71fb      	strb	r3, [r7, #7]

    if (setADCChannel1(channelNumber) != HAL_OK) {
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fedb 	bl	80008fc <setADCChannel1>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d002      	beq.n	8000b52 <readADCValue1+0x1e>
        return 0xFFFF;  // erro
 8000b4c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b50:	e031      	b.n	8000bb6 <readADCValue1+0x82>
    }
    delay_us(1);
 8000b52:	2001      	movs	r0, #1
 8000b54:	f000 f91a 	bl	8000d8c <delay_us>
    uint32_t sum=0;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	60fb      	str	r3, [r7, #12]
    HAL_ADC_Start(&hadc1);
 8000b5c:	4818      	ldr	r0, [pc, #96]	@ (8000bc0 <readADCValue1+0x8c>)
 8000b5e:	f001 fbab 	bl	80022b8 <HAL_ADC_Start>
    for (uint8_t i = 0; i < readings_qtt; i++) {
 8000b62:	2300      	movs	r3, #0
 8000b64:	72fb      	strb	r3, [r7, #11]
 8000b66:	e017      	b.n	8000b98 <readADCValue1+0x64>
    	if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) != HAL_OK) {
 8000b68:	f04f 31ff 	mov.w	r1, #4294967295
 8000b6c:	4814      	ldr	r0, [pc, #80]	@ (8000bc0 <readADCValue1+0x8c>)
 8000b6e:	f001 fc7d 	bl	800246c <HAL_ADC_PollForConversion>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d005      	beq.n	8000b84 <readADCValue1+0x50>
    		HAL_ADC_Stop(&hadc1);
 8000b78:	4811      	ldr	r0, [pc, #68]	@ (8000bc0 <readADCValue1+0x8c>)
 8000b7a:	f001 fc4b 	bl	8002414 <HAL_ADC_Stop>
    		return 0xFFFF;  // erro
 8000b7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b82:	e018      	b.n	8000bb6 <readADCValue1+0x82>
    	}
    	sum += HAL_ADC_GetValue(&hadc1);
 8000b84:	480e      	ldr	r0, [pc, #56]	@ (8000bc0 <readADCValue1+0x8c>)
 8000b86:	f001 fd77 	bl	8002678 <HAL_ADC_GetValue>
 8000b8a:	4602      	mov	r2, r0
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	4413      	add	r3, r2
 8000b90:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < readings_qtt; i++) {
 8000b92:	7afb      	ldrb	r3, [r7, #11]
 8000b94:	3301      	adds	r3, #1
 8000b96:	72fb      	strb	r3, [r7, #11]
 8000b98:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc4 <readADCValue1+0x90>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	7afa      	ldrb	r2, [r7, #11]
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d3e2      	bcc.n	8000b68 <readADCValue1+0x34>
    }
    HAL_ADC_Stop(&hadc1);
 8000ba2:	4807      	ldr	r0, [pc, #28]	@ (8000bc0 <readADCValue1+0x8c>)
 8000ba4:	f001 fc36 	bl	8002414 <HAL_ADC_Stop>
    return (uint16_t)(sum / readings_qtt);
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <readADCValue1+0x90>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8000bb4:	b29b      	uxth	r3, r3
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	20000080 	.word	0x20000080
 8000bc4:	20000000 	.word	0x20000000

08000bc8 <readADCValue2>:

uint16_t readADCValue2(unsigned char channelNumber) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	71fb      	strb	r3, [r7, #7]
    if (setADCChannel2(channelNumber) != HAL_OK) {
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ff1f 	bl	8000a18 <setADCChannel2>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d002      	beq.n	8000be6 <readADCValue2+0x1e>
        return 0xFFFF;  // erro
 8000be0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000be4:	e031      	b.n	8000c4a <readADCValue2+0x82>
    }
    delay_us(1);
 8000be6:	2001      	movs	r0, #1
 8000be8:	f000 f8d0 	bl	8000d8c <delay_us>
    uint32_t sum=0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]
    HAL_ADC_Start(&hadc2);
 8000bf0:	4818      	ldr	r0, [pc, #96]	@ (8000c54 <readADCValue2+0x8c>)
 8000bf2:	f001 fb61 	bl	80022b8 <HAL_ADC_Start>
    for (uint8_t i = 0; i < readings_qtt; i++) {
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	72fb      	strb	r3, [r7, #11]
 8000bfa:	e017      	b.n	8000c2c <readADCValue2+0x64>
        if (HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY) != HAL_OK) {
 8000bfc:	f04f 31ff 	mov.w	r1, #4294967295
 8000c00:	4814      	ldr	r0, [pc, #80]	@ (8000c54 <readADCValue2+0x8c>)
 8000c02:	f001 fc33 	bl	800246c <HAL_ADC_PollForConversion>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d005      	beq.n	8000c18 <readADCValue2+0x50>
            HAL_ADC_Stop(&hadc2);
 8000c0c:	4811      	ldr	r0, [pc, #68]	@ (8000c54 <readADCValue2+0x8c>)
 8000c0e:	f001 fc01 	bl	8002414 <HAL_ADC_Stop>
            return 0xFFFF;
 8000c12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c16:	e018      	b.n	8000c4a <readADCValue2+0x82>
        }
        sum += HAL_ADC_GetValue(&hadc2);
 8000c18:	480e      	ldr	r0, [pc, #56]	@ (8000c54 <readADCValue2+0x8c>)
 8000c1a:	f001 fd2d 	bl	8002678 <HAL_ADC_GetValue>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	4413      	add	r3, r2
 8000c24:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < readings_qtt; i++) {
 8000c26:	7afb      	ldrb	r3, [r7, #11]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	72fb      	strb	r3, [r7, #11]
 8000c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c58 <readADCValue2+0x90>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	7afa      	ldrb	r2, [r7, #11]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d3e2      	bcc.n	8000bfc <readADCValue2+0x34>
    }
    HAL_ADC_Stop(&hadc2);
 8000c36:	4807      	ldr	r0, [pc, #28]	@ (8000c54 <readADCValue2+0x8c>)
 8000c38:	f001 fbec 	bl	8002414 <HAL_ADC_Stop>
    return (uint16_t)(sum / readings_qtt);
 8000c3c:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <readADCValue2+0x90>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	461a      	mov	r2, r3
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c48:	b29b      	uxth	r3, r3
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	200000b0 	.word	0x200000b0
 8000c58:	20000000 	.word	0x20000000

08000c5c <readSensor>:

uint16_t readSensor(unsigned char mux_pin, unsigned char index){
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	460a      	mov	r2, r1
 8000c66:	71fb      	strb	r3, [r7, #7]
 8000c68:	4613      	mov	r3, r2
 8000c6a:	71bb      	strb	r3, [r7, #6]
	unsigned char mux = mux_pin>>4;
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	091b      	lsrs	r3, r3, #4
 8000c70:	737b      	strb	r3, [r7, #13]
	unsigned char porta  = mux_pin&0b1111;
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	f003 030f 	and.w	r3, r3, #15
 8000c78:	733b      	strb	r3, [r7, #12]
	_Bool s0 = porta&0b0001;
 8000c7a:	7b3b      	ldrb	r3, [r7, #12]
 8000c7c:	f003 0301 	and.w	r3, r3, #1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	bf14      	ite	ne
 8000c84:	2301      	movne	r3, #1
 8000c86:	2300      	moveq	r3, #0
 8000c88:	72fb      	strb	r3, [r7, #11]
	_Bool s1 = (porta&0b0010)>>1;
 8000c8a:	7b3b      	ldrb	r3, [r7, #12]
 8000c8c:	105b      	asrs	r3, r3, #1
 8000c8e:	f003 0301 	and.w	r3, r3, #1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	bf14      	ite	ne
 8000c96:	2301      	movne	r3, #1
 8000c98:	2300      	moveq	r3, #0
 8000c9a:	72bb      	strb	r3, [r7, #10]
	_Bool s2 = (porta&0b0100)>>2;
 8000c9c:	7b3b      	ldrb	r3, [r7, #12]
 8000c9e:	109b      	asrs	r3, r3, #2
 8000ca0:	f003 0301 	and.w	r3, r3, #1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	bf14      	ite	ne
 8000ca8:	2301      	movne	r3, #1
 8000caa:	2300      	moveq	r3, #0
 8000cac:	727b      	strb	r3, [r7, #9]
	_Bool s3 = (porta&0b1000)>>3;
 8000cae:	7b3b      	ldrb	r3, [r7, #12]
 8000cb0:	10db      	asrs	r3, r3, #3
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	bf14      	ite	ne
 8000cba:	2301      	movne	r3, #1
 8000cbc:	2300      	moveq	r3, #0
 8000cbe:	723b      	strb	r3, [r7, #8]

	HAL_GPIO_WritePin(EN1_GPIO, EN1_PIN, GPIO_PIN_SET); // EN1 (B4)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	2110      	movs	r1, #16
 8000cc4:	482f      	ldr	r0, [pc, #188]	@ (8000d84 <readSensor+0x128>)
 8000cc6:	f002 fb0b 	bl	80032e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO, EN2_PIN, GPIO_PIN_SET); // EN2 (B3)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	2108      	movs	r1, #8
 8000cce:	482d      	ldr	r0, [pc, #180]	@ (8000d84 <readSensor+0x128>)
 8000cd0:	f002 fb06 	bl	80032e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO, EN3_PIN, GPIO_PIN_SET); // EN3 (A15)
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cda:	482b      	ldr	r0, [pc, #172]	@ (8000d88 <readSensor+0x12c>)
 8000cdc:	f002 fb00 	bl	80032e0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(S0_GPIO, S0_PIN, s0);
 8000ce0:	7afb      	ldrb	r3, [r7, #11]
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	2180      	movs	r1, #128	@ 0x80
 8000ce6:	4827      	ldr	r0, [pc, #156]	@ (8000d84 <readSensor+0x128>)
 8000ce8:	f002 fafa 	bl	80032e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S1_GPIO, S1_PIN, s1);
 8000cec:	7abb      	ldrb	r3, [r7, #10]
 8000cee:	461a      	mov	r2, r3
 8000cf0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cf4:	4823      	ldr	r0, [pc, #140]	@ (8000d84 <readSensor+0x128>)
 8000cf6:	f002 faf3 	bl	80032e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO, S2_PIN, s2);
 8000cfa:	7a7b      	ldrb	r3, [r7, #9]
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	2120      	movs	r1, #32
 8000d00:	4820      	ldr	r0, [pc, #128]	@ (8000d84 <readSensor+0x128>)
 8000d02:	f002 faed 	bl	80032e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO, S3_PIN, s3);
 8000d06:	7a3b      	ldrb	r3, [r7, #8]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	2140      	movs	r1, #64	@ 0x40
 8000d0c:	481d      	ldr	r0, [pc, #116]	@ (8000d84 <readSensor+0x128>)
 8000d0e:	f002 fae7 	bl	80032e0 <HAL_GPIO_WritePin>

	uint16_t value;
	switch (mux) {
 8000d12:	7b7b      	ldrb	r3, [r7, #13]
 8000d14:	2b03      	cmp	r3, #3
 8000d16:	d01c      	beq.n	8000d52 <readSensor+0xf6>
 8000d18:	2b03      	cmp	r3, #3
 8000d1a:	dc26      	bgt.n	8000d6a <readSensor+0x10e>
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d002      	beq.n	8000d26 <readSensor+0xca>
 8000d20:	2b02      	cmp	r3, #2
 8000d22:	d00b      	beq.n	8000d3c <readSensor+0xe0>
	        case 3:
	            HAL_GPIO_WritePin(EN3_GPIO, EN3_PIN, GPIO_PIN_RESET); // Ativa EN3 (A15)
	            value = readADCValue1(3);
	            break;
	        default:
	            break;
 8000d24:	e021      	b.n	8000d6a <readSensor+0x10e>
	            HAL_GPIO_WritePin(EN1_GPIO, EN1_PIN, GPIO_PIN_RESET); // Ativa EN1 (B4)
 8000d26:	2200      	movs	r2, #0
 8000d28:	2110      	movs	r1, #16
 8000d2a:	4816      	ldr	r0, [pc, #88]	@ (8000d84 <readSensor+0x128>)
 8000d2c:	f002 fad8 	bl	80032e0 <HAL_GPIO_WritePin>
	            value = readADCValue1(1);
 8000d30:	2001      	movs	r0, #1
 8000d32:	f7ff feff 	bl	8000b34 <readADCValue1>
 8000d36:	4603      	mov	r3, r0
 8000d38:	81fb      	strh	r3, [r7, #14]
	            break;
 8000d3a:	e017      	b.n	8000d6c <readSensor+0x110>
	            HAL_GPIO_WritePin(EN2_GPIO, EN2_PIN, GPIO_PIN_RESET); // Ativa EN2 (B3)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2108      	movs	r1, #8
 8000d40:	4810      	ldr	r0, [pc, #64]	@ (8000d84 <readSensor+0x128>)
 8000d42:	f002 facd 	bl	80032e0 <HAL_GPIO_WritePin>
	            value = readADCValue1(2);
 8000d46:	2002      	movs	r0, #2
 8000d48:	f7ff fef4 	bl	8000b34 <readADCValue1>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	81fb      	strh	r3, [r7, #14]
	            break;
 8000d50:	e00c      	b.n	8000d6c <readSensor+0x110>
	            HAL_GPIO_WritePin(EN3_GPIO, EN3_PIN, GPIO_PIN_RESET); // Ativa EN3 (A15)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d58:	480b      	ldr	r0, [pc, #44]	@ (8000d88 <readSensor+0x12c>)
 8000d5a:	f002 fac1 	bl	80032e0 <HAL_GPIO_WritePin>
	            value = readADCValue1(3);
 8000d5e:	2003      	movs	r0, #3
 8000d60:	f7ff fee8 	bl	8000b34 <readADCValue1>
 8000d64:	4603      	mov	r3, r0
 8000d66:	81fb      	strh	r3, [r7, #14]
	            break;
 8000d68:	e000      	b.n	8000d6c <readSensor+0x110>
	            break;
 8000d6a:	bf00      	nop
	    }
	return returnAvgData(value,index);
 8000d6c:	79ba      	ldrb	r2, [r7, #6]
 8000d6e:	89fb      	ldrh	r3, [r7, #14]
 8000d70:	4611      	mov	r1, r2
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 f826 	bl	8000dc4 <returnAvgData>
 8000d78:	4603      	mov	r3, r0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	40010c00 	.word	0x40010c00
 8000d88:	40010800 	.word	0x40010800

08000d8c <delay_us>:

void delay_us(unsigned short us)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000d96:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc0 <delay_us+0x34>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim1);
 8000d9e:	4808      	ldr	r0, [pc, #32]	@ (8000dc0 <delay_us+0x34>)
 8000da0:	f003 f8b2 	bl	8003f08 <HAL_TIM_Base_Start>

    while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 8000da4:	bf00      	nop
 8000da6:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <delay_us+0x34>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000dac:	88fb      	ldrh	r3, [r7, #6]
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d3f9      	bcc.n	8000da6 <delay_us+0x1a>

    HAL_TIM_Base_Stop(&htim1);
 8000db2:	4803      	ldr	r0, [pc, #12]	@ (8000dc0 <delay_us+0x34>)
 8000db4:	f003 f8f2 	bl	8003f9c <HAL_TIM_Base_Stop>
}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	2000050c 	.word	0x2000050c

08000dc4 <returnAvgData>:

uint16_t returnAvgData(uint16_t data, uint8_t index){
 8000dc4:	b5b0      	push	{r4, r5, r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	460a      	mov	r2, r1
 8000dce:	80fb      	strh	r3, [r7, #6]
 8000dd0:	4613      	mov	r3, r2
 8000dd2:	717b      	strb	r3, [r7, #5]
	uint8_t weight = 3;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	743b      	strb	r3, [r7, #16]
	uint32_t sum=data*weight;
 8000dd8:	88fb      	ldrh	r3, [r7, #6]
 8000dda:	7c3a      	ldrb	r2, [r7, #16]
 8000ddc:	fb02 f303 	mul.w	r3, r2, r3
 8000de0:	617b      	str	r3, [r7, #20]
  float factor = 0.95;
 8000de2:	4b64      	ldr	r3, [pc, #400]	@ (8000f74 <returnAvgData+0x1b0>)
 8000de4:	60fb      	str	r3, [r7, #12]
	uint8_t n = weight;
 8000de6:	7c3b      	ldrb	r3, [r7, #16]
 8000de8:	74fb      	strb	r3, [r7, #19]
	for (uint8_t i=0;i<sensor_buffer_size;i++){
 8000dea:	2300      	movs	r3, #0
 8000dec:	74bb      	strb	r3, [r7, #18]
 8000dee:	e082      	b.n	8000ef6 <returnAvgData+0x132>
		if (sensorData[index][i]==0xFFFF){
 8000df0:	797a      	ldrb	r2, [r7, #5]
 8000df2:	7cb9      	ldrb	r1, [r7, #18]
 8000df4:	4860      	ldr	r0, [pc, #384]	@ (8000f78 <returnAvgData+0x1b4>)
 8000df6:	4613      	mov	r3, r2
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	4413      	add	r3, r2
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	440b      	add	r3, r1
 8000e00:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000e04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d115      	bne.n	8000e38 <returnAvgData+0x74>
			sensorData[index][i]=data;
 8000e0c:	797a      	ldrb	r2, [r7, #5]
 8000e0e:	7cb9      	ldrb	r1, [r7, #18]
 8000e10:	4859      	ldr	r0, [pc, #356]	@ (8000f78 <returnAvgData+0x1b4>)
 8000e12:	4613      	mov	r3, r2
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	4413      	add	r3, r2
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	440b      	add	r3, r1
 8000e1c:	88fa      	ldrh	r2, [r7, #6]
 8000e1e:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
			return sensorData[index][i];
 8000e22:	797a      	ldrb	r2, [r7, #5]
 8000e24:	7cb9      	ldrb	r1, [r7, #18]
 8000e26:	4854      	ldr	r0, [pc, #336]	@ (8000f78 <returnAvgData+0x1b4>)
 8000e28:	4613      	mov	r3, r2
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	4413      	add	r3, r2
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	440b      	add	r3, r1
 8000e32:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000e36:	e099      	b.n	8000f6c <returnAvgData+0x1a8>
		}
		else{
      if (sensorData[index][i]>(factor*data)&&sensorData[index][i]<((1+(1-factor))*data)){
 8000e38:	797a      	ldrb	r2, [r7, #5]
 8000e3a:	7cb9      	ldrb	r1, [r7, #18]
 8000e3c:	484e      	ldr	r0, [pc, #312]	@ (8000f78 <returnAvgData+0x1b4>)
 8000e3e:	4613      	mov	r3, r2
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	4413      	add	r3, r2
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	440b      	add	r3, r1
 8000e48:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fa39 	bl	80002c4 <__aeabi_i2f>
 8000e52:	4604      	mov	r4, r0
 8000e54:	88fb      	ldrh	r3, [r7, #6]
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff fa34 	bl	80002c4 <__aeabi_i2f>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	68f9      	ldr	r1, [r7, #12]
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff fa83 	bl	800036c <__aeabi_fmul>
 8000e66:	4603      	mov	r3, r0
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	f7ff fc3a 	bl	80006e4 <__aeabi_fcmpgt>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d03c      	beq.n	8000ef0 <returnAvgData+0x12c>
 8000e76:	797a      	ldrb	r2, [r7, #5]
 8000e78:	7cb9      	ldrb	r1, [r7, #18]
 8000e7a:	483f      	ldr	r0, [pc, #252]	@ (8000f78 <returnAvgData+0x1b4>)
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	4413      	add	r3, r2
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	440b      	add	r3, r1
 8000e86:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fa1a 	bl	80002c4 <__aeabi_i2f>
 8000e90:	4604      	mov	r4, r0
 8000e92:	68f9      	ldr	r1, [r7, #12]
 8000e94:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000e98:	f7ff f95e 	bl	8000158 <__aeabi_fsub>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff f95a 	bl	800015c <__addsf3>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	461d      	mov	r5, r3
 8000eac:	88fb      	ldrh	r3, [r7, #6]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff fa08 	bl	80002c4 <__aeabi_i2f>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4628      	mov	r0, r5
 8000eba:	f7ff fa57 	bl	800036c <__aeabi_fmul>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4620      	mov	r0, r4
 8000ec4:	f7ff fbf0 	bl	80006a8 <__aeabi_fcmplt>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d010      	beq.n	8000ef0 <returnAvgData+0x12c>
			sum = sum+sensorData[index][i];
 8000ece:	797a      	ldrb	r2, [r7, #5]
 8000ed0:	7cb9      	ldrb	r1, [r7, #18]
 8000ed2:	4829      	ldr	r0, [pc, #164]	@ (8000f78 <returnAvgData+0x1b4>)
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	4413      	add	r3, r2
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	440b      	add	r3, r1
 8000ede:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	617b      	str	r3, [r7, #20]
			n++;
 8000eea:	7cfb      	ldrb	r3, [r7, #19]
 8000eec:	3301      	adds	r3, #1
 8000eee:	74fb      	strb	r3, [r7, #19]
	for (uint8_t i=0;i<sensor_buffer_size;i++){
 8000ef0:	7cbb      	ldrb	r3, [r7, #18]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	74bb      	strb	r3, [r7, #18]
 8000ef6:	7cbb      	ldrb	r3, [r7, #18]
 8000ef8:	2b09      	cmp	r3, #9
 8000efa:	f67f af79 	bls.w	8000df0 <returnAvgData+0x2c>
      }
		}
	}
  for (uint8_t i=0;i<sensor_buffer_size-1;i++){
 8000efe:	2300      	movs	r3, #0
 8000f00:	747b      	strb	r3, [r7, #17]
 8000f02:	e018      	b.n	8000f36 <returnAvgData+0x172>
    sensorData[index][i]=sensorData[index][i+1];
 8000f04:	7979      	ldrb	r1, [r7, #5]
 8000f06:	7c7b      	ldrb	r3, [r7, #17]
 8000f08:	1c5c      	adds	r4, r3, #1
 8000f0a:	797a      	ldrb	r2, [r7, #5]
 8000f0c:	7c78      	ldrb	r0, [r7, #17]
 8000f0e:	4d1a      	ldr	r5, [pc, #104]	@ (8000f78 <returnAvgData+0x1b4>)
 8000f10:	460b      	mov	r3, r1
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	440b      	add	r3, r1
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	4423      	add	r3, r4
 8000f1a:	f835 4013 	ldrh.w	r4, [r5, r3, lsl #1]
 8000f1e:	4916      	ldr	r1, [pc, #88]	@ (8000f78 <returnAvgData+0x1b4>)
 8000f20:	4613      	mov	r3, r2
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	4413      	add	r3, r2
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	4403      	add	r3, r0
 8000f2a:	4622      	mov	r2, r4
 8000f2c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  for (uint8_t i=0;i<sensor_buffer_size-1;i++){
 8000f30:	7c7b      	ldrb	r3, [r7, #17]
 8000f32:	3301      	adds	r3, #1
 8000f34:	747b      	strb	r3, [r7, #17]
 8000f36:	7c7b      	ldrb	r3, [r7, #17]
 8000f38:	2b08      	cmp	r3, #8
 8000f3a:	d9e3      	bls.n	8000f04 <returnAvgData+0x140>
  }
	sensorData[index][sensor_buffer_size-1]=sum/n;
 8000f3c:	7cfb      	ldrb	r3, [r7, #19]
 8000f3e:	697a      	ldr	r2, [r7, #20]
 8000f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f44:	797a      	ldrb	r2, [r7, #5]
 8000f46:	b298      	uxth	r0, r3
 8000f48:	490b      	ldr	r1, [pc, #44]	@ (8000f78 <returnAvgData+0x1b4>)
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	4413      	add	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	440b      	add	r3, r1
 8000f54:	3312      	adds	r3, #18
 8000f56:	4602      	mov	r2, r0
 8000f58:	801a      	strh	r2, [r3, #0]
	return sensorData[index][sensor_buffer_size-1];
 8000f5a:	797a      	ldrb	r2, [r7, #5]
 8000f5c:	4906      	ldr	r1, [pc, #24]	@ (8000f78 <returnAvgData+0x1b4>)
 8000f5e:	4613      	mov	r3, r2
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	4413      	add	r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	440b      	add	r3, r1
 8000f68:	3312      	adds	r3, #18
 8000f6a:	881b      	ldrh	r3, [r3, #0]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bdb0      	pop	{r4, r5, r7, pc}
 8000f74:	3f733333 	.word	0x3f733333
 8000f78:	200000f8 	.word	0x200000f8

08000f7c <setAvgDataEmpty>:

void setAvgDataEmpty(){
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
	for (uint8_t i=0;i<sensor_qtt;i++){
 8000f82:	2300      	movs	r3, #0
 8000f84:	71fb      	strb	r3, [r7, #7]
 8000f86:	e017      	b.n	8000fb8 <setAvgDataEmpty+0x3c>
		for (uint8_t j=0;j<sensor_buffer_size;j++){
 8000f88:	2300      	movs	r3, #0
 8000f8a:	71bb      	strb	r3, [r7, #6]
 8000f8c:	e00e      	b.n	8000fac <setAvgDataEmpty+0x30>
			sensorData[i][j]=0xFFFF;
 8000f8e:	79fa      	ldrb	r2, [r7, #7]
 8000f90:	79b9      	ldrb	r1, [r7, #6]
 8000f92:	480e      	ldr	r0, [pc, #56]	@ (8000fcc <setAvgDataEmpty+0x50>)
 8000f94:	4613      	mov	r3, r2
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	4413      	add	r3, r2
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	440b      	add	r3, r1
 8000f9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fa2:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
		for (uint8_t j=0;j<sensor_buffer_size;j++){
 8000fa6:	79bb      	ldrb	r3, [r7, #6]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	71bb      	strb	r3, [r7, #6]
 8000fac:	79bb      	ldrb	r3, [r7, #6]
 8000fae:	2b09      	cmp	r3, #9
 8000fb0:	d9ed      	bls.n	8000f8e <setAvgDataEmpty+0x12>
	for (uint8_t i=0;i<sensor_qtt;i++){
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	71fb      	strb	r3, [r7, #7]
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	2b24      	cmp	r3, #36	@ 0x24
 8000fbc:	d9e4      	bls.n	8000f88 <setAvgDataEmpty+0xc>
		}
	}
}
 8000fbe:	bf00      	nop
 8000fc0:	bf00      	nop
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	200000f8 	.word	0x200000f8

08000fd0 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000fd4:	4b17      	ldr	r3, [pc, #92]	@ (8001034 <MX_CAN_Init+0x64>)
 8000fd6:	4a18      	ldr	r2, [pc, #96]	@ (8001038 <MX_CAN_Init+0x68>)
 8000fd8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 8000fda:	4b16      	ldr	r3, [pc, #88]	@ (8001034 <MX_CAN_Init+0x64>)
 8000fdc:	2208      	movs	r2, #8
 8000fde:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000fe0:	4b14      	ldr	r3, [pc, #80]	@ (8001034 <MX_CAN_Init+0x64>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fe6:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <MX_CAN_Init+0x64>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8000fec:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <MX_CAN_Init+0x64>)
 8000fee:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ff2:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <MX_CAN_Init+0x64>)
 8000ff6:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000ffa:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8001034 <MX_CAN_Init+0x64>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <MX_CAN_Init+0x64>)
 8001004:	2200      	movs	r2, #0
 8001006:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001008:	4b0a      	ldr	r3, [pc, #40]	@ (8001034 <MX_CAN_Init+0x64>)
 800100a:	2200      	movs	r2, #0
 800100c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800100e:	4b09      	ldr	r3, [pc, #36]	@ (8001034 <MX_CAN_Init+0x64>)
 8001010:	2200      	movs	r2, #0
 8001012:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001014:	4b07      	ldr	r3, [pc, #28]	@ (8001034 <MX_CAN_Init+0x64>)
 8001016:	2200      	movs	r2, #0
 8001018:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800101a:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <MX_CAN_Init+0x64>)
 800101c:	2200      	movs	r2, #0
 800101e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001020:	4804      	ldr	r0, [pc, #16]	@ (8001034 <MX_CAN_Init+0x64>)
 8001022:	f001 fcc8 	bl	80029b6 <HAL_CAN_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800102c:	f000 fdda 	bl	8001be4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	200003dc 	.word	0x200003dc
 8001038:	40006400 	.word	0x40006400

0800103c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0310 	add.w	r3, r7, #16
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a1c      	ldr	r2, [pc, #112]	@ (80010c8 <HAL_CAN_MspInit+0x8c>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d131      	bne.n	80010c0 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800105c:	4b1b      	ldr	r3, [pc, #108]	@ (80010cc <HAL_CAN_MspInit+0x90>)
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	4a1a      	ldr	r2, [pc, #104]	@ (80010cc <HAL_CAN_MspInit+0x90>)
 8001062:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001066:	61d3      	str	r3, [r2, #28]
 8001068:	4b18      	ldr	r3, [pc, #96]	@ (80010cc <HAL_CAN_MspInit+0x90>)
 800106a:	69db      	ldr	r3, [r3, #28]
 800106c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001074:	4b15      	ldr	r3, [pc, #84]	@ (80010cc <HAL_CAN_MspInit+0x90>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	4a14      	ldr	r2, [pc, #80]	@ (80010cc <HAL_CAN_MspInit+0x90>)
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	6193      	str	r3, [r2, #24]
 8001080:	4b12      	ldr	r3, [pc, #72]	@ (80010cc <HAL_CAN_MspInit+0x90>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	f003 0304 	and.w	r3, r3, #4
 8001088:	60bb      	str	r3, [r7, #8]
 800108a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800108c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001090:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109a:	f107 0310 	add.w	r3, r7, #16
 800109e:	4619      	mov	r1, r3
 80010a0:	480b      	ldr	r0, [pc, #44]	@ (80010d0 <HAL_CAN_MspInit+0x94>)
 80010a2:	f001 ff99 	bl	8002fd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80010a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ac:	2302      	movs	r3, #2
 80010ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b0:	2303      	movs	r3, #3
 80010b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b4:	f107 0310 	add.w	r3, r7, #16
 80010b8:	4619      	mov	r1, r3
 80010ba:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <HAL_CAN_MspInit+0x94>)
 80010bc:	f001 ff8c 	bl	8002fd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80010c0:	bf00      	nop
 80010c2:	3720      	adds	r7, #32
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40006400 	.word	0x40006400
 80010cc:	40021000 	.word	0x40021000
 80010d0:	40010800 	.word	0x40010800

080010d4 <sendCANString>:


const unsigned char DEBUG_ID = 0x7B;
const unsigned char DEBUG_DLC = 8;

HAL_StatusTypeDef sendCANString(const char* message){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08e      	sub	sp, #56	@ 0x38
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef txHeader;
	unsigned long txMailbox;
	unsigned char txData[8];
	
	HAL_StatusTypeDef status = HAL_OK;
 80010dc:	2300      	movs	r3, #0
 80010de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	
	txHeader.StdId = DEBUG_ID;
 80010e2:	237b      	movs	r3, #123	@ 0x7b
 80010e4:	61bb      	str	r3, [r7, #24]
    txHeader.ExtId = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]
    txHeader.IDE = CAN_ID_STD;
 80010ea:	2300      	movs	r3, #0
 80010ec:	623b      	str	r3, [r7, #32]
    txHeader.RTR = CAN_RTR_DATA;
 80010ee:	2300      	movs	r3, #0
 80010f0:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.DLC = DEBUG_DLC;
 80010f2:	2308      	movs	r3, #8
 80010f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.TransmitGlobalTime = DISABLE;
 80010f6:	2300      	movs	r3, #0
 80010f8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	
	unsigned char len = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while (1) {
        if (message[len] == '\0') {
 8001102:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d109      	bne.n	8001124 <sendCANString+0x50>
        	  len++;
 8001110:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001114:	3301      	adds	r3, #1
 8001116:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
              break;
 800111a:	bf00      	nop
        }
        len++;
    }
	
	for (unsigned char i = 0; i < len; i += 8) {
 800111c:	2300      	movs	r3, #0
 800111e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8001122:	e060      	b.n	80011e6 <sendCANString+0x112>
        len++;
 8001124:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001128:	3301      	adds	r3, #1
 800112a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (message[len] == '\0') {
 800112e:	e7e8      	b.n	8001102 <sendCANString+0x2e>
        txHeader.DLC = (len - i > 8) ? 8 : (len - i);
 8001130:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001134:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	2b08      	cmp	r3, #8
 800113c:	bfa8      	it	ge
 800113e:	2308      	movge	r3, #8
 8001140:	62bb      	str	r3, [r7, #40]	@ 0x28
        for (unsigned char j = 0; j < 8; j++) {
 8001142:	2300      	movs	r3, #0
 8001144:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001148:	e00b      	b.n	8001162 <sendCANString+0x8e>
            txData[j] = 0;
 800114a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800114e:	3338      	adds	r3, #56	@ 0x38
 8001150:	443b      	add	r3, r7
 8001152:	2200      	movs	r2, #0
 8001154:	f803 2c2c 	strb.w	r2, [r3, #-44]
        for (unsigned char j = 0; j < 8; j++) {
 8001158:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800115c:	3301      	adds	r3, #1
 800115e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001162:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001166:	2b07      	cmp	r3, #7
 8001168:	d9ef      	bls.n	800114a <sendCANString+0x76>
        }
        for (unsigned char j = 0; j < txHeader.DLC; j++) {
 800116a:	2300      	movs	r3, #0
 800116c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001170:	e013      	b.n	800119a <sendCANString+0xc6>
            txData[j] = message[i + j];
 8001172:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8001176:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800117a:	4413      	add	r3, r2
 800117c:	461a      	mov	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	441a      	add	r2, r3
 8001182:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001186:	7812      	ldrb	r2, [r2, #0]
 8001188:	3338      	adds	r3, #56	@ 0x38
 800118a:	443b      	add	r3, r7
 800118c:	f803 2c2c 	strb.w	r2, [r3, #-44]
        for (unsigned char j = 0; j < txHeader.DLC; j++) {
 8001190:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001194:	3301      	adds	r3, #1
 8001196:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800119a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800119e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d3e6      	bcc.n	8001172 <sendCANString+0x9e>
        }
        status = HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox);
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	f107 020c 	add.w	r2, r7, #12
 80011ac:	f107 0118 	add.w	r1, r7, #24
 80011b0:	4812      	ldr	r0, [pc, #72]	@ (80011fc <sendCANString+0x128>)
 80011b2:	f001 fd3f 	bl	8002c34 <HAL_CAN_AddTxMessage>
 80011b6:	4603      	mov	r3, r0
 80011b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        if (status != HAL_OK) {
 80011bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d002      	beq.n	80011ca <sendCANString+0xf6>
            return status;
 80011c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011c8:	e014      	b.n	80011f4 <sendCANString+0x120>
        }
        while (HAL_CAN_IsTxMessagePending(&hcan, txMailbox));
 80011ca:	bf00      	nop
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	4619      	mov	r1, r3
 80011d0:	480a      	ldr	r0, [pc, #40]	@ (80011fc <sendCANString+0x128>)
 80011d2:	f001 fdfe 	bl	8002dd2 <HAL_CAN_IsTxMessagePending>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1f7      	bne.n	80011cc <sendCANString+0xf8>
	for (unsigned char i = 0; i < len; i += 8) {
 80011dc:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80011e0:	3308      	adds	r3, #8
 80011e2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80011e6:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80011ea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d39e      	bcc.n	8001130 <sendCANString+0x5c>
    }
	return HAL_OK;
 80011f2:	2300      	movs	r3, #0

}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3738      	adds	r7, #56	@ 0x38
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	200003dc 	.word	0x200003dc

08001200 <sendCANData>:


HAL_StatusTypeDef sendCANData(unsigned char message[8], unsigned char CAN_ID, unsigned char CAN_DLC){
 8001200:	b580      	push	{r7, lr}
 8001202:	b08a      	sub	sp, #40	@ 0x28
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	70fb      	strb	r3, [r7, #3]
 800120c:	4613      	mov	r3, r2
 800120e:	70bb      	strb	r3, [r7, #2]
	CAN_TxHeaderTypeDef txHeader;
	unsigned long txMailbox;

	HAL_StatusTypeDef status = HAL_OK;
 8001210:	2300      	movs	r3, #0
 8001212:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	txHeader.StdId = CAN_ID;
 8001216:	78fb      	ldrb	r3, [r7, #3]
 8001218:	60fb      	str	r3, [r7, #12]
    txHeader.ExtId = 0;
 800121a:	2300      	movs	r3, #0
 800121c:	613b      	str	r3, [r7, #16]
    txHeader.IDE = CAN_ID_STD;
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]
    txHeader.RTR = CAN_RTR_DATA;
 8001222:	2300      	movs	r3, #0
 8001224:	61bb      	str	r3, [r7, #24]
    txHeader.DLC = CAN_DLC;
 8001226:	78bb      	ldrb	r3, [r7, #2]
 8001228:	61fb      	str	r3, [r7, #28]
    txHeader.TransmitGlobalTime = DISABLE;
 800122a:	2300      	movs	r3, #0
 800122c:	f887 3020 	strb.w	r3, [r7, #32]

    status = HAL_CAN_AddTxMessage(&hcan, &txHeader, message, &txMailbox);
 8001230:	f107 0308 	add.w	r3, r7, #8
 8001234:	f107 010c 	add.w	r1, r7, #12
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	480d      	ldr	r0, [pc, #52]	@ (8001270 <sendCANData+0x70>)
 800123c:	f001 fcfa 	bl	8002c34 <HAL_CAN_AddTxMessage>
 8001240:	4603      	mov	r3, r0
 8001242:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) {
 8001246:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800124a:	2b00      	cmp	r3, #0
 800124c:	d002      	beq.n	8001254 <sendCANData+0x54>
        return status;
 800124e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001252:	e009      	b.n	8001268 <sendCANData+0x68>
    }
    while (HAL_CAN_IsTxMessagePending(&hcan, txMailbox)){}
 8001254:	bf00      	nop
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	4619      	mov	r1, r3
 800125a:	4805      	ldr	r0, [pc, #20]	@ (8001270 <sendCANData+0x70>)
 800125c:	f001 fdb9 	bl	8002dd2 <HAL_CAN_IsTxMessagePending>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1f7      	bne.n	8001256 <sendCANData+0x56>
	return HAL_OK;
 8001266:	2300      	movs	r3, #0
}
 8001268:	4618      	mov	r0, r3
 800126a:	3728      	adds	r7, #40	@ 0x28
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	200003dc 	.word	0x200003dc

08001274 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	setAvgDataEmpty();
 8001278:	f7ff fe80 	bl	8000f7c <setAvgDataEmpty>
	hal_message=setupSensors();
 800127c:	f000 fcb8 	bl	8001bf0 <setupSensors>
 8001280:	4603      	mov	r3, r0
 8001282:	461a      	mov	r2, r3
 8001284:	4b1e      	ldr	r3, [pc, #120]	@ (8001300 <MX_FREERTOS_Init+0x8c>)
 8001286:	701a      	strb	r2, [r3, #0]

	Message_Debug_Time = HAL_GetTick();
 8001288:	f000 ff34 	bl	80020f4 <HAL_GetTick>
 800128c:	4603      	mov	r3, r0
 800128e:	4a1d      	ldr	r2, [pc, #116]	@ (8001304 <MX_FREERTOS_Init+0x90>)
 8001290:	6013      	str	r3, [r2, #0]

	DATA_01.time = HAL_GetTick();
 8001292:	f000 ff2f 	bl	80020f4 <HAL_GetTick>
 8001296:	4603      	mov	r3, r0
 8001298:	4a1b      	ldr	r2, [pc, #108]	@ (8001308 <MX_FREERTOS_Init+0x94>)
 800129a:	6013      	str	r3, [r2, #0]
	DATA_02.time = HAL_GetTick();
 800129c:	f000 ff2a 	bl	80020f4 <HAL_GetTick>
 80012a0:	4603      	mov	r3, r0
 80012a2:	4a1a      	ldr	r2, [pc, #104]	@ (800130c <MX_FREERTOS_Init+0x98>)
 80012a4:	6013      	str	r3, [r2, #0]
	DATA_03.time = HAL_GetTick();
 80012a6:	f000 ff25 	bl	80020f4 <HAL_GetTick>
 80012aa:	4603      	mov	r3, r0
 80012ac:	4a18      	ldr	r2, [pc, #96]	@ (8001310 <MX_FREERTOS_Init+0x9c>)
 80012ae:	6013      	str	r3, [r2, #0]
	DATA_04.time = HAL_GetTick();
 80012b0:	f000 ff20 	bl	80020f4 <HAL_GetTick>
 80012b4:	4603      	mov	r3, r0
 80012b6:	4a17      	ldr	r2, [pc, #92]	@ (8001314 <MX_FREERTOS_Init+0xa0>)
 80012b8:	6013      	str	r3, [r2, #0]
	DATA_05.time = HAL_GetTick();
 80012ba:	f000 ff1b 	bl	80020f4 <HAL_GetTick>
 80012be:	4603      	mov	r3, r0
 80012c0:	4a15      	ldr	r2, [pc, #84]	@ (8001318 <MX_FREERTOS_Init+0xa4>)
 80012c2:	6013      	str	r3, [r2, #0]
	DATA_06.time = HAL_GetTick();
 80012c4:	f000 ff16 	bl	80020f4 <HAL_GetTick>
 80012c8:	4603      	mov	r3, r0
 80012ca:	4a14      	ldr	r2, [pc, #80]	@ (800131c <MX_FREERTOS_Init+0xa8>)
 80012cc:	6013      	str	r3, [r2, #0]
	DATA_07.time = HAL_GetTick();
 80012ce:	f000 ff11 	bl	80020f4 <HAL_GetTick>
 80012d2:	4603      	mov	r3, r0
 80012d4:	4a12      	ldr	r2, [pc, #72]	@ (8001320 <MX_FREERTOS_Init+0xac>)
 80012d6:	6013      	str	r3, [r2, #0]
	DATA_08.time = HAL_GetTick();
 80012d8:	f000 ff0c 	bl	80020f4 <HAL_GetTick>
 80012dc:	4603      	mov	r3, r0
 80012de:	4a11      	ldr	r2, [pc, #68]	@ (8001324 <MX_FREERTOS_Init+0xb0>)
 80012e0:	6013      	str	r3, [r2, #0]
	DATA_09.time = HAL_GetTick();
 80012e2:	f000 ff07 	bl	80020f4 <HAL_GetTick>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001328 <MX_FREERTOS_Init+0xb4>)
 80012ea:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of sensor_Task */
  sensor_TaskHandle = osThreadNew(sensorTask, NULL, &sensor_Task_attributes);
 80012ec:	4a0f      	ldr	r2, [pc, #60]	@ (800132c <MX_FREERTOS_Init+0xb8>)
 80012ee:	2100      	movs	r1, #0
 80012f0:	480f      	ldr	r0, [pc, #60]	@ (8001330 <MX_FREERTOS_Init+0xbc>)
 80012f2:	f003 faa7 	bl	8004844 <osThreadNew>
 80012f6:	4603      	mov	r3, r0
 80012f8:	4a0e      	ldr	r2, [pc, #56]	@ (8001334 <MX_FREERTOS_Init+0xc0>)
 80012fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000404 	.word	0x20000404
 8001304:	20000410 	.word	0x20000410
 8001308:	20000414 	.word	0x20000414
 800130c:	20000424 	.word	0x20000424
 8001310:	20000434 	.word	0x20000434
 8001314:	20000444 	.word	0x20000444
 8001318:	20000454 	.word	0x20000454
 800131c:	20000464 	.word	0x20000464
 8001320:	20000474 	.word	0x20000474
 8001324:	20000484 	.word	0x20000484
 8001328:	20000494 	.word	0x20000494
 800132c:	080074ac 	.word	0x080074ac
 8001330:	08001339 	.word	0x08001339
 8001334:	20000408 	.word	0x20000408

08001338 <sensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sensorTask */
void sensorTask(void *argument)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08a      	sub	sp, #40	@ 0x28
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sensorTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8001340:	f004 fc46 	bl	8005bd0 <xTaskGetTickCount>
 8001344:	4603      	mov	r3, r0
 8001346:	61fb      	str	r3, [r7, #28]
	uint16_t adc_value;
	char value[20];
  /* Infinite loop */
  for(;;)
  {
	RTOS_Time = HAL_GetTick();
 8001348:	f000 fed4 	bl	80020f4 <HAL_GetTick>
 800134c:	6278      	str	r0, [r7, #36]	@ 0x24
	uint16_t v_ref = returnAvgData(readADCValue1(VREF_PIN),V_Ref_index);
 800134e:	2000      	movs	r0, #0
 8001350:	f7ff fbf0 	bl	8000b34 <readADCValue1>
 8001354:	4603      	mov	r3, r0
 8001356:	461a      	mov	r2, r3
 8001358:	4b60      	ldr	r3, [pc, #384]	@ (80014dc <sensorTask+0x1a4>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4619      	mov	r1, r3
 800135e:	4610      	mov	r0, r2
 8001360:	f7ff fd30 	bl	8000dc4 <returnAvgData>
 8001364:	4603      	mov	r3, r0
 8001366:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint16_t data;
	if (RTOS_Time - Message_Debug_Time >= MESSAGE_DEBUG_REFRESH_RATE) {
 8001368:	4b5d      	ldr	r3, [pc, #372]	@ (80014e0 <sensorTask+0x1a8>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	4a5c      	ldr	r2, [pc, #368]	@ (80014e4 <sensorTask+0x1ac>)
 8001372:	8812      	ldrh	r2, [r2, #0]
 8001374:	4293      	cmp	r3, r2
 8001376:	d302      	bcc.n	800137e <sensorTask+0x46>
		Message_Debug_Time = RTOS_Time;
 8001378:	4a59      	ldr	r2, [pc, #356]	@ (80014e0 <sensorTask+0x1a8>)
 800137a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137c:	6013      	str	r3, [r2, #0]
		//sprintf(value, "%u$", adc_value);
		//sprintf(value, "%u$", v_ref);
		//hal_message = sendCANString(value);
		}

	if (RTOS_Time - DATA_01.time >= DATA_01.refresh_rate) {
 800137e:	4b5a      	ldr	r3, [pc, #360]	@ (80014e8 <sensorTask+0x1b0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	4a58      	ldr	r2, [pc, #352]	@ (80014e8 <sensorTask+0x1b0>)
 8001388:	7912      	ldrb	r2, [r2, #4]
 800138a:	4293      	cmp	r3, r2
 800138c:	f0c0 80c7 	bcc.w	800151e <sensorTask+0x1e6>
	    DATA_01.time = RTOS_Time;
 8001390:	4a55      	ldr	r2, [pc, #340]	@ (80014e8 <sensorTask+0x1b0>)
 8001392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001394:	6013      	str	r3, [r2, #0]

	    data = vBatValue(returnAvgData(readADCValue2(VBAT_PIN),V_Bat_index));  // Tensao da Bateria
 8001396:	2004      	movs	r0, #4
 8001398:	f7ff fc16 	bl	8000bc8 <readADCValue2>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
 80013a0:	4b52      	ldr	r3, [pc, #328]	@ (80014ec <sensorTask+0x1b4>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	4619      	mov	r1, r3
 80013a6:	4610      	mov	r0, r2
 80013a8:	f7ff fd0c 	bl	8000dc4 <returnAvgData>
 80013ac:	4603      	mov	r3, r0
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 fcd4 	bl	8001d5c <vBatValue>
 80013b4:	4603      	mov	r3, r0
 80013b6:	843b      	strh	r3, [r7, #32]
	    DATA_01.data[0] = data&0xFF;
 80013b8:	8c3b      	ldrh	r3, [r7, #32]
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	4b4a      	ldr	r3, [pc, #296]	@ (80014e8 <sensorTask+0x1b0>)
 80013be:	71da      	strb	r2, [r3, #7]
	    DATA_01.data[1] = (data>>8)&0x0F;
 80013c0:	8c3b      	ldrh	r3, [r7, #32]
 80013c2:	0a1b      	lsrs	r3, r3, #8
 80013c4:	b29b      	uxth	r3, r3
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	f003 030f 	and.w	r3, r3, #15
 80013cc:	b2da      	uxtb	r2, r3
 80013ce:	4b46      	ldr	r3, [pc, #280]	@ (80014e8 <sensorTask+0x1b0>)
 80013d0:	721a      	strb	r2, [r3, #8]

	    data = returnAvgData(readADCValue2(TEMP_PIN),Temp_index);  // Sensor de Temperatura Interno
 80013d2:	2006      	movs	r0, #6
 80013d4:	f7ff fbf8 	bl	8000bc8 <readADCValue2>
 80013d8:	4603      	mov	r3, r0
 80013da:	461a      	mov	r2, r3
 80013dc:	4b44      	ldr	r3, [pc, #272]	@ (80014f0 <sensorTask+0x1b8>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	4619      	mov	r1, r3
 80013e2:	4610      	mov	r0, r2
 80013e4:	f7ff fcee 	bl	8000dc4 <returnAvgData>
 80013e8:	4603      	mov	r3, r0
 80013ea:	843b      	strh	r3, [r7, #32]
	    DATA_01.data[1]|=(data&0x0F)<<4;
 80013ec:	4b3e      	ldr	r3, [pc, #248]	@ (80014e8 <sensorTask+0x1b0>)
 80013ee:	7a1b      	ldrb	r3, [r3, #8]
 80013f0:	b25a      	sxtb	r2, r3
 80013f2:	8c3b      	ldrh	r3, [r7, #32]
 80013f4:	b25b      	sxtb	r3, r3
 80013f6:	011b      	lsls	r3, r3, #4
 80013f8:	b25b      	sxtb	r3, r3
 80013fa:	4313      	orrs	r3, r2
 80013fc:	b25b      	sxtb	r3, r3
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	4b39      	ldr	r3, [pc, #228]	@ (80014e8 <sensorTask+0x1b0>)
 8001402:	721a      	strb	r2, [r3, #8]
	    DATA_01.data[2] = (data>>4)&0xFF;
 8001404:	8c3b      	ldrh	r3, [r7, #32]
 8001406:	091b      	lsrs	r3, r3, #4
 8001408:	b29b      	uxth	r3, r3
 800140a:	b2da      	uxtb	r2, r3
 800140c:	4b36      	ldr	r3, [pc, #216]	@ (80014e8 <sensorTask+0x1b0>)
 800140e:	725a      	strb	r2, [r3, #9]
	    DATA_01.data[3] = v_ref&0xFF;    // Tensao Referencia
 8001410:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001412:	b2da      	uxtb	r2, r3
 8001414:	4b34      	ldr	r3, [pc, #208]	@ (80014e8 <sensorTask+0x1b0>)
 8001416:	729a      	strb	r2, [r3, #10]
	    DATA_01.data[4] = (v_ref>>8)&0x0F;
 8001418:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800141a:	0a1b      	lsrs	r3, r3, #8
 800141c:	b29b      	uxth	r3, r3
 800141e:	b2db      	uxtb	r3, r3
 8001420:	f003 030f 	and.w	r3, r3, #15
 8001424:	b2da      	uxtb	r2, r3
 8001426:	4b30      	ldr	r3, [pc, #192]	@ (80014e8 <sensorTask+0x1b0>)
 8001428:	72da      	strb	r2, [r3, #11]
	    data = returnAvgData(readADCValue2(GEAR_PIN),Gear_index);  // Sensor de Marcha
 800142a:	2005      	movs	r0, #5
 800142c:	f7ff fbcc 	bl	8000bc8 <readADCValue2>
 8001430:	4603      	mov	r3, r0
 8001432:	461a      	mov	r2, r3
 8001434:	4b2f      	ldr	r3, [pc, #188]	@ (80014f4 <sensorTask+0x1bc>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	4619      	mov	r1, r3
 800143a:	4610      	mov	r0, r2
 800143c:	f7ff fcc2 	bl	8000dc4 <returnAvgData>
 8001440:	4603      	mov	r3, r0
 8001442:	843b      	strh	r3, [r7, #32]
	    if (data>3682){
 8001444:	8c3b      	ldrh	r3, [r7, #32]
 8001446:	f640 6262 	movw	r2, #3682	@ 0xe62
 800144a:	4293      	cmp	r3, r2
 800144c:	d907      	bls.n	800145e <sensorTask+0x126>
	    	DATA_01.data[4] |= (7<<4);
 800144e:	4b26      	ldr	r3, [pc, #152]	@ (80014e8 <sensorTask+0x1b0>)
 8001450:	7adb      	ldrb	r3, [r3, #11]
 8001452:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001456:	b2da      	uxtb	r2, r3
 8001458:	4b23      	ldr	r3, [pc, #140]	@ (80014e8 <sensorTask+0x1b0>)
 800145a:	72da      	strb	r2, [r3, #11]
 800145c:	e053      	b.n	8001506 <sensorTask+0x1ce>
	    	}
	    else if (data>2995){
 800145e:	8c3b      	ldrh	r3, [r7, #32]
 8001460:	f640 32b3 	movw	r2, #2995	@ 0xbb3
 8001464:	4293      	cmp	r3, r2
 8001466:	d907      	bls.n	8001478 <sensorTask+0x140>
	    	DATA_01.data[4] |= (1<<4);
 8001468:	4b1f      	ldr	r3, [pc, #124]	@ (80014e8 <sensorTask+0x1b0>)
 800146a:	7adb      	ldrb	r3, [r3, #11]
 800146c:	f043 0310 	orr.w	r3, r3, #16
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4b1d      	ldr	r3, [pc, #116]	@ (80014e8 <sensorTask+0x1b0>)
 8001474:	72da      	strb	r2, [r3, #11]
 8001476:	e046      	b.n	8001506 <sensorTask+0x1ce>
	    }
	    else if (data>2432){
 8001478:	8c3b      	ldrh	r3, [r7, #32]
 800147a:	f5b3 6f18 	cmp.w	r3, #2432	@ 0x980
 800147e:	d907      	bls.n	8001490 <sensorTask+0x158>
	    	DATA_01.data[4] |= (2<<4);
 8001480:	4b19      	ldr	r3, [pc, #100]	@ (80014e8 <sensorTask+0x1b0>)
 8001482:	7adb      	ldrb	r3, [r3, #11]
 8001484:	f043 0320 	orr.w	r3, r3, #32
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4b17      	ldr	r3, [pc, #92]	@ (80014e8 <sensorTask+0x1b0>)
 800148c:	72da      	strb	r2, [r3, #11]
 800148e:	e03a      	b.n	8001506 <sensorTask+0x1ce>
	    }
	    else if (data>1852){
 8001490:	8c3b      	ldrh	r3, [r7, #32]
 8001492:	f240 723c 	movw	r2, #1852	@ 0x73c
 8001496:	4293      	cmp	r3, r2
 8001498:	d907      	bls.n	80014aa <sensorTask+0x172>
	    	DATA_01.data[4] |= (3<<4);
 800149a:	4b13      	ldr	r3, [pc, #76]	@ (80014e8 <sensorTask+0x1b0>)
 800149c:	7adb      	ldrb	r3, [r3, #11]
 800149e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	4b10      	ldr	r3, [pc, #64]	@ (80014e8 <sensorTask+0x1b0>)
 80014a6:	72da      	strb	r2, [r3, #11]
 80014a8:	e02d      	b.n	8001506 <sensorTask+0x1ce>
	    }
	    else if (data>1249){
 80014aa:	8c3b      	ldrh	r3, [r7, #32]
 80014ac:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d907      	bls.n	80014c4 <sensorTask+0x18c>
	    	DATA_01.data[4] |= (4<<4);
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <sensorTask+0x1b0>)
 80014b6:	7adb      	ldrb	r3, [r3, #11]
 80014b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4b0a      	ldr	r3, [pc, #40]	@ (80014e8 <sensorTask+0x1b0>)
 80014c0:	72da      	strb	r2, [r3, #11]
 80014c2:	e020      	b.n	8001506 <sensorTask+0x1ce>
	    }
	    else if (data>672){
 80014c4:	8c3b      	ldrh	r3, [r7, #32]
 80014c6:	f5b3 7f28 	cmp.w	r3, #672	@ 0x2a0
 80014ca:	d915      	bls.n	80014f8 <sensorTask+0x1c0>
	    	DATA_01.data[4] |= (5<<4);
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <sensorTask+0x1b0>)
 80014ce:	7adb      	ldrb	r3, [r3, #11]
 80014d0:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <sensorTask+0x1b0>)
 80014d8:	72da      	strb	r2, [r3, #11]
 80014da:	e014      	b.n	8001506 <sensorTask+0x1ce>
 80014dc:	080074e3 	.word	0x080074e3
 80014e0:	20000410 	.word	0x20000410
 80014e4:	080074d2 	.word	0x080074d2
 80014e8:	20000414 	.word	0x20000414
 80014ec:	080074e4 	.word	0x080074e4
 80014f0:	080074e5 	.word	0x080074e5
 80014f4:	080074e6 	.word	0x080074e6
	    }
	    else {
	    	DATA_01.data[4] |= (6<<4);
 80014f8:	4b9d      	ldr	r3, [pc, #628]	@ (8001770 <sensorTask+0x438>)
 80014fa:	7adb      	ldrb	r3, [r3, #11]
 80014fc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001500:	b2da      	uxtb	r2, r3
 8001502:	4b9b      	ldr	r3, [pc, #620]	@ (8001770 <sensorTask+0x438>)
 8001504:	72da      	strb	r2, [r3, #11]
	    }
	    hal_message = sendCANData(DATA_01.data,DATA_01.id,DATA_01.dlc);
 8001506:	4b9a      	ldr	r3, [pc, #616]	@ (8001770 <sensorTask+0x438>)
 8001508:	795b      	ldrb	r3, [r3, #5]
 800150a:	4a99      	ldr	r2, [pc, #612]	@ (8001770 <sensorTask+0x438>)
 800150c:	7992      	ldrb	r2, [r2, #6]
 800150e:	4619      	mov	r1, r3
 8001510:	4898      	ldr	r0, [pc, #608]	@ (8001774 <sensorTask+0x43c>)
 8001512:	f7ff fe75 	bl	8001200 <sendCANData>
 8001516:	4603      	mov	r3, r0
 8001518:	461a      	mov	r2, r3
 800151a:	4b97      	ldr	r3, [pc, #604]	@ (8001778 <sensorTask+0x440>)
 800151c:	701a      	strb	r2, [r3, #0]
	}

	if (RTOS_Time - DATA_02.time >= DATA_02.refresh_rate) {
 800151e:	4b97      	ldr	r3, [pc, #604]	@ (800177c <sensorTask+0x444>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	4a95      	ldr	r2, [pc, #596]	@ (800177c <sensorTask+0x444>)
 8001528:	7912      	ldrb	r2, [r2, #4]
 800152a:	4293      	cmp	r3, r2
 800152c:	f0c0 808c 	bcc.w	8001648 <sensorTask+0x310>
	    DATA_02.time = RTOS_Time;
 8001530:	4a92      	ldr	r2, [pc, #584]	@ (800177c <sensorTask+0x444>)
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001534:	6013      	str	r3, [r2, #0]

	    data = readSensor(FR_Susp_Angle,FR_Susp_Angle_index);
 8001536:	4b92      	ldr	r3, [pc, #584]	@ (8001780 <sensorTask+0x448>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	4a92      	ldr	r2, [pc, #584]	@ (8001784 <sensorTask+0x44c>)
 800153c:	7812      	ldrb	r2, [r2, #0]
 800153e:	4611      	mov	r1, r2
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fb8b 	bl	8000c5c <readSensor>
 8001546:	4603      	mov	r3, r0
 8001548:	843b      	strh	r3, [r7, #32]
	    DATA_02.data[0] = data&0xFF;;
 800154a:	8c3b      	ldrh	r3, [r7, #32]
 800154c:	b2da      	uxtb	r2, r3
 800154e:	4b8b      	ldr	r3, [pc, #556]	@ (800177c <sensorTask+0x444>)
 8001550:	71da      	strb	r2, [r3, #7]
	    DATA_02.data[1] = (data>>8)&0xF;
 8001552:	8c3b      	ldrh	r3, [r7, #32]
 8001554:	0a1b      	lsrs	r3, r3, #8
 8001556:	b29b      	uxth	r3, r3
 8001558:	b2db      	uxtb	r3, r3
 800155a:	f003 030f 	and.w	r3, r3, #15
 800155e:	b2da      	uxtb	r2, r3
 8001560:	4b86      	ldr	r3, [pc, #536]	@ (800177c <sensorTask+0x444>)
 8001562:	721a      	strb	r2, [r3, #8]

	    data = readSensor(FL_Susp_Angle,FL_Susp_Angle_index);
 8001564:	4b88      	ldr	r3, [pc, #544]	@ (8001788 <sensorTask+0x450>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	4a88      	ldr	r2, [pc, #544]	@ (800178c <sensorTask+0x454>)
 800156a:	7812      	ldrb	r2, [r2, #0]
 800156c:	4611      	mov	r1, r2
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff fb74 	bl	8000c5c <readSensor>
 8001574:	4603      	mov	r3, r0
 8001576:	843b      	strh	r3, [r7, #32]
	    DATA_02.data[1] |= (data&0xF)<<4;
 8001578:	4b80      	ldr	r3, [pc, #512]	@ (800177c <sensorTask+0x444>)
 800157a:	7a1b      	ldrb	r3, [r3, #8]
 800157c:	b25a      	sxtb	r2, r3
 800157e:	8c3b      	ldrh	r3, [r7, #32]
 8001580:	b25b      	sxtb	r3, r3
 8001582:	011b      	lsls	r3, r3, #4
 8001584:	b25b      	sxtb	r3, r3
 8001586:	4313      	orrs	r3, r2
 8001588:	b25b      	sxtb	r3, r3
 800158a:	b2da      	uxtb	r2, r3
 800158c:	4b7b      	ldr	r3, [pc, #492]	@ (800177c <sensorTask+0x444>)
 800158e:	721a      	strb	r2, [r3, #8]
	    DATA_02.data[2] = (data>>4)&0xFF;
 8001590:	8c3b      	ldrh	r3, [r7, #32]
 8001592:	091b      	lsrs	r3, r3, #4
 8001594:	b29b      	uxth	r3, r3
 8001596:	b2da      	uxtb	r2, r3
 8001598:	4b78      	ldr	r3, [pc, #480]	@ (800177c <sensorTask+0x444>)
 800159a:	725a      	strb	r2, [r3, #9]

	    data = readSensor(RR_Susp_Angle,RR_Susp_Angle_index);
 800159c:	4b7c      	ldr	r3, [pc, #496]	@ (8001790 <sensorTask+0x458>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4a7c      	ldr	r2, [pc, #496]	@ (8001794 <sensorTask+0x45c>)
 80015a2:	7812      	ldrb	r2, [r2, #0]
 80015a4:	4611      	mov	r1, r2
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fb58 	bl	8000c5c <readSensor>
 80015ac:	4603      	mov	r3, r0
 80015ae:	843b      	strh	r3, [r7, #32]
	    DATA_02.data[3] = data&0xFF;;
 80015b0:	8c3b      	ldrh	r3, [r7, #32]
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	4b71      	ldr	r3, [pc, #452]	@ (800177c <sensorTask+0x444>)
 80015b6:	729a      	strb	r2, [r3, #10]
	    DATA_02.data[4] = (data>>8)&0xF;
 80015b8:	8c3b      	ldrh	r3, [r7, #32]
 80015ba:	0a1b      	lsrs	r3, r3, #8
 80015bc:	b29b      	uxth	r3, r3
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	f003 030f 	and.w	r3, r3, #15
 80015c4:	b2da      	uxtb	r2, r3
 80015c6:	4b6d      	ldr	r3, [pc, #436]	@ (800177c <sensorTask+0x444>)
 80015c8:	72da      	strb	r2, [r3, #11]

	    data = readSensor(RL_Susp_Angle,RL_Susp_Angle_index);
 80015ca:	4b73      	ldr	r3, [pc, #460]	@ (8001798 <sensorTask+0x460>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	4a73      	ldr	r2, [pc, #460]	@ (800179c <sensorTask+0x464>)
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	4611      	mov	r1, r2
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff fb41 	bl	8000c5c <readSensor>
 80015da:	4603      	mov	r3, r0
 80015dc:	843b      	strh	r3, [r7, #32]
	    DATA_02.data[4] |= (data&0xF)<<4;
 80015de:	4b67      	ldr	r3, [pc, #412]	@ (800177c <sensorTask+0x444>)
 80015e0:	7adb      	ldrb	r3, [r3, #11]
 80015e2:	b25a      	sxtb	r2, r3
 80015e4:	8c3b      	ldrh	r3, [r7, #32]
 80015e6:	b25b      	sxtb	r3, r3
 80015e8:	011b      	lsls	r3, r3, #4
 80015ea:	b25b      	sxtb	r3, r3
 80015ec:	4313      	orrs	r3, r2
 80015ee:	b25b      	sxtb	r3, r3
 80015f0:	b2da      	uxtb	r2, r3
 80015f2:	4b62      	ldr	r3, [pc, #392]	@ (800177c <sensorTask+0x444>)
 80015f4:	72da      	strb	r2, [r3, #11]
	    DATA_02.data[5] = (data>>4)&0xFF;
 80015f6:	8c3b      	ldrh	r3, [r7, #32]
 80015f8:	091b      	lsrs	r3, r3, #4
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	4b5f      	ldr	r3, [pc, #380]	@ (800177c <sensorTask+0x444>)
 8001600:	731a      	strb	r2, [r3, #12]

	    data = readSensor(Wheel_Angle,Wheel_Angle_index);
 8001602:	4b67      	ldr	r3, [pc, #412]	@ (80017a0 <sensorTask+0x468>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	4a67      	ldr	r2, [pc, #412]	@ (80017a4 <sensorTask+0x46c>)
 8001608:	7812      	ldrb	r2, [r2, #0]
 800160a:	4611      	mov	r1, r2
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fb25 	bl	8000c5c <readSensor>
 8001612:	4603      	mov	r3, r0
 8001614:	843b      	strh	r3, [r7, #32]
	    DATA_02.data[6] = data&0xFF;;
 8001616:	8c3b      	ldrh	r3, [r7, #32]
 8001618:	b2da      	uxtb	r2, r3
 800161a:	4b58      	ldr	r3, [pc, #352]	@ (800177c <sensorTask+0x444>)
 800161c:	735a      	strb	r2, [r3, #13]
	    DATA_02.data[7] = (data>>8)&0xF;
 800161e:	8c3b      	ldrh	r3, [r7, #32]
 8001620:	0a1b      	lsrs	r3, r3, #8
 8001622:	b29b      	uxth	r3, r3
 8001624:	b2db      	uxtb	r3, r3
 8001626:	f003 030f 	and.w	r3, r3, #15
 800162a:	b2da      	uxtb	r2, r3
 800162c:	4b53      	ldr	r3, [pc, #332]	@ (800177c <sensorTask+0x444>)
 800162e:	739a      	strb	r2, [r3, #14]

	    hal_message = sendCANData(DATA_02.data,DATA_02.id,DATA_02.dlc);
 8001630:	4b52      	ldr	r3, [pc, #328]	@ (800177c <sensorTask+0x444>)
 8001632:	795b      	ldrb	r3, [r3, #5]
 8001634:	4a51      	ldr	r2, [pc, #324]	@ (800177c <sensorTask+0x444>)
 8001636:	7992      	ldrb	r2, [r2, #6]
 8001638:	4619      	mov	r1, r3
 800163a:	485b      	ldr	r0, [pc, #364]	@ (80017a8 <sensorTask+0x470>)
 800163c:	f7ff fde0 	bl	8001200 <sendCANData>
 8001640:	4603      	mov	r3, r0
 8001642:	461a      	mov	r2, r3
 8001644:	4b4c      	ldr	r3, [pc, #304]	@ (8001778 <sensorTask+0x440>)
 8001646:	701a      	strb	r2, [r3, #0]
	}

	if (RTOS_Time - DATA_03.time >= DATA_03.refresh_rate) {
 8001648:	4b58      	ldr	r3, [pc, #352]	@ (80017ac <sensorTask+0x474>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	4a56      	ldr	r2, [pc, #344]	@ (80017ac <sensorTask+0x474>)
 8001652:	7912      	ldrb	r2, [r2, #4]
 8001654:	4293      	cmp	r3, r2
 8001656:	d374      	bcc.n	8001742 <sensorTask+0x40a>
	    DATA_03.time = RTOS_Time;
 8001658:	4a54      	ldr	r2, [pc, #336]	@ (80017ac <sensorTask+0x474>)
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	6013      	str	r3, [r2, #0]

	    data = readSensor(FR_Hall,FR_Hall_index);
 800165e:	4b54      	ldr	r3, [pc, #336]	@ (80017b0 <sensorTask+0x478>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	4a54      	ldr	r2, [pc, #336]	@ (80017b4 <sensorTask+0x47c>)
 8001664:	7812      	ldrb	r2, [r2, #0]
 8001666:	4611      	mov	r1, r2
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff faf7 	bl	8000c5c <readSensor>
 800166e:	4603      	mov	r3, r0
 8001670:	843b      	strh	r3, [r7, #32]
	    DATA_03.data[0] = data&0xFF;;
 8001672:	8c3b      	ldrh	r3, [r7, #32]
 8001674:	b2da      	uxtb	r2, r3
 8001676:	4b4d      	ldr	r3, [pc, #308]	@ (80017ac <sensorTask+0x474>)
 8001678:	71da      	strb	r2, [r3, #7]
	    DATA_03.data[1] = (data>>8)&0xF;
 800167a:	8c3b      	ldrh	r3, [r7, #32]
 800167c:	0a1b      	lsrs	r3, r3, #8
 800167e:	b29b      	uxth	r3, r3
 8001680:	b2db      	uxtb	r3, r3
 8001682:	f003 030f 	and.w	r3, r3, #15
 8001686:	b2da      	uxtb	r2, r3
 8001688:	4b48      	ldr	r3, [pc, #288]	@ (80017ac <sensorTask+0x474>)
 800168a:	721a      	strb	r2, [r3, #8]

	    data = readSensor(FL_Hall,FL_Hall_index);
 800168c:	4b4a      	ldr	r3, [pc, #296]	@ (80017b8 <sensorTask+0x480>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	4a4a      	ldr	r2, [pc, #296]	@ (80017bc <sensorTask+0x484>)
 8001692:	7812      	ldrb	r2, [r2, #0]
 8001694:	4611      	mov	r1, r2
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fae0 	bl	8000c5c <readSensor>
 800169c:	4603      	mov	r3, r0
 800169e:	843b      	strh	r3, [r7, #32]
	    DATA_03.data[1] |= (data&0xF)<<4;
 80016a0:	4b42      	ldr	r3, [pc, #264]	@ (80017ac <sensorTask+0x474>)
 80016a2:	7a1b      	ldrb	r3, [r3, #8]
 80016a4:	b25a      	sxtb	r2, r3
 80016a6:	8c3b      	ldrh	r3, [r7, #32]
 80016a8:	b25b      	sxtb	r3, r3
 80016aa:	011b      	lsls	r3, r3, #4
 80016ac:	b25b      	sxtb	r3, r3
 80016ae:	4313      	orrs	r3, r2
 80016b0:	b25b      	sxtb	r3, r3
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	4b3d      	ldr	r3, [pc, #244]	@ (80017ac <sensorTask+0x474>)
 80016b6:	721a      	strb	r2, [r3, #8]
	    DATA_03.data[2] = (data>>4)&0xFF;
 80016b8:	8c3b      	ldrh	r3, [r7, #32]
 80016ba:	091b      	lsrs	r3, r3, #4
 80016bc:	b29b      	uxth	r3, r3
 80016be:	b2da      	uxtb	r2, r3
 80016c0:	4b3a      	ldr	r3, [pc, #232]	@ (80017ac <sensorTask+0x474>)
 80016c2:	725a      	strb	r2, [r3, #9]

	    data = readSensor(RR_Hall,FL_Hall_index);
 80016c4:	4b3e      	ldr	r3, [pc, #248]	@ (80017c0 <sensorTask+0x488>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	4a3c      	ldr	r2, [pc, #240]	@ (80017bc <sensorTask+0x484>)
 80016ca:	7812      	ldrb	r2, [r2, #0]
 80016cc:	4611      	mov	r1, r2
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff fac4 	bl	8000c5c <readSensor>
 80016d4:	4603      	mov	r3, r0
 80016d6:	843b      	strh	r3, [r7, #32]
	    DATA_03.data[3] = data&0xFF;;
 80016d8:	8c3b      	ldrh	r3, [r7, #32]
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	4b33      	ldr	r3, [pc, #204]	@ (80017ac <sensorTask+0x474>)
 80016de:	729a      	strb	r2, [r3, #10]
	    DATA_03.data[4] = (data>>8)&0xF;
 80016e0:	8c3b      	ldrh	r3, [r7, #32]
 80016e2:	0a1b      	lsrs	r3, r3, #8
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	f003 030f 	and.w	r3, r3, #15
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	4b2f      	ldr	r3, [pc, #188]	@ (80017ac <sensorTask+0x474>)
 80016f0:	72da      	strb	r2, [r3, #11]

	    data = readSensor(RL_Hall,RL_Hall_index);
 80016f2:	4b34      	ldr	r3, [pc, #208]	@ (80017c4 <sensorTask+0x48c>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	4a34      	ldr	r2, [pc, #208]	@ (80017c8 <sensorTask+0x490>)
 80016f8:	7812      	ldrb	r2, [r2, #0]
 80016fa:	4611      	mov	r1, r2
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff faad 	bl	8000c5c <readSensor>
 8001702:	4603      	mov	r3, r0
 8001704:	843b      	strh	r3, [r7, #32]
	    DATA_03.data[4] |= (data&0xF)<<4;
 8001706:	4b29      	ldr	r3, [pc, #164]	@ (80017ac <sensorTask+0x474>)
 8001708:	7adb      	ldrb	r3, [r3, #11]
 800170a:	b25a      	sxtb	r2, r3
 800170c:	8c3b      	ldrh	r3, [r7, #32]
 800170e:	b25b      	sxtb	r3, r3
 8001710:	011b      	lsls	r3, r3, #4
 8001712:	b25b      	sxtb	r3, r3
 8001714:	4313      	orrs	r3, r2
 8001716:	b25b      	sxtb	r3, r3
 8001718:	b2da      	uxtb	r2, r3
 800171a:	4b24      	ldr	r3, [pc, #144]	@ (80017ac <sensorTask+0x474>)
 800171c:	72da      	strb	r2, [r3, #11]
	    DATA_03.data[5] = (data>>4)&0xFF;
 800171e:	8c3b      	ldrh	r3, [r7, #32]
 8001720:	091b      	lsrs	r3, r3, #4
 8001722:	b29b      	uxth	r3, r3
 8001724:	b2da      	uxtb	r2, r3
 8001726:	4b21      	ldr	r3, [pc, #132]	@ (80017ac <sensorTask+0x474>)
 8001728:	731a      	strb	r2, [r3, #12]

	    hal_message = sendCANData(DATA_03.data,DATA_03.id,DATA_03.dlc);
 800172a:	4b20      	ldr	r3, [pc, #128]	@ (80017ac <sensorTask+0x474>)
 800172c:	795b      	ldrb	r3, [r3, #5]
 800172e:	4a1f      	ldr	r2, [pc, #124]	@ (80017ac <sensorTask+0x474>)
 8001730:	7992      	ldrb	r2, [r2, #6]
 8001732:	4619      	mov	r1, r3
 8001734:	4825      	ldr	r0, [pc, #148]	@ (80017cc <sensorTask+0x494>)
 8001736:	f7ff fd63 	bl	8001200 <sendCANData>
 800173a:	4603      	mov	r3, r0
 800173c:	461a      	mov	r2, r3
 800173e:	4b0e      	ldr	r3, [pc, #56]	@ (8001778 <sensorTask+0x440>)
 8001740:	701a      	strb	r2, [r3, #0]
	    DATA_05.data[5] = (data>>4)&0xFF;

	    hal_message = sendCANData(DATA_05.data,DATA_05.id,DATA_05.dlc);
	}*/

	if (RTOS_Time - DATA_06.time >= DATA_06.refresh_rate) {
 8001742:	4b23      	ldr	r3, [pc, #140]	@ (80017d0 <sensorTask+0x498>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	4a21      	ldr	r2, [pc, #132]	@ (80017d0 <sensorTask+0x498>)
 800174c:	7912      	ldrb	r2, [r2, #4]
 800174e:	4293      	cmp	r3, r2
 8001750:	d37f      	bcc.n	8001852 <sensorTask+0x51a>
	    DATA_06.time = RTOS_Time;
 8001752:	4a1f      	ldr	r2, [pc, #124]	@ (80017d0 <sensorTask+0x498>)
 8001754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001756:	6013      	str	r3, [r2, #0]

	    data = readSensor(Brake_Pedal_Angle,Brake_Pedal_Angle_index);
	    DATA_06.data[1] |= (data&0xF)<<4;
	    DATA_06.data[2] = (data>>4)&0xFF;*/

	    DATA_06.data[0] = 0;
 8001758:	4b1d      	ldr	r3, [pc, #116]	@ (80017d0 <sensorTask+0x498>)
 800175a:	2200      	movs	r2, #0
 800175c:	71da      	strb	r2, [r3, #7]
	    DATA_06.data[1] = 0;
 800175e:	4b1c      	ldr	r3, [pc, #112]	@ (80017d0 <sensorTask+0x498>)
 8001760:	2200      	movs	r2, #0
 8001762:	721a      	strb	r2, [r3, #8]
	    DATA_06.data[2] = 0;
 8001764:	4b1a      	ldr	r3, [pc, #104]	@ (80017d0 <sensorTask+0x498>)
 8001766:	2200      	movs	r2, #0
 8001768:	725a      	strb	r2, [r3, #9]

	    data = readSensor(F_Brakeline_Pressure,F_Brakeline_Pressure_index);
 800176a:	4b1a      	ldr	r3, [pc, #104]	@ (80017d4 <sensorTask+0x49c>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	e033      	b.n	80017d8 <sensorTask+0x4a0>
 8001770:	20000414 	.word	0x20000414
 8001774:	2000041b 	.word	0x2000041b
 8001778:	20000404 	.word	0x20000404
 800177c:	20000424 	.word	0x20000424
 8001780:	080074db 	.word	0x080074db
 8001784:	080074ed 	.word	0x080074ed
 8001788:	080074dc 	.word	0x080074dc
 800178c:	080074ee 	.word	0x080074ee
 8001790:	080074dd 	.word	0x080074dd
 8001794:	080074ef 	.word	0x080074ef
 8001798:	080074de 	.word	0x080074de
 800179c:	080074f0 	.word	0x080074f0
 80017a0:	080074d4 	.word	0x080074d4
 80017a4:	080074e7 	.word	0x080074e7
 80017a8:	2000042b 	.word	0x2000042b
 80017ac:	20000434 	.word	0x20000434
 80017b0:	080074d5 	.word	0x080074d5
 80017b4:	080074e8 	.word	0x080074e8
 80017b8:	080074d6 	.word	0x080074d6
 80017bc:	080074e9 	.word	0x080074e9
 80017c0:	080074d7 	.word	0x080074d7
 80017c4:	080074d8 	.word	0x080074d8
 80017c8:	080074ea 	.word	0x080074ea
 80017cc:	2000043b 	.word	0x2000043b
 80017d0:	20000464 	.word	0x20000464
 80017d4:	080074d9 	.word	0x080074d9
 80017d8:	4a72      	ldr	r2, [pc, #456]	@ (80019a4 <sensorTask+0x66c>)
 80017da:	7812      	ldrb	r2, [r2, #0]
 80017dc:	4611      	mov	r1, r2
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fa3c 	bl	8000c5c <readSensor>
 80017e4:	4603      	mov	r3, r0
 80017e6:	843b      	strh	r3, [r7, #32]
	    DATA_06.data[3] = data&0xFF;;
 80017e8:	8c3b      	ldrh	r3, [r7, #32]
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	4b6e      	ldr	r3, [pc, #440]	@ (80019a8 <sensorTask+0x670>)
 80017ee:	729a      	strb	r2, [r3, #10]
	    DATA_06.data[4] = (data>>8)&0xF;
 80017f0:	8c3b      	ldrh	r3, [r7, #32]
 80017f2:	0a1b      	lsrs	r3, r3, #8
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	f003 030f 	and.w	r3, r3, #15
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	4b6a      	ldr	r3, [pc, #424]	@ (80019a8 <sensorTask+0x670>)
 8001800:	72da      	strb	r2, [r3, #11]

	    data = readSensor(R_Brakeline_Pressure,R_Brakeline_Pressure_index);
 8001802:	4b6a      	ldr	r3, [pc, #424]	@ (80019ac <sensorTask+0x674>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	4a6a      	ldr	r2, [pc, #424]	@ (80019b0 <sensorTask+0x678>)
 8001808:	7812      	ldrb	r2, [r2, #0]
 800180a:	4611      	mov	r1, r2
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fa25 	bl	8000c5c <readSensor>
 8001812:	4603      	mov	r3, r0
 8001814:	843b      	strh	r3, [r7, #32]
	    DATA_06.data[4] |= (data&0xF)<<4;
 8001816:	4b64      	ldr	r3, [pc, #400]	@ (80019a8 <sensorTask+0x670>)
 8001818:	7adb      	ldrb	r3, [r3, #11]
 800181a:	b25a      	sxtb	r2, r3
 800181c:	8c3b      	ldrh	r3, [r7, #32]
 800181e:	b25b      	sxtb	r3, r3
 8001820:	011b      	lsls	r3, r3, #4
 8001822:	b25b      	sxtb	r3, r3
 8001824:	4313      	orrs	r3, r2
 8001826:	b25b      	sxtb	r3, r3
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b5f      	ldr	r3, [pc, #380]	@ (80019a8 <sensorTask+0x670>)
 800182c:	72da      	strb	r2, [r3, #11]
	    DATA_06.data[5] = (data>>4)&0xFF;
 800182e:	8c3b      	ldrh	r3, [r7, #32]
 8001830:	091b      	lsrs	r3, r3, #4
 8001832:	b29b      	uxth	r3, r3
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4b5c      	ldr	r3, [pc, #368]	@ (80019a8 <sensorTask+0x670>)
 8001838:	731a      	strb	r2, [r3, #12]

	    hal_message = sendCANData(DATA_06.data,DATA_06.id,DATA_06.dlc);
 800183a:	4b5b      	ldr	r3, [pc, #364]	@ (80019a8 <sensorTask+0x670>)
 800183c:	795b      	ldrb	r3, [r3, #5]
 800183e:	4a5a      	ldr	r2, [pc, #360]	@ (80019a8 <sensorTask+0x670>)
 8001840:	7992      	ldrb	r2, [r2, #6]
 8001842:	4619      	mov	r1, r3
 8001844:	485b      	ldr	r0, [pc, #364]	@ (80019b4 <sensorTask+0x67c>)
 8001846:	f7ff fcdb 	bl	8001200 <sendCANData>
 800184a:	4603      	mov	r3, r0
 800184c:	461a      	mov	r2, r3
 800184e:	4b5a      	ldr	r3, [pc, #360]	@ (80019b8 <sensorTask+0x680>)
 8001850:	701a      	strb	r2, [r3, #0]

	if (RTOS_Time - DATA_09.time >= DATA_09.refresh_rate) {
	    DATA_09.time = RTOS_Time;
	}*/

	if (RTOS_Time - DATA_10.time >= DATA_10.refresh_rate) {
 8001852:	4b5a      	ldr	r3, [pc, #360]	@ (80019bc <sensorTask+0x684>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	4a58      	ldr	r2, [pc, #352]	@ (80019bc <sensorTask+0x684>)
 800185c:	7912      	ldrb	r2, [r2, #4]
 800185e:	4293      	cmp	r3, r2
 8001860:	d374      	bcc.n	800194c <sensorTask+0x614>
		    DATA_10.time = RTOS_Time;
 8001862:	4a56      	ldr	r2, [pc, #344]	@ (80019bc <sensorTask+0x684>)
 8001864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001866:	6013      	str	r3, [r2, #0]
		    data = readSensor(MAP_1_Pressure,MAP_1_Pressure_index);
 8001868:	4b55      	ldr	r3, [pc, #340]	@ (80019c0 <sensorTask+0x688>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	4a55      	ldr	r2, [pc, #340]	@ (80019c4 <sensorTask+0x68c>)
 800186e:	7812      	ldrb	r2, [r2, #0]
 8001870:	4611      	mov	r1, r2
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff f9f2 	bl	8000c5c <readSensor>
 8001878:	4603      	mov	r3, r0
 800187a:	843b      	strh	r3, [r7, #32]
		    DATA_10.data[0] = data&0xFF;;
 800187c:	8c3b      	ldrh	r3, [r7, #32]
 800187e:	b2da      	uxtb	r2, r3
 8001880:	4b4e      	ldr	r3, [pc, #312]	@ (80019bc <sensorTask+0x684>)
 8001882:	71da      	strb	r2, [r3, #7]
		    DATA_10.data[1] = (data>>8)&0xF;
 8001884:	8c3b      	ldrh	r3, [r7, #32]
 8001886:	0a1b      	lsrs	r3, r3, #8
 8001888:	b29b      	uxth	r3, r3
 800188a:	b2db      	uxtb	r3, r3
 800188c:	f003 030f 	and.w	r3, r3, #15
 8001890:	b2da      	uxtb	r2, r3
 8001892:	4b4a      	ldr	r3, [pc, #296]	@ (80019bc <sensorTask+0x684>)
 8001894:	721a      	strb	r2, [r3, #8]

    	    data = readSensor(MAP_2_Pressure,MAP_2_Pressure_index);
 8001896:	4b4c      	ldr	r3, [pc, #304]	@ (80019c8 <sensorTask+0x690>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	4a4c      	ldr	r2, [pc, #304]	@ (80019cc <sensorTask+0x694>)
 800189c:	7812      	ldrb	r2, [r2, #0]
 800189e:	4611      	mov	r1, r2
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff f9db 	bl	8000c5c <readSensor>
 80018a6:	4603      	mov	r3, r0
 80018a8:	843b      	strh	r3, [r7, #32]
    	    DATA_10.data[1] |= (data&0xF)<<4;
 80018aa:	4b44      	ldr	r3, [pc, #272]	@ (80019bc <sensorTask+0x684>)
 80018ac:	7a1b      	ldrb	r3, [r3, #8]
 80018ae:	b25a      	sxtb	r2, r3
 80018b0:	8c3b      	ldrh	r3, [r7, #32]
 80018b2:	b25b      	sxtb	r3, r3
 80018b4:	011b      	lsls	r3, r3, #4
 80018b6:	b25b      	sxtb	r3, r3
 80018b8:	4313      	orrs	r3, r2
 80018ba:	b25b      	sxtb	r3, r3
 80018bc:	b2da      	uxtb	r2, r3
 80018be:	4b3f      	ldr	r3, [pc, #252]	@ (80019bc <sensorTask+0x684>)
 80018c0:	721a      	strb	r2, [r3, #8]
    	    DATA_10.data[2] = (data>>4)&0xFF;
 80018c2:	8c3b      	ldrh	r3, [r7, #32]
 80018c4:	091b      	lsrs	r3, r3, #4
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	4b3c      	ldr	r3, [pc, #240]	@ (80019bc <sensorTask+0x684>)
 80018cc:	725a      	strb	r2, [r3, #9]

    	    data = readSensor(MAF_Flow,MAF_Flow_index);
 80018ce:	4b40      	ldr	r3, [pc, #256]	@ (80019d0 <sensorTask+0x698>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	4a40      	ldr	r2, [pc, #256]	@ (80019d4 <sensorTask+0x69c>)
 80018d4:	7812      	ldrb	r2, [r2, #0]
 80018d6:	4611      	mov	r1, r2
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff f9bf 	bl	8000c5c <readSensor>
 80018de:	4603      	mov	r3, r0
 80018e0:	843b      	strh	r3, [r7, #32]
    	    DATA_10.data[3] = data&0xFF;
 80018e2:	8c3b      	ldrh	r3, [r7, #32]
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	4b35      	ldr	r3, [pc, #212]	@ (80019bc <sensorTask+0x684>)
 80018e8:	729a      	strb	r2, [r3, #10]
    	    DATA_10.data[4] = (data>>8)&0xF;
 80018ea:	8c3b      	ldrh	r3, [r7, #32]
 80018ec:	0a1b      	lsrs	r3, r3, #8
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	f003 030f 	and.w	r3, r3, #15
 80018f6:	b2da      	uxtb	r2, r3
 80018f8:	4b30      	ldr	r3, [pc, #192]	@ (80019bc <sensorTask+0x684>)
 80018fa:	72da      	strb	r2, [r3, #11]

    	    data = readSensor(Oil_Temp,Oil_Temp_index);
 80018fc:	4b36      	ldr	r3, [pc, #216]	@ (80019d8 <sensorTask+0x6a0>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	4a36      	ldr	r2, [pc, #216]	@ (80019dc <sensorTask+0x6a4>)
 8001902:	7812      	ldrb	r2, [r2, #0]
 8001904:	4611      	mov	r1, r2
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff f9a8 	bl	8000c5c <readSensor>
 800190c:	4603      	mov	r3, r0
 800190e:	843b      	strh	r3, [r7, #32]
    	    DATA_10.data[4] |= (data&0xF)<<4;
 8001910:	4b2a      	ldr	r3, [pc, #168]	@ (80019bc <sensorTask+0x684>)
 8001912:	7adb      	ldrb	r3, [r3, #11]
 8001914:	b25a      	sxtb	r2, r3
 8001916:	8c3b      	ldrh	r3, [r7, #32]
 8001918:	b25b      	sxtb	r3, r3
 800191a:	011b      	lsls	r3, r3, #4
 800191c:	b25b      	sxtb	r3, r3
 800191e:	4313      	orrs	r3, r2
 8001920:	b25b      	sxtb	r3, r3
 8001922:	b2da      	uxtb	r2, r3
 8001924:	4b25      	ldr	r3, [pc, #148]	@ (80019bc <sensorTask+0x684>)
 8001926:	72da      	strb	r2, [r3, #11]
    	    DATA_10.data[5] = (data>>4)&0xFF;
 8001928:	8c3b      	ldrh	r3, [r7, #32]
 800192a:	091b      	lsrs	r3, r3, #4
 800192c:	b29b      	uxth	r3, r3
 800192e:	b2da      	uxtb	r2, r3
 8001930:	4b22      	ldr	r3, [pc, #136]	@ (80019bc <sensorTask+0x684>)
 8001932:	731a      	strb	r2, [r3, #12]

    	    hal_message = sendCANData(DATA_10.data,DATA_10.id,DATA_10.dlc);
 8001934:	4b21      	ldr	r3, [pc, #132]	@ (80019bc <sensorTask+0x684>)
 8001936:	795b      	ldrb	r3, [r3, #5]
 8001938:	4a20      	ldr	r2, [pc, #128]	@ (80019bc <sensorTask+0x684>)
 800193a:	7992      	ldrb	r2, [r2, #6]
 800193c:	4619      	mov	r1, r3
 800193e:	4828      	ldr	r0, [pc, #160]	@ (80019e0 <sensorTask+0x6a8>)
 8001940:	f7ff fc5e 	bl	8001200 <sendCANData>
 8001944:	4603      	mov	r3, r0
 8001946:	461a      	mov	r2, r3
 8001948:	4b1b      	ldr	r3, [pc, #108]	@ (80019b8 <sensorTask+0x680>)
 800194a:	701a      	strb	r2, [r3, #0]
		}


	if (RTOS_Time - BUFFER_ACK.time >= BUFFER_ACK.refresh_rate) {
 800194c:	4b25      	ldr	r3, [pc, #148]	@ (80019e4 <sensorTask+0x6ac>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	4a23      	ldr	r2, [pc, #140]	@ (80019e4 <sensorTask+0x6ac>)
 8001956:	7912      	ldrb	r2, [r2, #4]
 8001958:	4293      	cmp	r3, r2
 800195a:	d311      	bcc.n	8001980 <sensorTask+0x648>
		BUFFER_ACK.time = RTOS_Time;
 800195c:	4a21      	ldr	r2, [pc, #132]	@ (80019e4 <sensorTask+0x6ac>)
 800195e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001960:	6013      	str	r3, [r2, #0]
		BUFFER_ACK.data[0]='1';
 8001962:	4b20      	ldr	r3, [pc, #128]	@ (80019e4 <sensorTask+0x6ac>)
 8001964:	2231      	movs	r2, #49	@ 0x31
 8001966:	71da      	strb	r2, [r3, #7]
		hal_message = sendCANData(BUFFER_ACK.data,BUFFER_ACK.id,BUFFER_ACK.dlc);
 8001968:	4b1e      	ldr	r3, [pc, #120]	@ (80019e4 <sensorTask+0x6ac>)
 800196a:	795b      	ldrb	r3, [r3, #5]
 800196c:	4a1d      	ldr	r2, [pc, #116]	@ (80019e4 <sensorTask+0x6ac>)
 800196e:	7992      	ldrb	r2, [r2, #6]
 8001970:	4619      	mov	r1, r3
 8001972:	481d      	ldr	r0, [pc, #116]	@ (80019e8 <sensorTask+0x6b0>)
 8001974:	f7ff fc44 	bl	8001200 <sendCANData>
 8001978:	4603      	mov	r3, r0
 800197a:	461a      	mov	r2, r3
 800197c:	4b0e      	ldr	r3, [pc, #56]	@ (80019b8 <sensorTask+0x680>)
 800197e:	701a      	strb	r2, [r3, #0]
	}
	vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(Time_Mult));
 8001980:	4b1a      	ldr	r3, [pc, #104]	@ (80019ec <sensorTask+0x6b4>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800198a:	fb02 f303 	mul.w	r3, r2, r3
 800198e:	4a18      	ldr	r2, [pc, #96]	@ (80019f0 <sensorTask+0x6b8>)
 8001990:	fba2 2303 	umull	r2, r3, r2, r3
 8001994:	099a      	lsrs	r2, r3, #6
 8001996:	f107 031c 	add.w	r3, r7, #28
 800199a:	4611      	mov	r1, r2
 800199c:	4618      	mov	r0, r3
 800199e:	f003 ff7b 	bl	8005898 <vTaskDelayUntil>
  {
 80019a2:	e4d1      	b.n	8001348 <sensorTask+0x10>
 80019a4:	080074eb 	.word	0x080074eb
 80019a8:	20000464 	.word	0x20000464
 80019ac:	080074da 	.word	0x080074da
 80019b0:	080074ec 	.word	0x080074ec
 80019b4:	2000046b 	.word	0x2000046b
 80019b8:	20000404 	.word	0x20000404
 80019bc:	200004a4 	.word	0x200004a4
 80019c0:	080074df 	.word	0x080074df
 80019c4:	080074f1 	.word	0x080074f1
 80019c8:	080074e0 	.word	0x080074e0
 80019cc:	080074f2 	.word	0x080074f2
 80019d0:	080074e1 	.word	0x080074e1
 80019d4:	080074f3 	.word	0x080074f3
 80019d8:	080074e2 	.word	0x080074e2
 80019dc:	080074f4 	.word	0x080074f4
 80019e0:	200004ab 	.word	0x200004ab
 80019e4:	200004b4 	.word	0x200004b4
 80019e8:	200004bb 	.word	0x200004bb
 80019ec:	080074d0 	.word	0x080074d0
 80019f0:	10624dd3 	.word	0x10624dd3

080019f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b088      	sub	sp, #32
 80019f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fa:	f107 0310 	add.w	r3, r7, #16
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]
 8001a04:	609a      	str	r2, [r3, #8]
 8001a06:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a08:	4b28      	ldr	r3, [pc, #160]	@ (8001aac <MX_GPIO_Init+0xb8>)
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	4a27      	ldr	r2, [pc, #156]	@ (8001aac <MX_GPIO_Init+0xb8>)
 8001a0e:	f043 0320 	orr.w	r3, r3, #32
 8001a12:	6193      	str	r3, [r2, #24]
 8001a14:	4b25      	ldr	r3, [pc, #148]	@ (8001aac <MX_GPIO_Init+0xb8>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	f003 0320 	and.w	r3, r3, #32
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a20:	4b22      	ldr	r3, [pc, #136]	@ (8001aac <MX_GPIO_Init+0xb8>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	4a21      	ldr	r2, [pc, #132]	@ (8001aac <MX_GPIO_Init+0xb8>)
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	6193      	str	r3, [r2, #24]
 8001a2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001aac <MX_GPIO_Init+0xb8>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a38:	4b1c      	ldr	r3, [pc, #112]	@ (8001aac <MX_GPIO_Init+0xb8>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8001aac <MX_GPIO_Init+0xb8>)
 8001a3e:	f043 0308 	orr.w	r3, r3, #8
 8001a42:	6193      	str	r3, [r2, #24]
 8001a44:	4b19      	ldr	r3, [pc, #100]	@ (8001aac <MX_GPIO_Init+0xb8>)
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 8001a50:	2200      	movs	r2, #0
 8001a52:	f44f 4104 	mov.w	r1, #33792	@ 0x8400
 8001a56:	4816      	ldr	r0, [pc, #88]	@ (8001ab0 <MX_GPIO_Init+0xbc>)
 8001a58:	f001 fc42 	bl	80032e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f44f 71fc 	mov.w	r1, #504	@ 0x1f8
 8001a62:	4814      	ldr	r0, [pc, #80]	@ (8001ab4 <MX_GPIO_Init+0xc0>)
 8001a64:	f001 fc3c 	bl	80032e0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8001a68:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8001a6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a76:	2302      	movs	r3, #2
 8001a78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a7a:	f107 0310 	add.w	r3, r7, #16
 8001a7e:	4619      	mov	r1, r3
 8001a80:	480b      	ldr	r0, [pc, #44]	@ (8001ab0 <MX_GPIO_Init+0xbc>)
 8001a82:	f001 faa9 	bl	8002fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001a86:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8001a8a:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a90:	2300      	movs	r3, #0
 8001a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a94:	2302      	movs	r3, #2
 8001a96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4805      	ldr	r0, [pc, #20]	@ (8001ab4 <MX_GPIO_Init+0xc0>)
 8001aa0:	f001 fa9a 	bl	8002fd8 <HAL_GPIO_Init>

}
 8001aa4:	bf00      	nop
 8001aa6:	3720      	adds	r7, #32
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	40010800 	.word	0x40010800
 8001ab4:	40010c00 	.word	0x40010c00

08001ab8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001abc:	f000 faf2 	bl	80020a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ac0:	f000 f822 	bl	8001b08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ac4:	f7ff ff96 	bl	80019f4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001ac8:	f7fe fe36 	bl	8000738 <MX_ADC1_Init>
  MX_CAN_Init();
 8001acc:	f7ff fa80 	bl	8000fd0 <MX_CAN_Init>
  MX_ADC2_Init();
 8001ad0:	f7fe fe70 	bl	80007b4 <MX_ADC2_Init>
  MX_TIM1_Init();
 8001ad4:	f000 fa52 	bl	8001f7c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan);
 8001ad8:	4808      	ldr	r0, [pc, #32]	@ (8001afc <main+0x44>)
 8001ada:	f001 f867 	bl	8002bac <HAL_CAN_Start>
  can_msg = sendCANString("CAN Started");
 8001ade:	4808      	ldr	r0, [pc, #32]	@ (8001b00 <main+0x48>)
 8001ae0:	f7ff faf8 	bl	80010d4 <sendCANString>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <main+0x4c>)
 8001aea:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001aec:	f002 fe62 	bl	80047b4 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001af0:	f7ff fbc0 	bl	8001274 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001af4:	f002 fe80 	bl	80047f8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001af8:	bf00      	nop
 8001afa:	e7fd      	b.n	8001af8 <main+0x40>
 8001afc:	200003dc 	.word	0x200003dc
 8001b00:	08007488 	.word	0x08007488
 8001b04:	2000040c 	.word	0x2000040c

08001b08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b094      	sub	sp, #80	@ 0x50
 8001b0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b12:	2228      	movs	r2, #40	@ 0x28
 8001b14:	2100      	movs	r1, #0
 8001b16:	4618      	mov	r0, r3
 8001b18:	f005 fbb6 	bl	8007288 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b2c:	1d3b      	adds	r3, r7, #4
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b3c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b42:	2300      	movs	r3, #0
 8001b44:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b46:	2301      	movs	r3, #1
 8001b48:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b4e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b52:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b54:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001b58:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f001 fbd6 	bl	8003310 <HAL_RCC_OscConfig>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001b6a:	f000 f83b 	bl	8001be4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b6e:	230f      	movs	r3, #15
 8001b70:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b72:	2302      	movs	r3, #2
 8001b74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b7e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b80:	2300      	movs	r3, #0
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b84:	f107 0314 	add.w	r3, r7, #20
 8001b88:	2102      	movs	r1, #2
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f001 fe42 	bl	8003814 <HAL_RCC_ClockConfig>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001b96:	f000 f825 	bl	8001be4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001b9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ba2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ba4:	1d3b      	adds	r3, r7, #4
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f001 fff2 	bl	8003b90 <HAL_RCCEx_PeriphCLKConfig>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001bb2:	f000 f817 	bl	8001be4 <Error_Handler>
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	3750      	adds	r7, #80	@ 0x50
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a04      	ldr	r2, [pc, #16]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d101      	bne.n	8001bd6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001bd2:	f000 fa7d 	bl	80020d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40000800 	.word	0x40000800

08001be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001be8:	b672      	cpsid	i
}
 8001bea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bec:	bf00      	nop
 8001bee:	e7fd      	b.n	8001bec <Error_Handler+0x8>

08001bf0 <setupSensors>:
Sensor DATA_09;
Sensor DATA_10;
Sensor BUFFER_ACK;


HAL_StatusTypeDef setupSensors(){
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
	DATA_01.refresh_rate = Time_Mult;
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	4b4e      	ldr	r3, [pc, #312]	@ (8001d30 <setupSensors+0x140>)
 8001bf8:	711a      	strb	r2, [r3, #4]
	DATA_01.id = 0x02;
 8001bfa:	4b4d      	ldr	r3, [pc, #308]	@ (8001d30 <setupSensors+0x140>)
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	715a      	strb	r2, [r3, #5]
	DATA_01.dlc = 5;
 8001c00:	4b4b      	ldr	r3, [pc, #300]	@ (8001d30 <setupSensors+0x140>)
 8001c02:	2205      	movs	r2, #5
 8001c04:	719a      	strb	r2, [r3, #6]

	DATA_02.refresh_rate = Time_Mult;
 8001c06:	2202      	movs	r2, #2
 8001c08:	4b4a      	ldr	r3, [pc, #296]	@ (8001d34 <setupSensors+0x144>)
 8001c0a:	711a      	strb	r2, [r3, #4]
	DATA_02.id = 0x03;
 8001c0c:	4b49      	ldr	r3, [pc, #292]	@ (8001d34 <setupSensors+0x144>)
 8001c0e:	2203      	movs	r2, #3
 8001c10:	715a      	strb	r2, [r3, #5]
	DATA_02.dlc = 8;
 8001c12:	4b48      	ldr	r3, [pc, #288]	@ (8001d34 <setupSensors+0x144>)
 8001c14:	2208      	movs	r2, #8
 8001c16:	719a      	strb	r2, [r3, #6]

	DATA_03.refresh_rate = Time_Mult;
 8001c18:	2202      	movs	r2, #2
 8001c1a:	4b47      	ldr	r3, [pc, #284]	@ (8001d38 <setupSensors+0x148>)
 8001c1c:	711a      	strb	r2, [r3, #4]
	DATA_03.id = 0x04;
 8001c1e:	4b46      	ldr	r3, [pc, #280]	@ (8001d38 <setupSensors+0x148>)
 8001c20:	2204      	movs	r2, #4
 8001c22:	715a      	strb	r2, [r3, #5]
	DATA_03.dlc = 8;
 8001c24:	4b44      	ldr	r3, [pc, #272]	@ (8001d38 <setupSensors+0x148>)
 8001c26:	2208      	movs	r2, #8
 8001c28:	719a      	strb	r2, [r3, #6]

	DATA_04.refresh_rate = 25*Time_Mult;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	0092      	lsls	r2, r2, #2
 8001c30:	4413      	add	r3, r2
 8001c32:	461a      	mov	r2, r3
 8001c34:	0091      	lsls	r1, r2, #2
 8001c36:	461a      	mov	r2, r3
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4b3f      	ldr	r3, [pc, #252]	@ (8001d3c <setupSensors+0x14c>)
 8001c40:	711a      	strb	r2, [r3, #4]
	DATA_04.id = 0x05;
 8001c42:	4b3e      	ldr	r3, [pc, #248]	@ (8001d3c <setupSensors+0x14c>)
 8001c44:	2205      	movs	r2, #5
 8001c46:	715a      	strb	r2, [r3, #5]
	DATA_04.dlc = 8;
 8001c48:	4b3c      	ldr	r3, [pc, #240]	@ (8001d3c <setupSensors+0x14c>)
 8001c4a:	2208      	movs	r2, #8
 8001c4c:	719a      	strb	r2, [r3, #6]

	DATA_05.refresh_rate = 25*Time_Mult;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	461a      	mov	r2, r3
 8001c52:	0092      	lsls	r2, r2, #2
 8001c54:	4413      	add	r3, r2
 8001c56:	461a      	mov	r2, r3
 8001c58:	0091      	lsls	r1, r2, #2
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	4413      	add	r3, r2
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b37      	ldr	r3, [pc, #220]	@ (8001d40 <setupSensors+0x150>)
 8001c64:	711a      	strb	r2, [r3, #4]
	DATA_05.id = 0x06;
 8001c66:	4b36      	ldr	r3, [pc, #216]	@ (8001d40 <setupSensors+0x150>)
 8001c68:	2206      	movs	r2, #6
 8001c6a:	715a      	strb	r2, [r3, #5]
	DATA_05.dlc = 6;
 8001c6c:	4b34      	ldr	r3, [pc, #208]	@ (8001d40 <setupSensors+0x150>)
 8001c6e:	2206      	movs	r2, #6
 8001c70:	719a      	strb	r2, [r3, #6]

	DATA_06.refresh_rate = Time_Mult;
 8001c72:	2202      	movs	r2, #2
 8001c74:	4b33      	ldr	r3, [pc, #204]	@ (8001d44 <setupSensors+0x154>)
 8001c76:	711a      	strb	r2, [r3, #4]
	DATA_06.id = 0x07;
 8001c78:	4b32      	ldr	r3, [pc, #200]	@ (8001d44 <setupSensors+0x154>)
 8001c7a:	2207      	movs	r2, #7
 8001c7c:	715a      	strb	r2, [r3, #5]
	DATA_06.dlc = 6;
 8001c7e:	4b31      	ldr	r3, [pc, #196]	@ (8001d44 <setupSensors+0x154>)
 8001c80:	2206      	movs	r2, #6
 8001c82:	719a      	strb	r2, [r3, #6]

	DATA_07.refresh_rate = 25*Time_Mult;
 8001c84:	2302      	movs	r3, #2
 8001c86:	461a      	mov	r2, r3
 8001c88:	0092      	lsls	r2, r2, #2
 8001c8a:	4413      	add	r3, r2
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	0091      	lsls	r1, r2, #2
 8001c90:	461a      	mov	r2, r3
 8001c92:	460b      	mov	r3, r1
 8001c94:	4413      	add	r3, r2
 8001c96:	b2da      	uxtb	r2, r3
 8001c98:	4b2b      	ldr	r3, [pc, #172]	@ (8001d48 <setupSensors+0x158>)
 8001c9a:	711a      	strb	r2, [r3, #4]
	DATA_07.id = 0x08;
 8001c9c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d48 <setupSensors+0x158>)
 8001c9e:	2208      	movs	r2, #8
 8001ca0:	715a      	strb	r2, [r3, #5]
	DATA_07.dlc = 8;
 8001ca2:	4b29      	ldr	r3, [pc, #164]	@ (8001d48 <setupSensors+0x158>)
 8001ca4:	2208      	movs	r2, #8
 8001ca6:	719a      	strb	r2, [r3, #6]

	DATA_08.refresh_rate = 25*Time_Mult;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	461a      	mov	r2, r3
 8001cac:	0092      	lsls	r2, r2, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	0091      	lsls	r1, r2, #2
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4413      	add	r3, r2
 8001cba:	b2da      	uxtb	r2, r3
 8001cbc:	4b23      	ldr	r3, [pc, #140]	@ (8001d4c <setupSensors+0x15c>)
 8001cbe:	711a      	strb	r2, [r3, #4]
	DATA_08.id = 0x09;
 8001cc0:	4b22      	ldr	r3, [pc, #136]	@ (8001d4c <setupSensors+0x15c>)
 8001cc2:	2209      	movs	r2, #9
 8001cc4:	715a      	strb	r2, [r3, #5]
	DATA_08.dlc = 8;
 8001cc6:	4b21      	ldr	r3, [pc, #132]	@ (8001d4c <setupSensors+0x15c>)
 8001cc8:	2208      	movs	r2, #8
 8001cca:	719a      	strb	r2, [r3, #6]

	DATA_09.refresh_rate = 25*Time_Mult;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	461a      	mov	r2, r3
 8001cd0:	0092      	lsls	r2, r2, #2
 8001cd2:	4413      	add	r3, r2
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	0091      	lsls	r1, r2, #2
 8001cd8:	461a      	mov	r2, r3
 8001cda:	460b      	mov	r3, r1
 8001cdc:	4413      	add	r3, r2
 8001cde:	b2da      	uxtb	r2, r3
 8001ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d50 <setupSensors+0x160>)
 8001ce2:	711a      	strb	r2, [r3, #4]
	DATA_09.id = 0x0A;
 8001ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d50 <setupSensors+0x160>)
 8001ce6:	220a      	movs	r2, #10
 8001ce8:	715a      	strb	r2, [r3, #5]
	DATA_09.dlc = 6;
 8001cea:	4b19      	ldr	r3, [pc, #100]	@ (8001d50 <setupSensors+0x160>)
 8001cec:	2206      	movs	r2, #6
 8001cee:	719a      	strb	r2, [r3, #6]

	DATA_10.refresh_rate = 25*Time_Mult;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	0092      	lsls	r2, r2, #2
 8001cf6:	4413      	add	r3, r2
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	0091      	lsls	r1, r2, #2
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	460b      	mov	r3, r1
 8001d00:	4413      	add	r3, r2
 8001d02:	b2da      	uxtb	r2, r3
 8001d04:	4b13      	ldr	r3, [pc, #76]	@ (8001d54 <setupSensors+0x164>)
 8001d06:	711a      	strb	r2, [r3, #4]
	DATA_10.id = 0x0D;
 8001d08:	4b12      	ldr	r3, [pc, #72]	@ (8001d54 <setupSensors+0x164>)
 8001d0a:	220d      	movs	r2, #13
 8001d0c:	715a      	strb	r2, [r3, #5]
	DATA_10.dlc = 6;
 8001d0e:	4b11      	ldr	r3, [pc, #68]	@ (8001d54 <setupSensors+0x164>)
 8001d10:	2206      	movs	r2, #6
 8001d12:	719a      	strb	r2, [r3, #6]

	BUFFER_ACK.refresh_rate = Time_Mult;
 8001d14:	2202      	movs	r2, #2
 8001d16:	4b10      	ldr	r3, [pc, #64]	@ (8001d58 <setupSensors+0x168>)
 8001d18:	711a      	strb	r2, [r3, #4]
	BUFFER_ACK.id = 0x0B;
 8001d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d58 <setupSensors+0x168>)
 8001d1c:	220b      	movs	r2, #11
 8001d1e:	715a      	strb	r2, [r3, #5]
	BUFFER_ACK.dlc = 1;
 8001d20:	4b0d      	ldr	r3, [pc, #52]	@ (8001d58 <setupSensors+0x168>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	20000414 	.word	0x20000414
 8001d34:	20000424 	.word	0x20000424
 8001d38:	20000434 	.word	0x20000434
 8001d3c:	20000444 	.word	0x20000444
 8001d40:	20000454 	.word	0x20000454
 8001d44:	20000464 	.word	0x20000464
 8001d48:	20000474 	.word	0x20000474
 8001d4c:	20000484 	.word	0x20000484
 8001d50:	20000494 	.word	0x20000494
 8001d54:	200004a4 	.word	0x200004a4
 8001d58:	200004b4 	.word	0x200004b4

08001d5c <vBatValue>:

unsigned short vBatValue(unsigned short ADC_Value){
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	80fb      	strh	r3, [r7, #6]
	float vBat = ADC_Value*(VBAT_R1 + VBAT_R2)/VBAT_R2;
 8001d66:	88fb      	ldrh	r3, [r7, #6]
 8001d68:	f645 525c 	movw	r2, #23900	@ 0x5d5c
 8001d6c:	fb02 f303 	mul.w	r3, r2, r3
 8001d70:	4a0f      	ldr	r2, [pc, #60]	@ (8001db0 <vBatValue+0x54>)
 8001d72:	fb82 1203 	smull	r1, r2, r2, r3
 8001d76:	1252      	asrs	r2, r2, #9
 8001d78:	17db      	asrs	r3, r3, #31
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7fe faa1 	bl	80002c4 <__aeabi_i2f>
 8001d82:	4603      	mov	r3, r0
 8001d84:	60fb      	str	r3, [r7, #12]
	unsigned short vBat0 = vBat/A_20V * 4095;
 8001d86:	490b      	ldr	r1, [pc, #44]	@ (8001db4 <vBatValue+0x58>)
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	f7fe fba3 	bl	80004d4 <__aeabi_fdiv>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	4909      	ldr	r1, [pc, #36]	@ (8001db8 <vBatValue+0x5c>)
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe faea 	bl	800036c <__aeabi_fmul>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7fe fcac 	bl	80006f8 <__aeabi_f2uiz>
 8001da0:	4603      	mov	r3, r0
 8001da2:	817b      	strh	r3, [r7, #10]
	return vBat0;
 8001da4:	897b      	ldrh	r3, [r7, #10]
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	219bb355 	.word	0x219bb355
 8001db4:	46c1e400 	.word	0x46c1e400
 8001db8:	457ff000 	.word	0x457ff000

08001dbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001dc2:	4b18      	ldr	r3, [pc, #96]	@ (8001e24 <HAL_MspInit+0x68>)
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	4a17      	ldr	r2, [pc, #92]	@ (8001e24 <HAL_MspInit+0x68>)
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	6193      	str	r3, [r2, #24]
 8001dce:	4b15      	ldr	r3, [pc, #84]	@ (8001e24 <HAL_MspInit+0x68>)
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	60bb      	str	r3, [r7, #8]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dda:	4b12      	ldr	r3, [pc, #72]	@ (8001e24 <HAL_MspInit+0x68>)
 8001ddc:	69db      	ldr	r3, [r3, #28]
 8001dde:	4a11      	ldr	r2, [pc, #68]	@ (8001e24 <HAL_MspInit+0x68>)
 8001de0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001de4:	61d3      	str	r3, [r2, #28]
 8001de6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e24 <HAL_MspInit+0x68>)
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dee:	607b      	str	r3, [r7, #4]
 8001df0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001df2:	2200      	movs	r2, #0
 8001df4:	210f      	movs	r1, #15
 8001df6:	f06f 0001 	mvn.w	r0, #1
 8001dfa:	f001 f8c2 	bl	8002f82 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001e28 <HAL_MspInit+0x6c>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	4a04      	ldr	r2, [pc, #16]	@ (8001e28 <HAL_MspInit+0x6c>)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40021000 	.word	0x40021000
 8001e28:	40010000 	.word	0x40010000

08001e2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08e      	sub	sp, #56	@ 0x38
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001e34:	2300      	movs	r3, #0
 8001e36:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001e42:	4b34      	ldr	r3, [pc, #208]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001e44:	69db      	ldr	r3, [r3, #28]
 8001e46:	4a33      	ldr	r2, [pc, #204]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001e48:	f043 0304 	orr.w	r3, r3, #4
 8001e4c:	61d3      	str	r3, [r2, #28]
 8001e4e:	4b31      	ldr	r3, [pc, #196]	@ (8001f14 <HAL_InitTick+0xe8>)
 8001e50:	69db      	ldr	r3, [r3, #28]
 8001e52:	f003 0304 	and.w	r3, r3, #4
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e5a:	f107 0210 	add.w	r2, r7, #16
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	4611      	mov	r1, r2
 8001e64:	4618      	mov	r0, r3
 8001e66:	f001 fe45 	bl	8003af4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e6a:	6a3b      	ldr	r3, [r7, #32]
 8001e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d103      	bne.n	8001e7c <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e74:	f001 fe16 	bl	8003aa4 <HAL_RCC_GetPCLK1Freq>
 8001e78:	6378      	str	r0, [r7, #52]	@ 0x34
 8001e7a:	e004      	b.n	8001e86 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e7c:	f001 fe12 	bl	8003aa4 <HAL_RCC_GetPCLK1Freq>
 8001e80:	4603      	mov	r3, r0
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e88:	4a23      	ldr	r2, [pc, #140]	@ (8001f18 <HAL_InitTick+0xec>)
 8001e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e8e:	0c9b      	lsrs	r3, r3, #18
 8001e90:	3b01      	subs	r3, #1
 8001e92:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001e94:	4b21      	ldr	r3, [pc, #132]	@ (8001f1c <HAL_InitTick+0xf0>)
 8001e96:	4a22      	ldr	r2, [pc, #136]	@ (8001f20 <HAL_InitTick+0xf4>)
 8001e98:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001e9a:	4b20      	ldr	r3, [pc, #128]	@ (8001f1c <HAL_InitTick+0xf0>)
 8001e9c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ea0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001ea2:	4a1e      	ldr	r2, [pc, #120]	@ (8001f1c <HAL_InitTick+0xf0>)
 8001ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ea6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8001f1c <HAL_InitTick+0xf0>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eae:	4b1b      	ldr	r3, [pc, #108]	@ (8001f1c <HAL_InitTick+0xf0>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb4:	4b19      	ldr	r3, [pc, #100]	@ (8001f1c <HAL_InitTick+0xf0>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001eba:	4818      	ldr	r0, [pc, #96]	@ (8001f1c <HAL_InitTick+0xf0>)
 8001ebc:	f001 ffd4 	bl	8003e68 <HAL_TIM_Base_Init>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001ec6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d11b      	bne.n	8001f06 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001ece:	4813      	ldr	r0, [pc, #76]	@ (8001f1c <HAL_InitTick+0xf0>)
 8001ed0:	f002 f88a 	bl	8003fe8 <HAL_TIM_Base_Start_IT>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001eda:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d111      	bne.n	8001f06 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ee2:	201e      	movs	r0, #30
 8001ee4:	f001 f869 	bl	8002fba <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2b0f      	cmp	r3, #15
 8001eec:	d808      	bhi.n	8001f00 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	6879      	ldr	r1, [r7, #4]
 8001ef2:	201e      	movs	r0, #30
 8001ef4:	f001 f845 	bl	8002f82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ef8:	4a0a      	ldr	r2, [pc, #40]	@ (8001f24 <HAL_InitTick+0xf8>)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e002      	b.n	8001f06 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f06:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3738      	adds	r7, #56	@ 0x38
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40021000 	.word	0x40021000
 8001f18:	431bde83 	.word	0x431bde83
 8001f1c:	200004c4 	.word	0x200004c4
 8001f20:	40000800 	.word	0x40000800
 8001f24:	20000008 	.word	0x20000008

08001f28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f2c:	bf00      	nop
 8001f2e:	e7fd      	b.n	8001f2c <NMI_Handler+0x4>

08001f30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f34:	bf00      	nop
 8001f36:	e7fd      	b.n	8001f34 <HardFault_Handler+0x4>

08001f38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f3c:	bf00      	nop
 8001f3e:	e7fd      	b.n	8001f3c <MemManage_Handler+0x4>

08001f40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f44:	bf00      	nop
 8001f46:	e7fd      	b.n	8001f44 <BusFault_Handler+0x4>

08001f48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f4c:	bf00      	nop
 8001f4e:	e7fd      	b.n	8001f4c <UsageFault_Handler+0x4>

08001f50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr

08001f5c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001f60:	4802      	ldr	r0, [pc, #8]	@ (8001f6c <TIM4_IRQHandler+0x10>)
 8001f62:	f002 f893 	bl	800408c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	200004c4 	.word	0x200004c4

08001f70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr

08001f7c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f82:	f107 0308 	add.w	r3, r7, #8
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	605a      	str	r2, [r3, #4]
 8001f8c:	609a      	str	r2, [r3, #8]
 8001f8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f90:	463b      	mov	r3, r7
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f98:	4b1e      	ldr	r3, [pc, #120]	@ (8002014 <MX_TIM1_Init+0x98>)
 8001f9a:	4a1f      	ldr	r2, [pc, #124]	@ (8002018 <MX_TIM1_Init+0x9c>)
 8001f9c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8002014 <MX_TIM1_Init+0x98>)
 8001fa0:	2247      	movs	r2, #71	@ 0x47
 8001fa2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <MX_TIM1_Init+0x98>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001faa:	4b1a      	ldr	r3, [pc, #104]	@ (8002014 <MX_TIM1_Init+0x98>)
 8001fac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fb0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb2:	4b18      	ldr	r3, [pc, #96]	@ (8002014 <MX_TIM1_Init+0x98>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001fb8:	4b16      	ldr	r3, [pc, #88]	@ (8002014 <MX_TIM1_Init+0x98>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fbe:	4b15      	ldr	r3, [pc, #84]	@ (8002014 <MX_TIM1_Init+0x98>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fc4:	4813      	ldr	r0, [pc, #76]	@ (8002014 <MX_TIM1_Init+0x98>)
 8001fc6:	f001 ff4f 	bl	8003e68 <HAL_TIM_Base_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001fd0:	f7ff fe08 	bl	8001be4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fd8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fda:	f107 0308 	add.w	r3, r7, #8
 8001fde:	4619      	mov	r1, r3
 8001fe0:	480c      	ldr	r0, [pc, #48]	@ (8002014 <MX_TIM1_Init+0x98>)
 8001fe2:	f002 f943 	bl	800426c <HAL_TIM_ConfigClockSource>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001fec:	f7ff fdfa 	bl	8001be4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ff8:	463b      	mov	r3, r7
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4805      	ldr	r0, [pc, #20]	@ (8002014 <MX_TIM1_Init+0x98>)
 8001ffe:	f002 fb25 	bl	800464c <HAL_TIMEx_MasterConfigSynchronization>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002008:	f7ff fdec 	bl	8001be4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800200c:	bf00      	nop
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	2000050c 	.word	0x2000050c
 8002018:	40012c00 	.word	0x40012c00

0800201c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a09      	ldr	r2, [pc, #36]	@ (8002050 <HAL_TIM_Base_MspInit+0x34>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d10b      	bne.n	8002046 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800202e:	4b09      	ldr	r3, [pc, #36]	@ (8002054 <HAL_TIM_Base_MspInit+0x38>)
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	4a08      	ldr	r2, [pc, #32]	@ (8002054 <HAL_TIM_Base_MspInit+0x38>)
 8002034:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002038:	6193      	str	r3, [r2, #24]
 800203a:	4b06      	ldr	r3, [pc, #24]	@ (8002054 <HAL_TIM_Base_MspInit+0x38>)
 800203c:	699b      	ldr	r3, [r3, #24]
 800203e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002046:	bf00      	nop
 8002048:	3714      	adds	r7, #20
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	40012c00 	.word	0x40012c00
 8002054:	40021000 	.word	0x40021000

08002058 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002058:	f7ff ff8a 	bl	8001f70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800205c:	480b      	ldr	r0, [pc, #44]	@ (800208c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800205e:	490c      	ldr	r1, [pc, #48]	@ (8002090 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002060:	4a0c      	ldr	r2, [pc, #48]	@ (8002094 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002064:	e002      	b.n	800206c <LoopCopyDataInit>

08002066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800206a:	3304      	adds	r3, #4

0800206c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800206c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800206e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002070:	d3f9      	bcc.n	8002066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002072:	4a09      	ldr	r2, [pc, #36]	@ (8002098 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002074:	4c09      	ldr	r4, [pc, #36]	@ (800209c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002078:	e001      	b.n	800207e <LoopFillZerobss>

0800207a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800207a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800207c:	3204      	adds	r2, #4

0800207e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800207e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002080:	d3fb      	bcc.n	800207a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002082:	f005 f967 	bl	8007354 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002086:	f7ff fd17 	bl	8001ab8 <main>
  bx lr
 800208a:	4770      	bx	lr
  ldr r0, =_sdata
 800208c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002090:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8002094:	08007540 	.word	0x08007540
  ldr r2, =_sbss
 8002098:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800209c:	20002080 	.word	0x20002080

080020a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020a0:	e7fe      	b.n	80020a0 <ADC1_2_IRQHandler>
	...

080020a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020a8:	4b08      	ldr	r3, [pc, #32]	@ (80020cc <HAL_Init+0x28>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a07      	ldr	r2, [pc, #28]	@ (80020cc <HAL_Init+0x28>)
 80020ae:	f043 0310 	orr.w	r3, r3, #16
 80020b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020b4:	2003      	movs	r0, #3
 80020b6:	f000 ff59 	bl	8002f6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020ba:	200f      	movs	r0, #15
 80020bc:	f7ff feb6 	bl	8001e2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020c0:	f7ff fe7c 	bl	8001dbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40022000 	.word	0x40022000

080020d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020d4:	4b05      	ldr	r3, [pc, #20]	@ (80020ec <HAL_IncTick+0x1c>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	461a      	mov	r2, r3
 80020da:	4b05      	ldr	r3, [pc, #20]	@ (80020f0 <HAL_IncTick+0x20>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4413      	add	r3, r2
 80020e0:	4a03      	ldr	r2, [pc, #12]	@ (80020f0 <HAL_IncTick+0x20>)
 80020e2:	6013      	str	r3, [r2, #0]
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr
 80020ec:	2000000c 	.word	0x2000000c
 80020f0:	20000554 	.word	0x20000554

080020f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  return uwTick;
 80020f8:	4b02      	ldr	r3, [pc, #8]	@ (8002104 <HAL_GetTick+0x10>)
 80020fa:	681b      	ldr	r3, [r3, #0]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr
 8002104:	20000554 	.word	0x20000554

08002108 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002110:	2300      	movs	r3, #0
 8002112:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002114:	2300      	movs	r3, #0
 8002116:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002118:	2300      	movs	r3, #0
 800211a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800211c:	2300      	movs	r3, #0
 800211e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e0be      	b.n	80022a8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002134:	2b00      	cmp	r3, #0
 8002136:	d109      	bne.n	800214c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7fe fb72 	bl	8000830 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f000 fbf1 	bl	8002934 <ADC_ConversionStop_Disable>
 8002152:	4603      	mov	r3, r0
 8002154:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800215a:	f003 0310 	and.w	r3, r3, #16
 800215e:	2b00      	cmp	r3, #0
 8002160:	f040 8099 	bne.w	8002296 <HAL_ADC_Init+0x18e>
 8002164:	7dfb      	ldrb	r3, [r7, #23]
 8002166:	2b00      	cmp	r3, #0
 8002168:	f040 8095 	bne.w	8002296 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002170:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002174:	f023 0302 	bic.w	r3, r3, #2
 8002178:	f043 0202 	orr.w	r2, r3, #2
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002188:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	7b1b      	ldrb	r3, [r3, #12]
 800218e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002190:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	4313      	orrs	r3, r2
 8002196:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021a0:	d003      	beq.n	80021aa <HAL_ADC_Init+0xa2>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d102      	bne.n	80021b0 <HAL_ADC_Init+0xa8>
 80021aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021ae:	e000      	b.n	80021b2 <HAL_ADC_Init+0xaa>
 80021b0:	2300      	movs	r3, #0
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	7d1b      	ldrb	r3, [r3, #20]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d119      	bne.n	80021f4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	7b1b      	ldrb	r3, [r3, #12]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d109      	bne.n	80021dc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	3b01      	subs	r3, #1
 80021ce:	035a      	lsls	r2, r3, #13
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021d8:	613b      	str	r3, [r7, #16]
 80021da:	e00b      	b.n	80021f4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e0:	f043 0220 	orr.w	r2, r3, #32
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ec:	f043 0201 	orr.w	r2, r3, #1
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	430a      	orrs	r2, r1
 8002206:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	4b28      	ldr	r3, [pc, #160]	@ (80022b0 <HAL_ADC_Init+0x1a8>)
 8002210:	4013      	ands	r3, r2
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6812      	ldr	r2, [r2, #0]
 8002216:	68b9      	ldr	r1, [r7, #8]
 8002218:	430b      	orrs	r3, r1
 800221a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002224:	d003      	beq.n	800222e <HAL_ADC_Init+0x126>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d104      	bne.n	8002238 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	3b01      	subs	r3, #1
 8002234:	051b      	lsls	r3, r3, #20
 8002236:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800223e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	430a      	orrs	r2, r1
 800224a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689a      	ldr	r2, [r3, #8]
 8002252:	4b18      	ldr	r3, [pc, #96]	@ (80022b4 <HAL_ADC_Init+0x1ac>)
 8002254:	4013      	ands	r3, r2
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	429a      	cmp	r2, r3
 800225a:	d10b      	bne.n	8002274 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002266:	f023 0303 	bic.w	r3, r3, #3
 800226a:	f043 0201 	orr.w	r2, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002272:	e018      	b.n	80022a6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002278:	f023 0312 	bic.w	r3, r3, #18
 800227c:	f043 0210 	orr.w	r2, r3, #16
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002288:	f043 0201 	orr.w	r2, r3, #1
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002294:	e007      	b.n	80022a6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800229a:	f043 0210 	orr.w	r2, r3, #16
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3718      	adds	r7, #24
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	ffe1f7fd 	.word	0xffe1f7fd
 80022b4:	ff1f0efe 	.word	0xff1f0efe

080022b8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022c0:	2300      	movs	r3, #0
 80022c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d101      	bne.n	80022d2 <HAL_ADC_Start+0x1a>
 80022ce:	2302      	movs	r3, #2
 80022d0:	e098      	b.n	8002404 <HAL_ADC_Start+0x14c>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2201      	movs	r2, #1
 80022d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 fad0 	bl	8002880 <ADC_Enable>
 80022e0:	4603      	mov	r3, r0
 80022e2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80022e4:	7bfb      	ldrb	r3, [r7, #15]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f040 8087 	bne.w	80023fa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022f4:	f023 0301 	bic.w	r3, r3, #1
 80022f8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a41      	ldr	r2, [pc, #260]	@ (800240c <HAL_ADC_Start+0x154>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d105      	bne.n	8002316 <HAL_ADC_Start+0x5e>
 800230a:	4b41      	ldr	r3, [pc, #260]	@ (8002410 <HAL_ADC_Start+0x158>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d115      	bne.n	8002342 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800232c:	2b00      	cmp	r3, #0
 800232e:	d026      	beq.n	800237e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002334:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002338:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002340:	e01d      	b.n	800237e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002346:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a2f      	ldr	r2, [pc, #188]	@ (8002410 <HAL_ADC_Start+0x158>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d004      	beq.n	8002362 <HAL_ADC_Start+0xaa>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a2b      	ldr	r2, [pc, #172]	@ (800240c <HAL_ADC_Start+0x154>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d10d      	bne.n	800237e <HAL_ADC_Start+0xc6>
 8002362:	4b2b      	ldr	r3, [pc, #172]	@ (8002410 <HAL_ADC_Start+0x158>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800236a:	2b00      	cmp	r3, #0
 800236c:	d007      	beq.n	800237e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002372:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002376:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002382:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d006      	beq.n	8002398 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800238e:	f023 0206 	bic.w	r2, r3, #6
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002396:	e002      	b.n	800239e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f06f 0202 	mvn.w	r2, #2
 80023ae:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80023ba:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80023be:	d113      	bne.n	80023e8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023c4:	4a11      	ldr	r2, [pc, #68]	@ (800240c <HAL_ADC_Start+0x154>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d105      	bne.n	80023d6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023ca:	4b11      	ldr	r3, [pc, #68]	@ (8002410 <HAL_ADC_Start+0x158>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d108      	bne.n	80023e8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	689a      	ldr	r2, [r3, #8]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80023e4:	609a      	str	r2, [r3, #8]
 80023e6:	e00c      	b.n	8002402 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689a      	ldr	r2, [r3, #8]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80023f6:	609a      	str	r2, [r3, #8]
 80023f8:	e003      	b.n	8002402 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002402:	7bfb      	ldrb	r3, [r7, #15]
}
 8002404:	4618      	mov	r0, r3
 8002406:	3710      	adds	r7, #16
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40012800 	.word	0x40012800
 8002410:	40012400 	.word	0x40012400

08002414 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800241c:	2300      	movs	r3, #0
 800241e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002426:	2b01      	cmp	r3, #1
 8002428:	d101      	bne.n	800242e <HAL_ADC_Stop+0x1a>
 800242a:	2302      	movs	r3, #2
 800242c:	e01a      	b.n	8002464 <HAL_ADC_Stop+0x50>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2201      	movs	r2, #1
 8002432:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 fa7c 	bl	8002934 <ADC_ConversionStop_Disable>
 800243c:	4603      	mov	r3, r0
 800243e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002440:	7bfb      	ldrb	r3, [r7, #15]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d109      	bne.n	800245a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800244e:	f023 0301 	bic.w	r3, r3, #1
 8002452:	f043 0201 	orr.w	r2, r3, #1
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002462:	7bfb      	ldrb	r3, [r7, #15]
}
 8002464:	4618      	mov	r0, r3
 8002466:	3710      	adds	r7, #16
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800246c:	b590      	push	{r4, r7, lr}
 800246e:	b087      	sub	sp, #28
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002476:	2300      	movs	r3, #0
 8002478:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800247a:	2300      	movs	r3, #0
 800247c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800247e:	2300      	movs	r3, #0
 8002480:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002482:	f7ff fe37 	bl	80020f4 <HAL_GetTick>
 8002486:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00b      	beq.n	80024ae <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800249a:	f043 0220 	orr.w	r2, r3, #32
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e0d3      	b.n	8002656 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d131      	bne.n	8002520 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d12a      	bne.n	8002520 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024ca:	e021      	b.n	8002510 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d2:	d01d      	beq.n	8002510 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d007      	beq.n	80024ea <HAL_ADC_PollForConversion+0x7e>
 80024da:	f7ff fe0b 	bl	80020f4 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	683a      	ldr	r2, [r7, #0]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d212      	bcs.n	8002510 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10b      	bne.n	8002510 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fc:	f043 0204 	orr.w	r2, r3, #4
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e0a2      	b.n	8002656 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d0d6      	beq.n	80024cc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800251e:	e070      	b.n	8002602 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002520:	4b4f      	ldr	r3, [pc, #316]	@ (8002660 <HAL_ADC_PollForConversion+0x1f4>)
 8002522:	681c      	ldr	r4, [r3, #0]
 8002524:	2002      	movs	r0, #2
 8002526:	f001 fbe9 	bl	8003cfc <HAL_RCCEx_GetPeriphCLKFreq>
 800252a:	4603      	mov	r3, r0
 800252c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6919      	ldr	r1, [r3, #16]
 8002536:	4b4b      	ldr	r3, [pc, #300]	@ (8002664 <HAL_ADC_PollForConversion+0x1f8>)
 8002538:	400b      	ands	r3, r1
 800253a:	2b00      	cmp	r3, #0
 800253c:	d118      	bne.n	8002570 <HAL_ADC_PollForConversion+0x104>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68d9      	ldr	r1, [r3, #12]
 8002544:	4b48      	ldr	r3, [pc, #288]	@ (8002668 <HAL_ADC_PollForConversion+0x1fc>)
 8002546:	400b      	ands	r3, r1
 8002548:	2b00      	cmp	r3, #0
 800254a:	d111      	bne.n	8002570 <HAL_ADC_PollForConversion+0x104>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6919      	ldr	r1, [r3, #16]
 8002552:	4b46      	ldr	r3, [pc, #280]	@ (800266c <HAL_ADC_PollForConversion+0x200>)
 8002554:	400b      	ands	r3, r1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d108      	bne.n	800256c <HAL_ADC_PollForConversion+0x100>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68d9      	ldr	r1, [r3, #12]
 8002560:	4b43      	ldr	r3, [pc, #268]	@ (8002670 <HAL_ADC_PollForConversion+0x204>)
 8002562:	400b      	ands	r3, r1
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <HAL_ADC_PollForConversion+0x100>
 8002568:	2314      	movs	r3, #20
 800256a:	e020      	b.n	80025ae <HAL_ADC_PollForConversion+0x142>
 800256c:	2329      	movs	r3, #41	@ 0x29
 800256e:	e01e      	b.n	80025ae <HAL_ADC_PollForConversion+0x142>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6919      	ldr	r1, [r3, #16]
 8002576:	4b3d      	ldr	r3, [pc, #244]	@ (800266c <HAL_ADC_PollForConversion+0x200>)
 8002578:	400b      	ands	r3, r1
 800257a:	2b00      	cmp	r3, #0
 800257c:	d106      	bne.n	800258c <HAL_ADC_PollForConversion+0x120>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68d9      	ldr	r1, [r3, #12]
 8002584:	4b3a      	ldr	r3, [pc, #232]	@ (8002670 <HAL_ADC_PollForConversion+0x204>)
 8002586:	400b      	ands	r3, r1
 8002588:	2b00      	cmp	r3, #0
 800258a:	d00d      	beq.n	80025a8 <HAL_ADC_PollForConversion+0x13c>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6919      	ldr	r1, [r3, #16]
 8002592:	4b38      	ldr	r3, [pc, #224]	@ (8002674 <HAL_ADC_PollForConversion+0x208>)
 8002594:	400b      	ands	r3, r1
 8002596:	2b00      	cmp	r3, #0
 8002598:	d108      	bne.n	80025ac <HAL_ADC_PollForConversion+0x140>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68d9      	ldr	r1, [r3, #12]
 80025a0:	4b34      	ldr	r3, [pc, #208]	@ (8002674 <HAL_ADC_PollForConversion+0x208>)
 80025a2:	400b      	ands	r3, r1
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_ADC_PollForConversion+0x140>
 80025a8:	2354      	movs	r3, #84	@ 0x54
 80025aa:	e000      	b.n	80025ae <HAL_ADC_PollForConversion+0x142>
 80025ac:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80025ae:	fb02 f303 	mul.w	r3, r2, r3
 80025b2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025b4:	e021      	b.n	80025fa <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025bc:	d01a      	beq.n	80025f4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d007      	beq.n	80025d4 <HAL_ADC_PollForConversion+0x168>
 80025c4:	f7ff fd96 	bl	80020f4 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	683a      	ldr	r2, [r7, #0]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d20f      	bcs.n	80025f4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d90b      	bls.n	80025f4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e0:	f043 0204 	orr.w	r2, r3, #4
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e030      	b.n	8002656 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	3301      	adds	r3, #1
 80025f8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d8d9      	bhi.n	80025b6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f06f 0212 	mvn.w	r2, #18
 800260a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002610:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002622:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002626:	d115      	bne.n	8002654 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800262c:	2b00      	cmp	r3, #0
 800262e:	d111      	bne.n	8002654 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002634:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002640:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d105      	bne.n	8002654 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264c:	f043 0201 	orr.w	r2, r3, #1
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	371c      	adds	r7, #28
 800265a:	46bd      	mov	sp, r7
 800265c:	bd90      	pop	{r4, r7, pc}
 800265e:	bf00      	nop
 8002660:	20000004 	.word	0x20000004
 8002664:	24924924 	.word	0x24924924
 8002668:	00924924 	.word	0x00924924
 800266c:	12492492 	.word	0x12492492
 8002670:	00492492 	.word	0x00492492
 8002674:	00249249 	.word	0x00249249

08002678 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002686:	4618      	mov	r0, r3
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800269a:	2300      	movs	r3, #0
 800269c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800269e:	2300      	movs	r3, #0
 80026a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d101      	bne.n	80026b0 <HAL_ADC_ConfigChannel+0x20>
 80026ac:	2302      	movs	r3, #2
 80026ae:	e0dc      	b.n	800286a <HAL_ADC_ConfigChannel+0x1da>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b06      	cmp	r3, #6
 80026be:	d81c      	bhi.n	80026fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685a      	ldr	r2, [r3, #4]
 80026ca:	4613      	mov	r3, r2
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	4413      	add	r3, r2
 80026d0:	3b05      	subs	r3, #5
 80026d2:	221f      	movs	r2, #31
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	43db      	mvns	r3, r3
 80026da:	4019      	ands	r1, r3
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	6818      	ldr	r0, [r3, #0]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	4613      	mov	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	4413      	add	r3, r2
 80026ea:	3b05      	subs	r3, #5
 80026ec:	fa00 f203 	lsl.w	r2, r0, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	430a      	orrs	r2, r1
 80026f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80026f8:	e03c      	b.n	8002774 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b0c      	cmp	r3, #12
 8002700:	d81c      	bhi.n	800273c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	3b23      	subs	r3, #35	@ 0x23
 8002714:	221f      	movs	r2, #31
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43db      	mvns	r3, r3
 800271c:	4019      	ands	r1, r3
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	6818      	ldr	r0, [r3, #0]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	4613      	mov	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	4413      	add	r3, r2
 800272c:	3b23      	subs	r3, #35	@ 0x23
 800272e:	fa00 f203 	lsl.w	r2, r0, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	430a      	orrs	r2, r1
 8002738:	631a      	str	r2, [r3, #48]	@ 0x30
 800273a:	e01b      	b.n	8002774 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685a      	ldr	r2, [r3, #4]
 8002746:	4613      	mov	r3, r2
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	4413      	add	r3, r2
 800274c:	3b41      	subs	r3, #65	@ 0x41
 800274e:	221f      	movs	r2, #31
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	4019      	ands	r1, r3
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	6818      	ldr	r0, [r3, #0]
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685a      	ldr	r2, [r3, #4]
 8002760:	4613      	mov	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	4413      	add	r3, r2
 8002766:	3b41      	subs	r3, #65	@ 0x41
 8002768:	fa00 f203 	lsl.w	r2, r0, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	430a      	orrs	r2, r1
 8002772:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2b09      	cmp	r3, #9
 800277a:	d91c      	bls.n	80027b6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68d9      	ldr	r1, [r3, #12]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	4613      	mov	r3, r2
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	4413      	add	r3, r2
 800278c:	3b1e      	subs	r3, #30
 800278e:	2207      	movs	r2, #7
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	43db      	mvns	r3, r3
 8002796:	4019      	ands	r1, r3
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	6898      	ldr	r0, [r3, #8]
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	4613      	mov	r3, r2
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	4413      	add	r3, r2
 80027a6:	3b1e      	subs	r3, #30
 80027a8:	fa00 f203 	lsl.w	r2, r0, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	430a      	orrs	r2, r1
 80027b2:	60da      	str	r2, [r3, #12]
 80027b4:	e019      	b.n	80027ea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6919      	ldr	r1, [r3, #16]
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	4613      	mov	r3, r2
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	4413      	add	r3, r2
 80027c6:	2207      	movs	r2, #7
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	43db      	mvns	r3, r3
 80027ce:	4019      	ands	r1, r3
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	6898      	ldr	r0, [r3, #8]
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	4613      	mov	r3, r2
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	4413      	add	r3, r2
 80027de:	fa00 f203 	lsl.w	r2, r0, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2b10      	cmp	r3, #16
 80027f0:	d003      	beq.n	80027fa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027f6:	2b11      	cmp	r3, #17
 80027f8:	d132      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002874 <HAL_ADC_ConfigChannel+0x1e4>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d125      	bne.n	8002850 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d126      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	689a      	ldr	r2, [r3, #8]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002820:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b10      	cmp	r3, #16
 8002828:	d11a      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800282a:	4b13      	ldr	r3, [pc, #76]	@ (8002878 <HAL_ADC_ConfigChannel+0x1e8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a13      	ldr	r2, [pc, #76]	@ (800287c <HAL_ADC_ConfigChannel+0x1ec>)
 8002830:	fba2 2303 	umull	r2, r3, r2, r3
 8002834:	0c9a      	lsrs	r2, r3, #18
 8002836:	4613      	mov	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002840:	e002      	b.n	8002848 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	3b01      	subs	r3, #1
 8002846:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1f9      	bne.n	8002842 <HAL_ADC_ConfigChannel+0x1b2>
 800284e:	e007      	b.n	8002860 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002854:	f043 0220 	orr.w	r2, r3, #32
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002868:	7bfb      	ldrb	r3, [r7, #15]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3714      	adds	r7, #20
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr
 8002874:	40012400 	.word	0x40012400
 8002878:	20000004 	.word	0x20000004
 800287c:	431bde83 	.word	0x431bde83

08002880 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800288c:	2300      	movs	r3, #0
 800288e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	2b01      	cmp	r3, #1
 800289c:	d040      	beq.n	8002920 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f042 0201 	orr.w	r2, r2, #1
 80028ac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028ae:	4b1f      	ldr	r3, [pc, #124]	@ (800292c <ADC_Enable+0xac>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a1f      	ldr	r2, [pc, #124]	@ (8002930 <ADC_Enable+0xb0>)
 80028b4:	fba2 2303 	umull	r2, r3, r2, r3
 80028b8:	0c9b      	lsrs	r3, r3, #18
 80028ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028bc:	e002      	b.n	80028c4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	3b01      	subs	r3, #1
 80028c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1f9      	bne.n	80028be <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028ca:	f7ff fc13 	bl	80020f4 <HAL_GetTick>
 80028ce:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028d0:	e01f      	b.n	8002912 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028d2:	f7ff fc0f 	bl	80020f4 <HAL_GetTick>
 80028d6:	4602      	mov	r2, r0
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d918      	bls.n	8002912 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d011      	beq.n	8002912 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f2:	f043 0210 	orr.w	r2, r3, #16
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fe:	f043 0201 	orr.w	r2, r3, #1
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e007      	b.n	8002922 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b01      	cmp	r3, #1
 800291e:	d1d8      	bne.n	80028d2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20000004 	.word	0x20000004
 8002930:	431bde83 	.word	0x431bde83

08002934 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800293c:	2300      	movs	r3, #0
 800293e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b01      	cmp	r3, #1
 800294c:	d12e      	bne.n	80029ac <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 0201 	bic.w	r2, r2, #1
 800295c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800295e:	f7ff fbc9 	bl	80020f4 <HAL_GetTick>
 8002962:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002964:	e01b      	b.n	800299e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002966:	f7ff fbc5 	bl	80020f4 <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b02      	cmp	r3, #2
 8002972:	d914      	bls.n	800299e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b01      	cmp	r3, #1
 8002980:	d10d      	bne.n	800299e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002986:	f043 0210 	orr.w	r2, r3, #16
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002992:	f043 0201 	orr.w	r2, r3, #1
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e007      	b.n	80029ae <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d0dc      	beq.n	8002966 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b084      	sub	sp, #16
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d101      	bne.n	80029c8 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e0ed      	b.n	8002ba4 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d102      	bne.n	80029da <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f7fe fb31 	bl	800103c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f042 0201 	orr.w	r2, r2, #1
 80029e8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029ea:	f7ff fb83 	bl	80020f4 <HAL_GetTick>
 80029ee:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80029f0:	e012      	b.n	8002a18 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029f2:	f7ff fb7f 	bl	80020f4 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b0a      	cmp	r3, #10
 80029fe:	d90b      	bls.n	8002a18 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a04:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2205      	movs	r2, #5
 8002a10:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e0c5      	b.n	8002ba4 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f003 0301 	and.w	r3, r3, #1
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d0e5      	beq.n	80029f2 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 0202 	bic.w	r2, r2, #2
 8002a34:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a36:	f7ff fb5d 	bl	80020f4 <HAL_GetTick>
 8002a3a:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a3c:	e012      	b.n	8002a64 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a3e:	f7ff fb59 	bl	80020f4 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b0a      	cmp	r3, #10
 8002a4a:	d90b      	bls.n	8002a64 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a50:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2205      	movs	r2, #5
 8002a5c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e09f      	b.n	8002ba4 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1e5      	bne.n	8002a3e <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	7e1b      	ldrb	r3, [r3, #24]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d108      	bne.n	8002a8c <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	e007      	b.n	8002a9c <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	7e5b      	ldrb	r3, [r3, #25]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d108      	bne.n	8002ab6 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	e007      	b.n	8002ac6 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ac4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	7e9b      	ldrb	r3, [r3, #26]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d108      	bne.n	8002ae0 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f042 0220 	orr.w	r2, r2, #32
 8002adc:	601a      	str	r2, [r3, #0]
 8002ade:	e007      	b.n	8002af0 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 0220 	bic.w	r2, r2, #32
 8002aee:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	7edb      	ldrb	r3, [r3, #27]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d108      	bne.n	8002b0a <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f022 0210 	bic.w	r2, r2, #16
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	e007      	b.n	8002b1a <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f042 0210 	orr.w	r2, r2, #16
 8002b18:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	7f1b      	ldrb	r3, [r3, #28]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d108      	bne.n	8002b34 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f042 0208 	orr.w	r2, r2, #8
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	e007      	b.n	8002b44 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 0208 	bic.w	r2, r2, #8
 8002b42:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	7f5b      	ldrb	r3, [r3, #29]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d108      	bne.n	8002b5e <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0204 	orr.w	r2, r2, #4
 8002b5a:	601a      	str	r2, [r3, #0]
 8002b5c:	e007      	b.n	8002b6e <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f022 0204 	bic.w	r2, r2, #4
 8002b6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	431a      	orrs	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	ea42 0103 	orr.w	r1, r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	1e5a      	subs	r2, r3, #1
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	430a      	orrs	r2, r1
 8002b92:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d12e      	bne.n	8002c1e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f022 0201 	bic.w	r2, r2, #1
 8002bd6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002bd8:	f7ff fa8c 	bl	80020f4 <HAL_GetTick>
 8002bdc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002bde:	e012      	b.n	8002c06 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002be0:	f7ff fa88 	bl	80020f4 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b0a      	cmp	r3, #10
 8002bec:	d90b      	bls.n	8002c06 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2205      	movs	r2, #5
 8002bfe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e012      	b.n	8002c2c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1e5      	bne.n	8002be0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	e006      	b.n	8002c2c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c22:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
  }
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3710      	adds	r7, #16
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b089      	sub	sp, #36	@ 0x24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
 8002c40:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c48:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c52:	7ffb      	ldrb	r3, [r7, #31]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d003      	beq.n	8002c60 <HAL_CAN_AddTxMessage+0x2c>
 8002c58:	7ffb      	ldrb	r3, [r7, #31]
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	f040 80ad 	bne.w	8002dba <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10a      	bne.n	8002c80 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d105      	bne.n	8002c80 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 8095 	beq.w	8002daa <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	0e1b      	lsrs	r3, r3, #24
 8002c84:	f003 0303 	and.w	r3, r3, #3
 8002c88:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	409a      	lsls	r2, r3
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10d      	bne.n	8002cb8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002ca6:	68f9      	ldr	r1, [r7, #12]
 8002ca8:	6809      	ldr	r1, [r1, #0]
 8002caa:	431a      	orrs	r2, r3
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	3318      	adds	r3, #24
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	440b      	add	r3, r1
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	e00f      	b.n	8002cd8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cc2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cc8:	68f9      	ldr	r1, [r7, #12]
 8002cca:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002ccc:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	3318      	adds	r3, #24
 8002cd2:	011b      	lsls	r3, r3, #4
 8002cd4:	440b      	add	r3, r1
 8002cd6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6819      	ldr	r1, [r3, #0]
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	691a      	ldr	r2, [r3, #16]
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	3318      	adds	r3, #24
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	440b      	add	r3, r1
 8002ce8:	3304      	adds	r3, #4
 8002cea:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	7d1b      	ldrb	r3, [r3, #20]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d111      	bne.n	8002d18 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	3318      	adds	r3, #24
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	4413      	add	r3, r2
 8002d00:	3304      	adds	r3, #4
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	6811      	ldr	r1, [r2, #0]
 8002d08:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	3318      	adds	r3, #24
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	440b      	add	r3, r1
 8002d14:	3304      	adds	r3, #4
 8002d16:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3307      	adds	r3, #7
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	061a      	lsls	r2, r3, #24
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	3306      	adds	r3, #6
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	041b      	lsls	r3, r3, #16
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	3305      	adds	r3, #5
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	021b      	lsls	r3, r3, #8
 8002d32:	4313      	orrs	r3, r2
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	3204      	adds	r2, #4
 8002d38:	7812      	ldrb	r2, [r2, #0]
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	6811      	ldr	r1, [r2, #0]
 8002d40:	ea43 0200 	orr.w	r2, r3, r0
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	011b      	lsls	r3, r3, #4
 8002d48:	440b      	add	r3, r1
 8002d4a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002d4e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	3303      	adds	r3, #3
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	061a      	lsls	r2, r3, #24
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3302      	adds	r3, #2
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	041b      	lsls	r3, r3, #16
 8002d60:	431a      	orrs	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	3301      	adds	r3, #1
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	021b      	lsls	r3, r3, #8
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	7812      	ldrb	r2, [r2, #0]
 8002d70:	4610      	mov	r0, r2
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	6811      	ldr	r1, [r2, #0]
 8002d76:	ea43 0200 	orr.w	r2, r3, r0
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	011b      	lsls	r3, r3, #4
 8002d7e:	440b      	add	r3, r1
 8002d80:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002d84:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	3318      	adds	r3, #24
 8002d8e:	011b      	lsls	r3, r3, #4
 8002d90:	4413      	add	r3, r2
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68fa      	ldr	r2, [r7, #12]
 8002d96:	6811      	ldr	r1, [r2, #0]
 8002d98:	f043 0201 	orr.w	r2, r3, #1
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	3318      	adds	r3, #24
 8002da0:	011b      	lsls	r3, r3, #4
 8002da2:	440b      	add	r3, r1
 8002da4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002da6:	2300      	movs	r3, #0
 8002da8:	e00e      	b.n	8002dc8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e006      	b.n	8002dc8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dbe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
  }
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3724      	adds	r7, #36	@ 0x24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr

08002dd2 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b085      	sub	sp, #20
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002de6:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8002de8:	7afb      	ldrb	r3, [r7, #11]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d002      	beq.n	8002df4 <HAL_CAN_IsTxMessagePending+0x22>
 8002dee:	7afb      	ldrb	r3, [r7, #11]
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d10b      	bne.n	8002e0c <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689a      	ldr	r2, [r3, #8]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	069b      	lsls	r3, r3, #26
 8002dfe:	401a      	ands	r2, r3
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	069b      	lsls	r3, r3, #26
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d001      	beq.n	8002e0c <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3714      	adds	r7, #20
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr

08002e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e28:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e34:	4013      	ands	r3, r2
 8002e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e4a:	4a04      	ldr	r2, [pc, #16]	@ (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	60d3      	str	r3, [r2, #12]
}
 8002e50:	bf00      	nop
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bc80      	pop	{r7}
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	e000ed00 	.word	0xe000ed00

08002e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e64:	4b04      	ldr	r3, [pc, #16]	@ (8002e78 <__NVIC_GetPriorityGrouping+0x18>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	0a1b      	lsrs	r3, r3, #8
 8002e6a:	f003 0307 	and.w	r3, r3, #7
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bc80      	pop	{r7}
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	db0b      	blt.n	8002ea6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	f003 021f 	and.w	r2, r3, #31
 8002e94:	4906      	ldr	r1, [pc, #24]	@ (8002eb0 <__NVIC_EnableIRQ+0x34>)
 8002e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9a:	095b      	lsrs	r3, r3, #5
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bc80      	pop	{r7}
 8002eae:	4770      	bx	lr
 8002eb0:	e000e100 	.word	0xe000e100

08002eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	6039      	str	r1, [r7, #0]
 8002ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	db0a      	blt.n	8002ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	490c      	ldr	r1, [pc, #48]	@ (8002f00 <__NVIC_SetPriority+0x4c>)
 8002ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed2:	0112      	lsls	r2, r2, #4
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	440b      	add	r3, r1
 8002ed8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002edc:	e00a      	b.n	8002ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	4908      	ldr	r1, [pc, #32]	@ (8002f04 <__NVIC_SetPriority+0x50>)
 8002ee4:	79fb      	ldrb	r3, [r7, #7]
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	3b04      	subs	r3, #4
 8002eec:	0112      	lsls	r2, r2, #4
 8002eee:	b2d2      	uxtb	r2, r2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	761a      	strb	r2, [r3, #24]
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bc80      	pop	{r7}
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	e000e100 	.word	0xe000e100
 8002f04:	e000ed00 	.word	0xe000ed00

08002f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b089      	sub	sp, #36	@ 0x24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	f1c3 0307 	rsb	r3, r3, #7
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	bf28      	it	cs
 8002f26:	2304      	movcs	r3, #4
 8002f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	3304      	adds	r3, #4
 8002f2e:	2b06      	cmp	r3, #6
 8002f30:	d902      	bls.n	8002f38 <NVIC_EncodePriority+0x30>
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	3b03      	subs	r3, #3
 8002f36:	e000      	b.n	8002f3a <NVIC_EncodePriority+0x32>
 8002f38:	2300      	movs	r3, #0
 8002f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f40:	69bb      	ldr	r3, [r7, #24]
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43da      	mvns	r2, r3
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	401a      	ands	r2, r3
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f50:	f04f 31ff 	mov.w	r1, #4294967295
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5a:	43d9      	mvns	r1, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f60:	4313      	orrs	r3, r2
         );
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3724      	adds	r7, #36	@ 0x24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bc80      	pop	{r7}
 8002f6a:	4770      	bx	lr

08002f6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff ff4f 	bl	8002e18 <__NVIC_SetPriorityGrouping>
}
 8002f7a:	bf00      	nop
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b086      	sub	sp, #24
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	4603      	mov	r3, r0
 8002f8a:	60b9      	str	r1, [r7, #8]
 8002f8c:	607a      	str	r2, [r7, #4]
 8002f8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f94:	f7ff ff64 	bl	8002e60 <__NVIC_GetPriorityGrouping>
 8002f98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	68b9      	ldr	r1, [r7, #8]
 8002f9e:	6978      	ldr	r0, [r7, #20]
 8002fa0:	f7ff ffb2 	bl	8002f08 <NVIC_EncodePriority>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002faa:	4611      	mov	r1, r2
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7ff ff81 	bl	8002eb4 <__NVIC_SetPriority>
}
 8002fb2:	bf00      	nop
 8002fb4:	3718      	adds	r7, #24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b082      	sub	sp, #8
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff ff57 	bl	8002e7c <__NVIC_EnableIRQ>
}
 8002fce:	bf00      	nop
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
	...

08002fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b08b      	sub	sp, #44	@ 0x2c
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fea:	e169      	b.n	80032c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002fec:	2201      	movs	r2, #1
 8002fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	69fa      	ldr	r2, [r7, #28]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	429a      	cmp	r2, r3
 8003006:	f040 8158 	bne.w	80032ba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	4a9a      	ldr	r2, [pc, #616]	@ (8003278 <HAL_GPIO_Init+0x2a0>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d05e      	beq.n	80030d2 <HAL_GPIO_Init+0xfa>
 8003014:	4a98      	ldr	r2, [pc, #608]	@ (8003278 <HAL_GPIO_Init+0x2a0>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d875      	bhi.n	8003106 <HAL_GPIO_Init+0x12e>
 800301a:	4a98      	ldr	r2, [pc, #608]	@ (800327c <HAL_GPIO_Init+0x2a4>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d058      	beq.n	80030d2 <HAL_GPIO_Init+0xfa>
 8003020:	4a96      	ldr	r2, [pc, #600]	@ (800327c <HAL_GPIO_Init+0x2a4>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d86f      	bhi.n	8003106 <HAL_GPIO_Init+0x12e>
 8003026:	4a96      	ldr	r2, [pc, #600]	@ (8003280 <HAL_GPIO_Init+0x2a8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d052      	beq.n	80030d2 <HAL_GPIO_Init+0xfa>
 800302c:	4a94      	ldr	r2, [pc, #592]	@ (8003280 <HAL_GPIO_Init+0x2a8>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d869      	bhi.n	8003106 <HAL_GPIO_Init+0x12e>
 8003032:	4a94      	ldr	r2, [pc, #592]	@ (8003284 <HAL_GPIO_Init+0x2ac>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d04c      	beq.n	80030d2 <HAL_GPIO_Init+0xfa>
 8003038:	4a92      	ldr	r2, [pc, #584]	@ (8003284 <HAL_GPIO_Init+0x2ac>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d863      	bhi.n	8003106 <HAL_GPIO_Init+0x12e>
 800303e:	4a92      	ldr	r2, [pc, #584]	@ (8003288 <HAL_GPIO_Init+0x2b0>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d046      	beq.n	80030d2 <HAL_GPIO_Init+0xfa>
 8003044:	4a90      	ldr	r2, [pc, #576]	@ (8003288 <HAL_GPIO_Init+0x2b0>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d85d      	bhi.n	8003106 <HAL_GPIO_Init+0x12e>
 800304a:	2b12      	cmp	r3, #18
 800304c:	d82a      	bhi.n	80030a4 <HAL_GPIO_Init+0xcc>
 800304e:	2b12      	cmp	r3, #18
 8003050:	d859      	bhi.n	8003106 <HAL_GPIO_Init+0x12e>
 8003052:	a201      	add	r2, pc, #4	@ (adr r2, 8003058 <HAL_GPIO_Init+0x80>)
 8003054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003058:	080030d3 	.word	0x080030d3
 800305c:	080030ad 	.word	0x080030ad
 8003060:	080030bf 	.word	0x080030bf
 8003064:	08003101 	.word	0x08003101
 8003068:	08003107 	.word	0x08003107
 800306c:	08003107 	.word	0x08003107
 8003070:	08003107 	.word	0x08003107
 8003074:	08003107 	.word	0x08003107
 8003078:	08003107 	.word	0x08003107
 800307c:	08003107 	.word	0x08003107
 8003080:	08003107 	.word	0x08003107
 8003084:	08003107 	.word	0x08003107
 8003088:	08003107 	.word	0x08003107
 800308c:	08003107 	.word	0x08003107
 8003090:	08003107 	.word	0x08003107
 8003094:	08003107 	.word	0x08003107
 8003098:	08003107 	.word	0x08003107
 800309c:	080030b5 	.word	0x080030b5
 80030a0:	080030c9 	.word	0x080030c9
 80030a4:	4a79      	ldr	r2, [pc, #484]	@ (800328c <HAL_GPIO_Init+0x2b4>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d013      	beq.n	80030d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030aa:	e02c      	b.n	8003106 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	623b      	str	r3, [r7, #32]
          break;
 80030b2:	e029      	b.n	8003108 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	3304      	adds	r3, #4
 80030ba:	623b      	str	r3, [r7, #32]
          break;
 80030bc:	e024      	b.n	8003108 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	3308      	adds	r3, #8
 80030c4:	623b      	str	r3, [r7, #32]
          break;
 80030c6:	e01f      	b.n	8003108 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	330c      	adds	r3, #12
 80030ce:	623b      	str	r3, [r7, #32]
          break;
 80030d0:	e01a      	b.n	8003108 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d102      	bne.n	80030e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030da:	2304      	movs	r3, #4
 80030dc:	623b      	str	r3, [r7, #32]
          break;
 80030de:	e013      	b.n	8003108 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d105      	bne.n	80030f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030e8:	2308      	movs	r3, #8
 80030ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	69fa      	ldr	r2, [r7, #28]
 80030f0:	611a      	str	r2, [r3, #16]
          break;
 80030f2:	e009      	b.n	8003108 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030f4:	2308      	movs	r3, #8
 80030f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	69fa      	ldr	r2, [r7, #28]
 80030fc:	615a      	str	r2, [r3, #20]
          break;
 80030fe:	e003      	b.n	8003108 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003100:	2300      	movs	r3, #0
 8003102:	623b      	str	r3, [r7, #32]
          break;
 8003104:	e000      	b.n	8003108 <HAL_GPIO_Init+0x130>
          break;
 8003106:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	2bff      	cmp	r3, #255	@ 0xff
 800310c:	d801      	bhi.n	8003112 <HAL_GPIO_Init+0x13a>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	e001      	b.n	8003116 <HAL_GPIO_Init+0x13e>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	3304      	adds	r3, #4
 8003116:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	2bff      	cmp	r3, #255	@ 0xff
 800311c:	d802      	bhi.n	8003124 <HAL_GPIO_Init+0x14c>
 800311e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	e002      	b.n	800312a <HAL_GPIO_Init+0x152>
 8003124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003126:	3b08      	subs	r3, #8
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	210f      	movs	r1, #15
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	fa01 f303 	lsl.w	r3, r1, r3
 8003138:	43db      	mvns	r3, r3
 800313a:	401a      	ands	r2, r3
 800313c:	6a39      	ldr	r1, [r7, #32]
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	fa01 f303 	lsl.w	r3, r1, r3
 8003144:	431a      	orrs	r2, r3
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003152:	2b00      	cmp	r3, #0
 8003154:	f000 80b1 	beq.w	80032ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003158:	4b4d      	ldr	r3, [pc, #308]	@ (8003290 <HAL_GPIO_Init+0x2b8>)
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	4a4c      	ldr	r2, [pc, #304]	@ (8003290 <HAL_GPIO_Init+0x2b8>)
 800315e:	f043 0301 	orr.w	r3, r3, #1
 8003162:	6193      	str	r3, [r2, #24]
 8003164:	4b4a      	ldr	r3, [pc, #296]	@ (8003290 <HAL_GPIO_Init+0x2b8>)
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	60bb      	str	r3, [r7, #8]
 800316e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003170:	4a48      	ldr	r2, [pc, #288]	@ (8003294 <HAL_GPIO_Init+0x2bc>)
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	089b      	lsrs	r3, r3, #2
 8003176:	3302      	adds	r3, #2
 8003178:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800317c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800317e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003180:	f003 0303 	and.w	r3, r3, #3
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	220f      	movs	r2, #15
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	43db      	mvns	r3, r3
 800318e:	68fa      	ldr	r2, [r7, #12]
 8003190:	4013      	ands	r3, r2
 8003192:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a40      	ldr	r2, [pc, #256]	@ (8003298 <HAL_GPIO_Init+0x2c0>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d013      	beq.n	80031c4 <HAL_GPIO_Init+0x1ec>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a3f      	ldr	r2, [pc, #252]	@ (800329c <HAL_GPIO_Init+0x2c4>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d00d      	beq.n	80031c0 <HAL_GPIO_Init+0x1e8>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a3e      	ldr	r2, [pc, #248]	@ (80032a0 <HAL_GPIO_Init+0x2c8>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d007      	beq.n	80031bc <HAL_GPIO_Init+0x1e4>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a3d      	ldr	r2, [pc, #244]	@ (80032a4 <HAL_GPIO_Init+0x2cc>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d101      	bne.n	80031b8 <HAL_GPIO_Init+0x1e0>
 80031b4:	2303      	movs	r3, #3
 80031b6:	e006      	b.n	80031c6 <HAL_GPIO_Init+0x1ee>
 80031b8:	2304      	movs	r3, #4
 80031ba:	e004      	b.n	80031c6 <HAL_GPIO_Init+0x1ee>
 80031bc:	2302      	movs	r3, #2
 80031be:	e002      	b.n	80031c6 <HAL_GPIO_Init+0x1ee>
 80031c0:	2301      	movs	r3, #1
 80031c2:	e000      	b.n	80031c6 <HAL_GPIO_Init+0x1ee>
 80031c4:	2300      	movs	r3, #0
 80031c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031c8:	f002 0203 	and.w	r2, r2, #3
 80031cc:	0092      	lsls	r2, r2, #2
 80031ce:	4093      	lsls	r3, r2
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031d6:	492f      	ldr	r1, [pc, #188]	@ (8003294 <HAL_GPIO_Init+0x2bc>)
 80031d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031da:	089b      	lsrs	r3, r3, #2
 80031dc:	3302      	adds	r3, #2
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d006      	beq.n	80031fe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031f0:	4b2d      	ldr	r3, [pc, #180]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	492c      	ldr	r1, [pc, #176]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	608b      	str	r3, [r1, #8]
 80031fc:	e006      	b.n	800320c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031fe:	4b2a      	ldr	r3, [pc, #168]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 8003200:	689a      	ldr	r2, [r3, #8]
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	43db      	mvns	r3, r3
 8003206:	4928      	ldr	r1, [pc, #160]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 8003208:	4013      	ands	r3, r2
 800320a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d006      	beq.n	8003226 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003218:	4b23      	ldr	r3, [pc, #140]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 800321a:	68da      	ldr	r2, [r3, #12]
 800321c:	4922      	ldr	r1, [pc, #136]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	4313      	orrs	r3, r2
 8003222:	60cb      	str	r3, [r1, #12]
 8003224:	e006      	b.n	8003234 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003226:	4b20      	ldr	r3, [pc, #128]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	43db      	mvns	r3, r3
 800322e:	491e      	ldr	r1, [pc, #120]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 8003230:	4013      	ands	r3, r2
 8003232:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d006      	beq.n	800324e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003240:	4b19      	ldr	r3, [pc, #100]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 8003242:	685a      	ldr	r2, [r3, #4]
 8003244:	4918      	ldr	r1, [pc, #96]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	4313      	orrs	r3, r2
 800324a:	604b      	str	r3, [r1, #4]
 800324c:	e006      	b.n	800325c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800324e:	4b16      	ldr	r3, [pc, #88]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	43db      	mvns	r3, r3
 8003256:	4914      	ldr	r1, [pc, #80]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 8003258:	4013      	ands	r3, r2
 800325a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d021      	beq.n	80032ac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003268:	4b0f      	ldr	r3, [pc, #60]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	490e      	ldr	r1, [pc, #56]	@ (80032a8 <HAL_GPIO_Init+0x2d0>)
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	4313      	orrs	r3, r2
 8003272:	600b      	str	r3, [r1, #0]
 8003274:	e021      	b.n	80032ba <HAL_GPIO_Init+0x2e2>
 8003276:	bf00      	nop
 8003278:	10320000 	.word	0x10320000
 800327c:	10310000 	.word	0x10310000
 8003280:	10220000 	.word	0x10220000
 8003284:	10210000 	.word	0x10210000
 8003288:	10120000 	.word	0x10120000
 800328c:	10110000 	.word	0x10110000
 8003290:	40021000 	.word	0x40021000
 8003294:	40010000 	.word	0x40010000
 8003298:	40010800 	.word	0x40010800
 800329c:	40010c00 	.word	0x40010c00
 80032a0:	40011000 	.word	0x40011000
 80032a4:	40011400 	.word	0x40011400
 80032a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80032ac:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <HAL_GPIO_Init+0x304>)
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	43db      	mvns	r3, r3
 80032b4:	4909      	ldr	r1, [pc, #36]	@ (80032dc <HAL_GPIO_Init+0x304>)
 80032b6:	4013      	ands	r3, r2
 80032b8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80032ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032bc:	3301      	adds	r3, #1
 80032be:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c6:	fa22 f303 	lsr.w	r3, r2, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f47f ae8e 	bne.w	8002fec <HAL_GPIO_Init+0x14>
  }
}
 80032d0:	bf00      	nop
 80032d2:	bf00      	nop
 80032d4:	372c      	adds	r7, #44	@ 0x2c
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bc80      	pop	{r7}
 80032da:	4770      	bx	lr
 80032dc:	40010400 	.word	0x40010400

080032e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	460b      	mov	r3, r1
 80032ea:	807b      	strh	r3, [r7, #2]
 80032ec:	4613      	mov	r3, r2
 80032ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032f0:	787b      	ldrb	r3, [r7, #1]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032f6:	887a      	ldrh	r2, [r7, #2]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80032fc:	e003      	b.n	8003306 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80032fe:	887b      	ldrh	r3, [r7, #2]
 8003300:	041a      	lsls	r2, r3, #16
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	611a      	str	r2, [r3, #16]
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	bc80      	pop	{r7}
 800330e:	4770      	bx	lr

08003310 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b086      	sub	sp, #24
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e272      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	2b00      	cmp	r3, #0
 800332c:	f000 8087 	beq.w	800343e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003330:	4b92      	ldr	r3, [pc, #584]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f003 030c 	and.w	r3, r3, #12
 8003338:	2b04      	cmp	r3, #4
 800333a:	d00c      	beq.n	8003356 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800333c:	4b8f      	ldr	r3, [pc, #572]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f003 030c 	and.w	r3, r3, #12
 8003344:	2b08      	cmp	r3, #8
 8003346:	d112      	bne.n	800336e <HAL_RCC_OscConfig+0x5e>
 8003348:	4b8c      	ldr	r3, [pc, #560]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003354:	d10b      	bne.n	800336e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003356:	4b89      	ldr	r3, [pc, #548]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d06c      	beq.n	800343c <HAL_RCC_OscConfig+0x12c>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d168      	bne.n	800343c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e24c      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003376:	d106      	bne.n	8003386 <HAL_RCC_OscConfig+0x76>
 8003378:	4b80      	ldr	r3, [pc, #512]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a7f      	ldr	r2, [pc, #508]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 800337e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003382:	6013      	str	r3, [r2, #0]
 8003384:	e02e      	b.n	80033e4 <HAL_RCC_OscConfig+0xd4>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d10c      	bne.n	80033a8 <HAL_RCC_OscConfig+0x98>
 800338e:	4b7b      	ldr	r3, [pc, #492]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a7a      	ldr	r2, [pc, #488]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003394:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003398:	6013      	str	r3, [r2, #0]
 800339a:	4b78      	ldr	r3, [pc, #480]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a77      	ldr	r2, [pc, #476]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80033a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033a4:	6013      	str	r3, [r2, #0]
 80033a6:	e01d      	b.n	80033e4 <HAL_RCC_OscConfig+0xd4>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033b0:	d10c      	bne.n	80033cc <HAL_RCC_OscConfig+0xbc>
 80033b2:	4b72      	ldr	r3, [pc, #456]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a71      	ldr	r2, [pc, #452]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80033b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033bc:	6013      	str	r3, [r2, #0]
 80033be:	4b6f      	ldr	r3, [pc, #444]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a6e      	ldr	r2, [pc, #440]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80033c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033c8:	6013      	str	r3, [r2, #0]
 80033ca:	e00b      	b.n	80033e4 <HAL_RCC_OscConfig+0xd4>
 80033cc:	4b6b      	ldr	r3, [pc, #428]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a6a      	ldr	r2, [pc, #424]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80033d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033d6:	6013      	str	r3, [r2, #0]
 80033d8:	4b68      	ldr	r3, [pc, #416]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a67      	ldr	r2, [pc, #412]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80033de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d013      	beq.n	8003414 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ec:	f7fe fe82 	bl	80020f4 <HAL_GetTick>
 80033f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033f2:	e008      	b.n	8003406 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033f4:	f7fe fe7e 	bl	80020f4 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b64      	cmp	r3, #100	@ 0x64
 8003400:	d901      	bls.n	8003406 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e200      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003406:	4b5d      	ldr	r3, [pc, #372]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d0f0      	beq.n	80033f4 <HAL_RCC_OscConfig+0xe4>
 8003412:	e014      	b.n	800343e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003414:	f7fe fe6e 	bl	80020f4 <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800341a:	e008      	b.n	800342e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800341c:	f7fe fe6a 	bl	80020f4 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b64      	cmp	r3, #100	@ 0x64
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e1ec      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800342e:	4b53      	ldr	r3, [pc, #332]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1f0      	bne.n	800341c <HAL_RCC_OscConfig+0x10c>
 800343a:	e000      	b.n	800343e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800343c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d063      	beq.n	8003512 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800344a:	4b4c      	ldr	r3, [pc, #304]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f003 030c 	and.w	r3, r3, #12
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00b      	beq.n	800346e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003456:	4b49      	ldr	r3, [pc, #292]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f003 030c 	and.w	r3, r3, #12
 800345e:	2b08      	cmp	r3, #8
 8003460:	d11c      	bne.n	800349c <HAL_RCC_OscConfig+0x18c>
 8003462:	4b46      	ldr	r3, [pc, #280]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d116      	bne.n	800349c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800346e:	4b43      	ldr	r3, [pc, #268]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d005      	beq.n	8003486 <HAL_RCC_OscConfig+0x176>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d001      	beq.n	8003486 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e1c0      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003486:	4b3d      	ldr	r3, [pc, #244]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	00db      	lsls	r3, r3, #3
 8003494:	4939      	ldr	r1, [pc, #228]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003496:	4313      	orrs	r3, r2
 8003498:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800349a:	e03a      	b.n	8003512 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d020      	beq.n	80034e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034a4:	4b36      	ldr	r3, [pc, #216]	@ (8003580 <HAL_RCC_OscConfig+0x270>)
 80034a6:	2201      	movs	r2, #1
 80034a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034aa:	f7fe fe23 	bl	80020f4 <HAL_GetTick>
 80034ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034b0:	e008      	b.n	80034c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034b2:	f7fe fe1f 	bl	80020f4 <HAL_GetTick>
 80034b6:	4602      	mov	r2, r0
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d901      	bls.n	80034c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e1a1      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034c4:	4b2d      	ldr	r3, [pc, #180]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0302 	and.w	r3, r3, #2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d0f0      	beq.n	80034b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034d0:	4b2a      	ldr	r3, [pc, #168]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	695b      	ldr	r3, [r3, #20]
 80034dc:	00db      	lsls	r3, r3, #3
 80034de:	4927      	ldr	r1, [pc, #156]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	600b      	str	r3, [r1, #0]
 80034e4:	e015      	b.n	8003512 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034e6:	4b26      	ldr	r3, [pc, #152]	@ (8003580 <HAL_RCC_OscConfig+0x270>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ec:	f7fe fe02 	bl	80020f4 <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034f4:	f7fe fdfe 	bl	80020f4 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e180      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003506:	4b1d      	ldr	r3, [pc, #116]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1f0      	bne.n	80034f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b00      	cmp	r3, #0
 800351c:	d03a      	beq.n	8003594 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d019      	beq.n	800355a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003526:	4b17      	ldr	r3, [pc, #92]	@ (8003584 <HAL_RCC_OscConfig+0x274>)
 8003528:	2201      	movs	r2, #1
 800352a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800352c:	f7fe fde2 	bl	80020f4 <HAL_GetTick>
 8003530:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003532:	e008      	b.n	8003546 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003534:	f7fe fdde 	bl	80020f4 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	2b02      	cmp	r3, #2
 8003540:	d901      	bls.n	8003546 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e160      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003546:	4b0d      	ldr	r3, [pc, #52]	@ (800357c <HAL_RCC_OscConfig+0x26c>)
 8003548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d0f0      	beq.n	8003534 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003552:	2001      	movs	r0, #1
 8003554:	f000 fafe 	bl	8003b54 <RCC_Delay>
 8003558:	e01c      	b.n	8003594 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800355a:	4b0a      	ldr	r3, [pc, #40]	@ (8003584 <HAL_RCC_OscConfig+0x274>)
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003560:	f7fe fdc8 	bl	80020f4 <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003566:	e00f      	b.n	8003588 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003568:	f7fe fdc4 	bl	80020f4 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d908      	bls.n	8003588 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e146      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
 800357a:	bf00      	nop
 800357c:	40021000 	.word	0x40021000
 8003580:	42420000 	.word	0x42420000
 8003584:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003588:	4b92      	ldr	r3, [pc, #584]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 800358a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1e9      	bne.n	8003568 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b00      	cmp	r3, #0
 800359e:	f000 80a6 	beq.w	80036ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035a2:	2300      	movs	r3, #0
 80035a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035a6:	4b8b      	ldr	r3, [pc, #556]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d10d      	bne.n	80035ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035b2:	4b88      	ldr	r3, [pc, #544]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 80035b4:	69db      	ldr	r3, [r3, #28]
 80035b6:	4a87      	ldr	r2, [pc, #540]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 80035b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035bc:	61d3      	str	r3, [r2, #28]
 80035be:	4b85      	ldr	r3, [pc, #532]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035c6:	60bb      	str	r3, [r7, #8]
 80035c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035ca:	2301      	movs	r3, #1
 80035cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ce:	4b82      	ldr	r3, [pc, #520]	@ (80037d8 <HAL_RCC_OscConfig+0x4c8>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d118      	bne.n	800360c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035da:	4b7f      	ldr	r3, [pc, #508]	@ (80037d8 <HAL_RCC_OscConfig+0x4c8>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a7e      	ldr	r2, [pc, #504]	@ (80037d8 <HAL_RCC_OscConfig+0x4c8>)
 80035e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035e6:	f7fe fd85 	bl	80020f4 <HAL_GetTick>
 80035ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ec:	e008      	b.n	8003600 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ee:	f7fe fd81 	bl	80020f4 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b64      	cmp	r3, #100	@ 0x64
 80035fa:	d901      	bls.n	8003600 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e103      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003600:	4b75      	ldr	r3, [pc, #468]	@ (80037d8 <HAL_RCC_OscConfig+0x4c8>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003608:	2b00      	cmp	r3, #0
 800360a:	d0f0      	beq.n	80035ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	2b01      	cmp	r3, #1
 8003612:	d106      	bne.n	8003622 <HAL_RCC_OscConfig+0x312>
 8003614:	4b6f      	ldr	r3, [pc, #444]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	4a6e      	ldr	r2, [pc, #440]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 800361a:	f043 0301 	orr.w	r3, r3, #1
 800361e:	6213      	str	r3, [r2, #32]
 8003620:	e02d      	b.n	800367e <HAL_RCC_OscConfig+0x36e>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d10c      	bne.n	8003644 <HAL_RCC_OscConfig+0x334>
 800362a:	4b6a      	ldr	r3, [pc, #424]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	4a69      	ldr	r2, [pc, #420]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003630:	f023 0301 	bic.w	r3, r3, #1
 8003634:	6213      	str	r3, [r2, #32]
 8003636:	4b67      	ldr	r3, [pc, #412]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	4a66      	ldr	r2, [pc, #408]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 800363c:	f023 0304 	bic.w	r3, r3, #4
 8003640:	6213      	str	r3, [r2, #32]
 8003642:	e01c      	b.n	800367e <HAL_RCC_OscConfig+0x36e>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	2b05      	cmp	r3, #5
 800364a:	d10c      	bne.n	8003666 <HAL_RCC_OscConfig+0x356>
 800364c:	4b61      	ldr	r3, [pc, #388]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	4a60      	ldr	r2, [pc, #384]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003652:	f043 0304 	orr.w	r3, r3, #4
 8003656:	6213      	str	r3, [r2, #32]
 8003658:	4b5e      	ldr	r3, [pc, #376]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 800365a:	6a1b      	ldr	r3, [r3, #32]
 800365c:	4a5d      	ldr	r2, [pc, #372]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 800365e:	f043 0301 	orr.w	r3, r3, #1
 8003662:	6213      	str	r3, [r2, #32]
 8003664:	e00b      	b.n	800367e <HAL_RCC_OscConfig+0x36e>
 8003666:	4b5b      	ldr	r3, [pc, #364]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	4a5a      	ldr	r2, [pc, #360]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 800366c:	f023 0301 	bic.w	r3, r3, #1
 8003670:	6213      	str	r3, [r2, #32]
 8003672:	4b58      	ldr	r3, [pc, #352]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	4a57      	ldr	r2, [pc, #348]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003678:	f023 0304 	bic.w	r3, r3, #4
 800367c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d015      	beq.n	80036b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003686:	f7fe fd35 	bl	80020f4 <HAL_GetTick>
 800368a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800368c:	e00a      	b.n	80036a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800368e:	f7fe fd31 	bl	80020f4 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	f241 3288 	movw	r2, #5000	@ 0x1388
 800369c:	4293      	cmp	r3, r2
 800369e:	d901      	bls.n	80036a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e0b1      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036a4:	4b4b      	ldr	r3, [pc, #300]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0ee      	beq.n	800368e <HAL_RCC_OscConfig+0x37e>
 80036b0:	e014      	b.n	80036dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036b2:	f7fe fd1f 	bl	80020f4 <HAL_GetTick>
 80036b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036b8:	e00a      	b.n	80036d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ba:	f7fe fd1b 	bl	80020f4 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d901      	bls.n	80036d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e09b      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036d0:	4b40      	ldr	r3, [pc, #256]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d1ee      	bne.n	80036ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036dc:	7dfb      	ldrb	r3, [r7, #23]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d105      	bne.n	80036ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036e2:	4b3c      	ldr	r3, [pc, #240]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	4a3b      	ldr	r2, [pc, #236]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 80036e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f000 8087 	beq.w	8003806 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036f8:	4b36      	ldr	r3, [pc, #216]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f003 030c 	and.w	r3, r3, #12
 8003700:	2b08      	cmp	r3, #8
 8003702:	d061      	beq.n	80037c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	2b02      	cmp	r3, #2
 800370a:	d146      	bne.n	800379a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800370c:	4b33      	ldr	r3, [pc, #204]	@ (80037dc <HAL_RCC_OscConfig+0x4cc>)
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003712:	f7fe fcef 	bl	80020f4 <HAL_GetTick>
 8003716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003718:	e008      	b.n	800372c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800371a:	f7fe fceb 	bl	80020f4 <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2b02      	cmp	r3, #2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e06d      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800372c:	4b29      	ldr	r3, [pc, #164]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d1f0      	bne.n	800371a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a1b      	ldr	r3, [r3, #32]
 800373c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003740:	d108      	bne.n	8003754 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003742:	4b24      	ldr	r3, [pc, #144]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	4921      	ldr	r1, [pc, #132]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003750:	4313      	orrs	r3, r2
 8003752:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003754:	4b1f      	ldr	r3, [pc, #124]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a19      	ldr	r1, [r3, #32]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003764:	430b      	orrs	r3, r1
 8003766:	491b      	ldr	r1, [pc, #108]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 8003768:	4313      	orrs	r3, r2
 800376a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800376c:	4b1b      	ldr	r3, [pc, #108]	@ (80037dc <HAL_RCC_OscConfig+0x4cc>)
 800376e:	2201      	movs	r2, #1
 8003770:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003772:	f7fe fcbf 	bl	80020f4 <HAL_GetTick>
 8003776:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003778:	e008      	b.n	800378c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800377a:	f7fe fcbb 	bl	80020f4 <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	2b02      	cmp	r3, #2
 8003786:	d901      	bls.n	800378c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e03d      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800378c:	4b11      	ldr	r3, [pc, #68]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d0f0      	beq.n	800377a <HAL_RCC_OscConfig+0x46a>
 8003798:	e035      	b.n	8003806 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800379a:	4b10      	ldr	r3, [pc, #64]	@ (80037dc <HAL_RCC_OscConfig+0x4cc>)
 800379c:	2200      	movs	r2, #0
 800379e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a0:	f7fe fca8 	bl	80020f4 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a8:	f7fe fca4 	bl	80020f4 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e026      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037ba:	4b06      	ldr	r3, [pc, #24]	@ (80037d4 <HAL_RCC_OscConfig+0x4c4>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1f0      	bne.n	80037a8 <HAL_RCC_OscConfig+0x498>
 80037c6:	e01e      	b.n	8003806 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	69db      	ldr	r3, [r3, #28]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d107      	bne.n	80037e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e019      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
 80037d4:	40021000 	.word	0x40021000
 80037d8:	40007000 	.word	0x40007000
 80037dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80037e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003810 <HAL_RCC_OscConfig+0x500>)
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d106      	bne.n	8003802 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037fe:	429a      	cmp	r2, r3
 8003800:	d001      	beq.n	8003806 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e000      	b.n	8003808 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3718      	adds	r7, #24
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40021000 	.word	0x40021000

08003814 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d101      	bne.n	8003828 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e0d0      	b.n	80039ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003828:	4b6a      	ldr	r3, [pc, #424]	@ (80039d4 <HAL_RCC_ClockConfig+0x1c0>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0307 	and.w	r3, r3, #7
 8003830:	683a      	ldr	r2, [r7, #0]
 8003832:	429a      	cmp	r2, r3
 8003834:	d910      	bls.n	8003858 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003836:	4b67      	ldr	r3, [pc, #412]	@ (80039d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f023 0207 	bic.w	r2, r3, #7
 800383e:	4965      	ldr	r1, [pc, #404]	@ (80039d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	4313      	orrs	r3, r2
 8003844:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003846:	4b63      	ldr	r3, [pc, #396]	@ (80039d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0307 	and.w	r3, r3, #7
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	429a      	cmp	r2, r3
 8003852:	d001      	beq.n	8003858 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e0b8      	b.n	80039ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d020      	beq.n	80038a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0304 	and.w	r3, r3, #4
 800386c:	2b00      	cmp	r3, #0
 800386e:	d005      	beq.n	800387c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003870:	4b59      	ldr	r3, [pc, #356]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	4a58      	ldr	r2, [pc, #352]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003876:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800387a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0308 	and.w	r3, r3, #8
 8003884:	2b00      	cmp	r3, #0
 8003886:	d005      	beq.n	8003894 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003888:	4b53      	ldr	r3, [pc, #332]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	4a52      	ldr	r2, [pc, #328]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 800388e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003892:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003894:	4b50      	ldr	r3, [pc, #320]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	494d      	ldr	r1, [pc, #308]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d040      	beq.n	8003934 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d107      	bne.n	80038ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ba:	4b47      	ldr	r3, [pc, #284]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d115      	bne.n	80038f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e07f      	b.n	80039ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d107      	bne.n	80038e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038d2:	4b41      	ldr	r3, [pc, #260]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d109      	bne.n	80038f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e073      	b.n	80039ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e2:	4b3d      	ldr	r3, [pc, #244]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e06b      	b.n	80039ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038f2:	4b39      	ldr	r3, [pc, #228]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f023 0203 	bic.w	r2, r3, #3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	4936      	ldr	r1, [pc, #216]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003900:	4313      	orrs	r3, r2
 8003902:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003904:	f7fe fbf6 	bl	80020f4 <HAL_GetTick>
 8003908:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390a:	e00a      	b.n	8003922 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800390c:	f7fe fbf2 	bl	80020f4 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	f241 3288 	movw	r2, #5000	@ 0x1388
 800391a:	4293      	cmp	r3, r2
 800391c:	d901      	bls.n	8003922 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e053      	b.n	80039ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003922:	4b2d      	ldr	r3, [pc, #180]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f003 020c 	and.w	r2, r3, #12
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	429a      	cmp	r2, r3
 8003932:	d1eb      	bne.n	800390c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003934:	4b27      	ldr	r3, [pc, #156]	@ (80039d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	429a      	cmp	r2, r3
 8003940:	d210      	bcs.n	8003964 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003942:	4b24      	ldr	r3, [pc, #144]	@ (80039d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f023 0207 	bic.w	r2, r3, #7
 800394a:	4922      	ldr	r1, [pc, #136]	@ (80039d4 <HAL_RCC_ClockConfig+0x1c0>)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	4313      	orrs	r3, r2
 8003950:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003952:	4b20      	ldr	r3, [pc, #128]	@ (80039d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	429a      	cmp	r2, r3
 800395e:	d001      	beq.n	8003964 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e032      	b.n	80039ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0304 	and.w	r3, r3, #4
 800396c:	2b00      	cmp	r3, #0
 800396e:	d008      	beq.n	8003982 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003970:	4b19      	ldr	r3, [pc, #100]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	4916      	ldr	r1, [pc, #88]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 800397e:	4313      	orrs	r3, r2
 8003980:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0308 	and.w	r3, r3, #8
 800398a:	2b00      	cmp	r3, #0
 800398c:	d009      	beq.n	80039a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800398e:	4b12      	ldr	r3, [pc, #72]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	00db      	lsls	r3, r3, #3
 800399c:	490e      	ldr	r1, [pc, #56]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039a2:	f000 f821 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 80039a6:	4602      	mov	r2, r0
 80039a8:	4b0b      	ldr	r3, [pc, #44]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	091b      	lsrs	r3, r3, #4
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	490a      	ldr	r1, [pc, #40]	@ (80039dc <HAL_RCC_ClockConfig+0x1c8>)
 80039b4:	5ccb      	ldrb	r3, [r1, r3]
 80039b6:	fa22 f303 	lsr.w	r3, r2, r3
 80039ba:	4a09      	ldr	r2, [pc, #36]	@ (80039e0 <HAL_RCC_ClockConfig+0x1cc>)
 80039bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80039be:	4b09      	ldr	r3, [pc, #36]	@ (80039e4 <HAL_RCC_ClockConfig+0x1d0>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7fe fa32 	bl	8001e2c <HAL_InitTick>

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3710      	adds	r7, #16
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	40022000 	.word	0x40022000
 80039d8:	40021000 	.word	0x40021000
 80039dc:	080074f8 	.word	0x080074f8
 80039e0:	20000004 	.word	0x20000004
 80039e4:	20000008 	.word	0x20000008

080039e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b087      	sub	sp, #28
 80039ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	2300      	movs	r3, #0
 80039f4:	60bb      	str	r3, [r7, #8]
 80039f6:	2300      	movs	r3, #0
 80039f8:	617b      	str	r3, [r7, #20]
 80039fa:	2300      	movs	r3, #0
 80039fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80039fe:	2300      	movs	r3, #0
 8003a00:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a02:	4b1e      	ldr	r3, [pc, #120]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x94>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f003 030c 	and.w	r3, r3, #12
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d002      	beq.n	8003a18 <HAL_RCC_GetSysClockFreq+0x30>
 8003a12:	2b08      	cmp	r3, #8
 8003a14:	d003      	beq.n	8003a1e <HAL_RCC_GetSysClockFreq+0x36>
 8003a16:	e027      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a18:	4b19      	ldr	r3, [pc, #100]	@ (8003a80 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a1a:	613b      	str	r3, [r7, #16]
      break;
 8003a1c:	e027      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	0c9b      	lsrs	r3, r3, #18
 8003a22:	f003 030f 	and.w	r3, r3, #15
 8003a26:	4a17      	ldr	r2, [pc, #92]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003a28:	5cd3      	ldrb	r3, [r2, r3]
 8003a2a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d010      	beq.n	8003a58 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a36:	4b11      	ldr	r3, [pc, #68]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x94>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	0c5b      	lsrs	r3, r3, #17
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	4a11      	ldr	r2, [pc, #68]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a42:	5cd3      	ldrb	r3, [r2, r3]
 8003a44:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a0d      	ldr	r2, [pc, #52]	@ (8003a80 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a4a:	fb03 f202 	mul.w	r2, r3, r2
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a54:	617b      	str	r3, [r7, #20]
 8003a56:	e004      	b.n	8003a62 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8003a8c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003a5c:	fb02 f303 	mul.w	r3, r2, r3
 8003a60:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	613b      	str	r3, [r7, #16]
      break;
 8003a66:	e002      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a68:	4b05      	ldr	r3, [pc, #20]	@ (8003a80 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a6a:	613b      	str	r3, [r7, #16]
      break;
 8003a6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a6e:	693b      	ldr	r3, [r7, #16]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	371c      	adds	r7, #28
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bc80      	pop	{r7}
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	40021000 	.word	0x40021000
 8003a80:	007a1200 	.word	0x007a1200
 8003a84:	08007510 	.word	0x08007510
 8003a88:	08007520 	.word	0x08007520
 8003a8c:	003d0900 	.word	0x003d0900

08003a90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a94:	4b02      	ldr	r3, [pc, #8]	@ (8003aa0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a96:	681b      	ldr	r3, [r3, #0]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bc80      	pop	{r7}
 8003a9e:	4770      	bx	lr
 8003aa0:	20000004 	.word	0x20000004

08003aa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003aa8:	f7ff fff2 	bl	8003a90 <HAL_RCC_GetHCLKFreq>
 8003aac:	4602      	mov	r2, r0
 8003aae:	4b05      	ldr	r3, [pc, #20]	@ (8003ac4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	0a1b      	lsrs	r3, r3, #8
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	4903      	ldr	r1, [pc, #12]	@ (8003ac8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003aba:	5ccb      	ldrb	r3, [r1, r3]
 8003abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	40021000 	.word	0x40021000
 8003ac8:	08007508 	.word	0x08007508

08003acc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ad0:	f7ff ffde 	bl	8003a90 <HAL_RCC_GetHCLKFreq>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	4b05      	ldr	r3, [pc, #20]	@ (8003aec <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	0adb      	lsrs	r3, r3, #11
 8003adc:	f003 0307 	and.w	r3, r3, #7
 8003ae0:	4903      	ldr	r1, [pc, #12]	@ (8003af0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ae2:	5ccb      	ldrb	r3, [r1, r3]
 8003ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40021000 	.word	0x40021000
 8003af0:	08007508 	.word	0x08007508

08003af4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	220f      	movs	r2, #15
 8003b02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b04:	4b11      	ldr	r3, [pc, #68]	@ (8003b4c <HAL_RCC_GetClockConfig+0x58>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f003 0203 	and.w	r2, r3, #3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003b10:	4b0e      	ldr	r3, [pc, #56]	@ (8003b4c <HAL_RCC_GetClockConfig+0x58>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b4c <HAL_RCC_GetClockConfig+0x58>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003b28:	4b08      	ldr	r3, [pc, #32]	@ (8003b4c <HAL_RCC_GetClockConfig+0x58>)
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	08db      	lsrs	r3, r3, #3
 8003b2e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b36:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <HAL_RCC_GetClockConfig+0x5c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0207 	and.w	r2, r3, #7
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bc80      	pop	{r7}
 8003b4a:	4770      	bx	lr
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	40022000 	.word	0x40022000

08003b54 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b88 <RCC_Delay+0x34>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a0a      	ldr	r2, [pc, #40]	@ (8003b8c <RCC_Delay+0x38>)
 8003b62:	fba2 2303 	umull	r2, r3, r2, r3
 8003b66:	0a5b      	lsrs	r3, r3, #9
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b70:	bf00      	nop
  }
  while (Delay --);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	1e5a      	subs	r2, r3, #1
 8003b76:	60fa      	str	r2, [r7, #12]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1f9      	bne.n	8003b70 <RCC_Delay+0x1c>
}
 8003b7c:	bf00      	nop
 8003b7e:	bf00      	nop
 8003b80:	3714      	adds	r7, #20
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc80      	pop	{r7}
 8003b86:	4770      	bx	lr
 8003b88:	20000004 	.word	0x20000004
 8003b8c:	10624dd3 	.word	0x10624dd3

08003b90 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b086      	sub	sp, #24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	613b      	str	r3, [r7, #16]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d07d      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003bac:	2300      	movs	r3, #0
 8003bae:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bb0:	4b4f      	ldr	r3, [pc, #316]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10d      	bne.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bbc:	4b4c      	ldr	r3, [pc, #304]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	4a4b      	ldr	r2, [pc, #300]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bc6:	61d3      	str	r3, [r2, #28]
 8003bc8:	4b49      	ldr	r3, [pc, #292]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bca:	69db      	ldr	r3, [r3, #28]
 8003bcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bd0:	60bb      	str	r3, [r7, #8]
 8003bd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd8:	4b46      	ldr	r3, [pc, #280]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d118      	bne.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003be4:	4b43      	ldr	r3, [pc, #268]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a42      	ldr	r2, [pc, #264]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bf0:	f7fe fa80 	bl	80020f4 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf6:	e008      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf8:	f7fe fa7c 	bl	80020f4 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b64      	cmp	r3, #100	@ 0x64
 8003c04:	d901      	bls.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e06d      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c0a:	4b3a      	ldr	r3, [pc, #232]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c16:	4b36      	ldr	r3, [pc, #216]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c1e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d02e      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d027      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c34:	4b2e      	ldr	r3, [pc, #184]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c36:	6a1b      	ldr	r3, [r3, #32]
 8003c38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c3c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c3e:	4b2e      	ldr	r3, [pc, #184]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c40:	2201      	movs	r2, #1
 8003c42:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c44:	4b2c      	ldr	r3, [pc, #176]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c4a:	4a29      	ldr	r2, [pc, #164]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f003 0301 	and.w	r3, r3, #1
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d014      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c5a:	f7fe fa4b 	bl	80020f4 <HAL_GetTick>
 8003c5e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c60:	e00a      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c62:	f7fe fa47 	bl	80020f4 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d901      	bls.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e036      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c78:	4b1d      	ldr	r3, [pc, #116]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0ee      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c84:	4b1a      	ldr	r3, [pc, #104]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	4917      	ldr	r1, [pc, #92]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c96:	7dfb      	ldrb	r3, [r7, #23]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d105      	bne.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c9c:	4b14      	ldr	r3, [pc, #80]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	4a13      	ldr	r2, [pc, #76]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ca2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ca6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d008      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	490b      	ldr	r1, [pc, #44]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0310 	and.w	r3, r3, #16
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d008      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cd2:	4b07      	ldr	r3, [pc, #28]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	4904      	ldr	r1, [pc, #16]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3718      	adds	r7, #24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	40007000 	.word	0x40007000
 8003cf8:	42420440 	.word	0x42420440

08003cfc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b088      	sub	sp, #32
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	2300      	movs	r3, #0
 8003d0a:	61fb      	str	r3, [r7, #28]
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003d10:	2300      	movs	r3, #0
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	2300      	movs	r3, #0
 8003d16:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b10      	cmp	r3, #16
 8003d1c:	d00a      	beq.n	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b10      	cmp	r3, #16
 8003d22:	f200 808a 	bhi.w	8003e3a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d045      	beq.n	8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d075      	beq.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003d32:	e082      	b.n	8003e3a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003d34:	4b46      	ldr	r3, [pc, #280]	@ (8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003d3a:	4b45      	ldr	r3, [pc, #276]	@ (8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d07b      	beq.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	0c9b      	lsrs	r3, r3, #18
 8003d4a:	f003 030f 	and.w	r3, r3, #15
 8003d4e:	4a41      	ldr	r2, [pc, #260]	@ (8003e54 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003d50:	5cd3      	ldrb	r3, [r2, r3]
 8003d52:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d015      	beq.n	8003d8a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d5e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	0c5b      	lsrs	r3, r3, #17
 8003d64:	f003 0301 	and.w	r3, r3, #1
 8003d68:	4a3b      	ldr	r2, [pc, #236]	@ (8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003d6a:	5cd3      	ldrb	r3, [r2, r3]
 8003d6c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00d      	beq.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003d78:	4a38      	ldr	r2, [pc, #224]	@ (8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	fb02 f303 	mul.w	r3, r2, r3
 8003d86:	61fb      	str	r3, [r7, #28]
 8003d88:	e004      	b.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	4a34      	ldr	r2, [pc, #208]	@ (8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003d8e:	fb02 f303 	mul.w	r3, r2, r3
 8003d92:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003d94:	4b2e      	ldr	r3, [pc, #184]	@ (8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003da0:	d102      	bne.n	8003da8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	61bb      	str	r3, [r7, #24]
      break;
 8003da6:	e04a      	b.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	4a2d      	ldr	r2, [pc, #180]	@ (8003e64 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003dae:	fba2 2303 	umull	r2, r3, r2, r3
 8003db2:	085b      	lsrs	r3, r3, #1
 8003db4:	61bb      	str	r3, [r7, #24]
      break;
 8003db6:	e042      	b.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003db8:	4b25      	ldr	r3, [pc, #148]	@ (8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003dba:	6a1b      	ldr	r3, [r3, #32]
 8003dbc:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dc8:	d108      	bne.n	8003ddc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003dd4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dd8:	61bb      	str	r3, [r7, #24]
 8003dda:	e01f      	b.n	8003e1c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003de2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003de6:	d109      	bne.n	8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003de8:	4b19      	ldr	r3, [pc, #100]	@ (8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d003      	beq.n	8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003df4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003df8:	61bb      	str	r3, [r7, #24]
 8003dfa:	e00f      	b.n	8003e1c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e06:	d11c      	bne.n	8003e42 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003e08:	4b11      	ldr	r3, [pc, #68]	@ (8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d016      	beq.n	8003e42 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003e14:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003e18:	61bb      	str	r3, [r7, #24]
      break;
 8003e1a:	e012      	b.n	8003e42 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003e1c:	e011      	b.n	8003e42 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003e1e:	f7ff fe55 	bl	8003acc <HAL_RCC_GetPCLK2Freq>
 8003e22:	4602      	mov	r2, r0
 8003e24:	4b0a      	ldr	r3, [pc, #40]	@ (8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	0b9b      	lsrs	r3, r3, #14
 8003e2a:	f003 0303 	and.w	r3, r3, #3
 8003e2e:	3301      	adds	r3, #1
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e36:	61bb      	str	r3, [r7, #24]
      break;
 8003e38:	e004      	b.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003e3a:	bf00      	nop
 8003e3c:	e002      	b.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003e3e:	bf00      	nop
 8003e40:	e000      	b.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003e42:	bf00      	nop
    }
  }
  return (frequency);
 8003e44:	69bb      	ldr	r3, [r7, #24]
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3720      	adds	r7, #32
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	40021000 	.word	0x40021000
 8003e54:	08007524 	.word	0x08007524
 8003e58:	08007534 	.word	0x08007534
 8003e5c:	007a1200 	.word	0x007a1200
 8003e60:	003d0900 	.word	0x003d0900
 8003e64:	aaaaaaab 	.word	0xaaaaaaab

08003e68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e041      	b.n	8003efe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d106      	bne.n	8003e94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f7fe f8c4 	bl	800201c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2202      	movs	r2, #2
 8003e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	3304      	adds	r3, #4
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4610      	mov	r0, r2
 8003ea8:	f000 facc 	bl	8004444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
	...

08003f08 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d001      	beq.n	8003f20 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e032      	b.n	8003f86 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a18      	ldr	r2, [pc, #96]	@ (8003f90 <HAL_TIM_Base_Start+0x88>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d00e      	beq.n	8003f50 <HAL_TIM_Base_Start+0x48>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f3a:	d009      	beq.n	8003f50 <HAL_TIM_Base_Start+0x48>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a14      	ldr	r2, [pc, #80]	@ (8003f94 <HAL_TIM_Base_Start+0x8c>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d004      	beq.n	8003f50 <HAL_TIM_Base_Start+0x48>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a13      	ldr	r2, [pc, #76]	@ (8003f98 <HAL_TIM_Base_Start+0x90>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d111      	bne.n	8003f74 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2b06      	cmp	r3, #6
 8003f60:	d010      	beq.n	8003f84 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f042 0201 	orr.w	r2, r2, #1
 8003f70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f72:	e007      	b.n	8003f84 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 0201 	orr.w	r2, r2, #1
 8003f82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3714      	adds	r7, #20
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bc80      	pop	{r7}
 8003f8e:	4770      	bx	lr
 8003f90:	40012c00 	.word	0x40012c00
 8003f94:	40000400 	.word	0x40000400
 8003f98:	40000800 	.word	0x40000800

08003f9c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6a1a      	ldr	r2, [r3, #32]
 8003faa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003fae:	4013      	ands	r3, r2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d10f      	bne.n	8003fd4 <HAL_TIM_Base_Stop+0x38>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	6a1a      	ldr	r2, [r3, #32]
 8003fba:	f240 4344 	movw	r3, #1092	@ 0x444
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d107      	bne.n	8003fd4 <HAL_TIM_Base_Stop+0x38>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f022 0201 	bic.w	r2, r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bc80      	pop	{r7}
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d001      	beq.n	8004000 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e03a      	b.n	8004076 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2202      	movs	r2, #2
 8004004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 0201 	orr.w	r2, r2, #1
 8004016:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a18      	ldr	r2, [pc, #96]	@ (8004080 <HAL_TIM_Base_Start_IT+0x98>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d00e      	beq.n	8004040 <HAL_TIM_Base_Start_IT+0x58>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800402a:	d009      	beq.n	8004040 <HAL_TIM_Base_Start_IT+0x58>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a14      	ldr	r2, [pc, #80]	@ (8004084 <HAL_TIM_Base_Start_IT+0x9c>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d004      	beq.n	8004040 <HAL_TIM_Base_Start_IT+0x58>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a13      	ldr	r2, [pc, #76]	@ (8004088 <HAL_TIM_Base_Start_IT+0xa0>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d111      	bne.n	8004064 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2b06      	cmp	r3, #6
 8004050:	d010      	beq.n	8004074 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f042 0201 	orr.w	r2, r2, #1
 8004060:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004062:	e007      	b.n	8004074 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f042 0201 	orr.w	r2, r2, #1
 8004072:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3714      	adds	r7, #20
 800407a:	46bd      	mov	sp, r7
 800407c:	bc80      	pop	{r7}
 800407e:	4770      	bx	lr
 8004080:	40012c00 	.word	0x40012c00
 8004084:	40000400 	.word	0x40000400
 8004088:	40000800 	.word	0x40000800

0800408c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d020      	beq.n	80040f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d01b      	beq.n	80040f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f06f 0202 	mvn.w	r2, #2
 80040c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	f003 0303 	and.w	r3, r3, #3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f998 	bl	800440c <HAL_TIM_IC_CaptureCallback>
 80040dc:	e005      	b.n	80040ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f98b 	bl	80043fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 f99a 	bl	800441e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	f003 0304 	and.w	r3, r3, #4
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d020      	beq.n	800413c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f003 0304 	and.w	r3, r3, #4
 8004100:	2b00      	cmp	r3, #0
 8004102:	d01b      	beq.n	800413c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f06f 0204 	mvn.w	r2, #4
 800410c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2202      	movs	r2, #2
 8004112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 f972 	bl	800440c <HAL_TIM_IC_CaptureCallback>
 8004128:	e005      	b.n	8004136 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f965 	bl	80043fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 f974 	bl	800441e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	f003 0308 	and.w	r3, r3, #8
 8004142:	2b00      	cmp	r3, #0
 8004144:	d020      	beq.n	8004188 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f003 0308 	and.w	r3, r3, #8
 800414c:	2b00      	cmp	r3, #0
 800414e:	d01b      	beq.n	8004188 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f06f 0208 	mvn.w	r2, #8
 8004158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2204      	movs	r2, #4
 800415e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	2b00      	cmp	r3, #0
 800416c:	d003      	beq.n	8004176 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 f94c 	bl	800440c <HAL_TIM_IC_CaptureCallback>
 8004174:	e005      	b.n	8004182 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 f93f 	bl	80043fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 f94e 	bl	800441e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f003 0310 	and.w	r3, r3, #16
 800418e:	2b00      	cmp	r3, #0
 8004190:	d020      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f003 0310 	and.w	r3, r3, #16
 8004198:	2b00      	cmp	r3, #0
 800419a:	d01b      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f06f 0210 	mvn.w	r2, #16
 80041a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2208      	movs	r2, #8
 80041aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 f926 	bl	800440c <HAL_TIM_IC_CaptureCallback>
 80041c0:	e005      	b.n	80041ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f919 	bl	80043fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f928 	bl	800441e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00c      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d007      	beq.n	80041f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f06f 0201 	mvn.w	r2, #1
 80041f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7fd fce4 	bl	8001bc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00c      	beq.n	800421c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004208:	2b00      	cmp	r3, #0
 800420a:	d007      	beq.n	800421c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 fa7f 	bl	800471a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00c      	beq.n	8004240 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422c:	2b00      	cmp	r3, #0
 800422e:	d007      	beq.n	8004240 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f8f8 	bl	8004430 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	f003 0320 	and.w	r3, r3, #32
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00c      	beq.n	8004264 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f003 0320 	and.w	r3, r3, #32
 8004250:	2b00      	cmp	r3, #0
 8004252:	d007      	beq.n	8004264 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f06f 0220 	mvn.w	r2, #32
 800425c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 fa52 	bl	8004708 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004264:	bf00      	nop
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004276:	2300      	movs	r3, #0
 8004278:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004280:	2b01      	cmp	r3, #1
 8004282:	d101      	bne.n	8004288 <HAL_TIM_ConfigClockSource+0x1c>
 8004284:	2302      	movs	r3, #2
 8004286:	e0b4      	b.n	80043f2 <HAL_TIM_ConfigClockSource+0x186>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2202      	movs	r2, #2
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80042a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80042ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68ba      	ldr	r2, [r7, #8]
 80042b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042c0:	d03e      	beq.n	8004340 <HAL_TIM_ConfigClockSource+0xd4>
 80042c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042c6:	f200 8087 	bhi.w	80043d8 <HAL_TIM_ConfigClockSource+0x16c>
 80042ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042ce:	f000 8086 	beq.w	80043de <HAL_TIM_ConfigClockSource+0x172>
 80042d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042d6:	d87f      	bhi.n	80043d8 <HAL_TIM_ConfigClockSource+0x16c>
 80042d8:	2b70      	cmp	r3, #112	@ 0x70
 80042da:	d01a      	beq.n	8004312 <HAL_TIM_ConfigClockSource+0xa6>
 80042dc:	2b70      	cmp	r3, #112	@ 0x70
 80042de:	d87b      	bhi.n	80043d8 <HAL_TIM_ConfigClockSource+0x16c>
 80042e0:	2b60      	cmp	r3, #96	@ 0x60
 80042e2:	d050      	beq.n	8004386 <HAL_TIM_ConfigClockSource+0x11a>
 80042e4:	2b60      	cmp	r3, #96	@ 0x60
 80042e6:	d877      	bhi.n	80043d8 <HAL_TIM_ConfigClockSource+0x16c>
 80042e8:	2b50      	cmp	r3, #80	@ 0x50
 80042ea:	d03c      	beq.n	8004366 <HAL_TIM_ConfigClockSource+0xfa>
 80042ec:	2b50      	cmp	r3, #80	@ 0x50
 80042ee:	d873      	bhi.n	80043d8 <HAL_TIM_ConfigClockSource+0x16c>
 80042f0:	2b40      	cmp	r3, #64	@ 0x40
 80042f2:	d058      	beq.n	80043a6 <HAL_TIM_ConfigClockSource+0x13a>
 80042f4:	2b40      	cmp	r3, #64	@ 0x40
 80042f6:	d86f      	bhi.n	80043d8 <HAL_TIM_ConfigClockSource+0x16c>
 80042f8:	2b30      	cmp	r3, #48	@ 0x30
 80042fa:	d064      	beq.n	80043c6 <HAL_TIM_ConfigClockSource+0x15a>
 80042fc:	2b30      	cmp	r3, #48	@ 0x30
 80042fe:	d86b      	bhi.n	80043d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004300:	2b20      	cmp	r3, #32
 8004302:	d060      	beq.n	80043c6 <HAL_TIM_ConfigClockSource+0x15a>
 8004304:	2b20      	cmp	r3, #32
 8004306:	d867      	bhi.n	80043d8 <HAL_TIM_ConfigClockSource+0x16c>
 8004308:	2b00      	cmp	r3, #0
 800430a:	d05c      	beq.n	80043c6 <HAL_TIM_ConfigClockSource+0x15a>
 800430c:	2b10      	cmp	r3, #16
 800430e:	d05a      	beq.n	80043c6 <HAL_TIM_ConfigClockSource+0x15a>
 8004310:	e062      	b.n	80043d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004322:	f000 f974 	bl	800460e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004334:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	609a      	str	r2, [r3, #8]
      break;
 800433e:	e04f      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004350:	f000 f95d 	bl	800460e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689a      	ldr	r2, [r3, #8]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004362:	609a      	str	r2, [r3, #8]
      break;
 8004364:	e03c      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004372:	461a      	mov	r2, r3
 8004374:	f000 f8d4 	bl	8004520 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2150      	movs	r1, #80	@ 0x50
 800437e:	4618      	mov	r0, r3
 8004380:	f000 f92b 	bl	80045da <TIM_ITRx_SetConfig>
      break;
 8004384:	e02c      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004392:	461a      	mov	r2, r3
 8004394:	f000 f8f2 	bl	800457c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2160      	movs	r1, #96	@ 0x60
 800439e:	4618      	mov	r0, r3
 80043a0:	f000 f91b 	bl	80045da <TIM_ITRx_SetConfig>
      break;
 80043a4:	e01c      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043b2:	461a      	mov	r2, r3
 80043b4:	f000 f8b4 	bl	8004520 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2140      	movs	r1, #64	@ 0x40
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 f90b 	bl	80045da <TIM_ITRx_SetConfig>
      break;
 80043c4:	e00c      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4619      	mov	r1, r3
 80043d0:	4610      	mov	r0, r2
 80043d2:	f000 f902 	bl	80045da <TIM_ITRx_SetConfig>
      break;
 80043d6:	e003      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	73fb      	strb	r3, [r7, #15]
      break;
 80043dc:	e000      	b.n	80043e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80043de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3710      	adds	r7, #16
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	bc80      	pop	{r7}
 800440a:	4770      	bx	lr

0800440c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr

0800441e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800441e:	b480      	push	{r7}
 8004420:	b083      	sub	sp, #12
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004426:	bf00      	nop
 8004428:	370c      	adds	r7, #12
 800442a:	46bd      	mov	sp, r7
 800442c:	bc80      	pop	{r7}
 800442e:	4770      	bx	lr

08004430 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	bc80      	pop	{r7}
 8004440:	4770      	bx	lr
	...

08004444 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a2f      	ldr	r2, [pc, #188]	@ (8004514 <TIM_Base_SetConfig+0xd0>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d00b      	beq.n	8004474 <TIM_Base_SetConfig+0x30>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004462:	d007      	beq.n	8004474 <TIM_Base_SetConfig+0x30>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a2c      	ldr	r2, [pc, #176]	@ (8004518 <TIM_Base_SetConfig+0xd4>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d003      	beq.n	8004474 <TIM_Base_SetConfig+0x30>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a2b      	ldr	r2, [pc, #172]	@ (800451c <TIM_Base_SetConfig+0xd8>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d108      	bne.n	8004486 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800447a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	4313      	orrs	r3, r2
 8004484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a22      	ldr	r2, [pc, #136]	@ (8004514 <TIM_Base_SetConfig+0xd0>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d00b      	beq.n	80044a6 <TIM_Base_SetConfig+0x62>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004494:	d007      	beq.n	80044a6 <TIM_Base_SetConfig+0x62>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a1f      	ldr	r2, [pc, #124]	@ (8004518 <TIM_Base_SetConfig+0xd4>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d003      	beq.n	80044a6 <TIM_Base_SetConfig+0x62>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a1e      	ldr	r2, [pc, #120]	@ (800451c <TIM_Base_SetConfig+0xd8>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d108      	bne.n	80044b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68fa      	ldr	r2, [r7, #12]
 80044ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	689a      	ldr	r2, [r3, #8]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a0d      	ldr	r2, [pc, #52]	@ (8004514 <TIM_Base_SetConfig+0xd0>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d103      	bne.n	80044ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	691a      	ldr	r2, [r3, #16]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d005      	beq.n	800450a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	f023 0201 	bic.w	r2, r3, #1
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	611a      	str	r2, [r3, #16]
  }
}
 800450a:	bf00      	nop
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	bc80      	pop	{r7}
 8004512:	4770      	bx	lr
 8004514:	40012c00 	.word	0x40012c00
 8004518:	40000400 	.word	0x40000400
 800451c:	40000800 	.word	0x40000800

08004520 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004520:	b480      	push	{r7}
 8004522:	b087      	sub	sp, #28
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6a1b      	ldr	r3, [r3, #32]
 8004530:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	f023 0201 	bic.w	r2, r3, #1
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800454a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	011b      	lsls	r3, r3, #4
 8004550:	693a      	ldr	r2, [r7, #16]
 8004552:	4313      	orrs	r3, r2
 8004554:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	f023 030a 	bic.w	r3, r3, #10
 800455c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	4313      	orrs	r3, r2
 8004564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	621a      	str	r2, [r3, #32]
}
 8004572:	bf00      	nop
 8004574:	371c      	adds	r7, #28
 8004576:	46bd      	mov	sp, r7
 8004578:	bc80      	pop	{r7}
 800457a:	4770      	bx	lr

0800457c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800457c:	b480      	push	{r7}
 800457e:	b087      	sub	sp, #28
 8004580:	af00      	add	r7, sp, #0
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6a1b      	ldr	r3, [r3, #32]
 800458c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	f023 0210 	bic.w	r2, r3, #16
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	031b      	lsls	r3, r3, #12
 80045ac:	693a      	ldr	r2, [r7, #16]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80045b8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	011b      	lsls	r3, r3, #4
 80045be:	697a      	ldr	r2, [r7, #20]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	621a      	str	r2, [r3, #32]
}
 80045d0:	bf00      	nop
 80045d2:	371c      	adds	r7, #28
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bc80      	pop	{r7}
 80045d8:	4770      	bx	lr

080045da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045da:	b480      	push	{r7}
 80045dc:	b085      	sub	sp, #20
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
 80045e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045f2:	683a      	ldr	r2, [r7, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	f043 0307 	orr.w	r3, r3, #7
 80045fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	609a      	str	r2, [r3, #8]
}
 8004604:	bf00      	nop
 8004606:	3714      	adds	r7, #20
 8004608:	46bd      	mov	sp, r7
 800460a:	bc80      	pop	{r7}
 800460c:	4770      	bx	lr

0800460e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800460e:	b480      	push	{r7}
 8004610:	b087      	sub	sp, #28
 8004612:	af00      	add	r7, sp, #0
 8004614:	60f8      	str	r0, [r7, #12]
 8004616:	60b9      	str	r1, [r7, #8]
 8004618:	607a      	str	r2, [r7, #4]
 800461a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004628:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	021a      	lsls	r2, r3, #8
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	431a      	orrs	r2, r3
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	4313      	orrs	r3, r2
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	4313      	orrs	r3, r2
 800463a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	609a      	str	r2, [r3, #8]
}
 8004642:	bf00      	nop
 8004644:	371c      	adds	r7, #28
 8004646:	46bd      	mov	sp, r7
 8004648:	bc80      	pop	{r7}
 800464a:	4770      	bx	lr

0800464c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800465c:	2b01      	cmp	r3, #1
 800465e:	d101      	bne.n	8004664 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004660:	2302      	movs	r3, #2
 8004662:	e046      	b.n	80046f2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2202      	movs	r2, #2
 8004670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800468a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	4313      	orrs	r3, r2
 8004694:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a16      	ldr	r2, [pc, #88]	@ (80046fc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d00e      	beq.n	80046c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046b0:	d009      	beq.n	80046c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a12      	ldr	r2, [pc, #72]	@ (8004700 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d004      	beq.n	80046c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a10      	ldr	r2, [pc, #64]	@ (8004704 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d10c      	bne.n	80046e0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	68ba      	ldr	r2, [r7, #8]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bc80      	pop	{r7}
 80046fa:	4770      	bx	lr
 80046fc:	40012c00 	.word	0x40012c00
 8004700:	40000400 	.word	0x40000400
 8004704:	40000800 	.word	0x40000800

08004708 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	bc80      	pop	{r7}
 8004718:	4770      	bx	lr

0800471a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800471a:	b480      	push	{r7}
 800471c:	b083      	sub	sp, #12
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004722:	bf00      	nop
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	bc80      	pop	{r7}
 800472a:	4770      	bx	lr

0800472c <__NVIC_SetPriority>:
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	4603      	mov	r3, r0
 8004734:	6039      	str	r1, [r7, #0]
 8004736:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800473c:	2b00      	cmp	r3, #0
 800473e:	db0a      	blt.n	8004756 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	b2da      	uxtb	r2, r3
 8004744:	490c      	ldr	r1, [pc, #48]	@ (8004778 <__NVIC_SetPriority+0x4c>)
 8004746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800474a:	0112      	lsls	r2, r2, #4
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	440b      	add	r3, r1
 8004750:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004754:	e00a      	b.n	800476c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	b2da      	uxtb	r2, r3
 800475a:	4908      	ldr	r1, [pc, #32]	@ (800477c <__NVIC_SetPriority+0x50>)
 800475c:	79fb      	ldrb	r3, [r7, #7]
 800475e:	f003 030f 	and.w	r3, r3, #15
 8004762:	3b04      	subs	r3, #4
 8004764:	0112      	lsls	r2, r2, #4
 8004766:	b2d2      	uxtb	r2, r2
 8004768:	440b      	add	r3, r1
 800476a:	761a      	strb	r2, [r3, #24]
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	bc80      	pop	{r7}
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	e000e100 	.word	0xe000e100
 800477c:	e000ed00 	.word	0xe000ed00

08004780 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004784:	4b05      	ldr	r3, [pc, #20]	@ (800479c <SysTick_Handler+0x1c>)
 8004786:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004788:	f001 fd66 	bl	8006258 <xTaskGetSchedulerState>
 800478c:	4603      	mov	r3, r0
 800478e:	2b01      	cmp	r3, #1
 8004790:	d001      	beq.n	8004796 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004792:	f002 fb09 	bl	8006da8 <xPortSysTickHandler>
  }
}
 8004796:	bf00      	nop
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	e000e010 	.word	0xe000e010

080047a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80047a4:	2100      	movs	r1, #0
 80047a6:	f06f 0004 	mvn.w	r0, #4
 80047aa:	f7ff ffbf 	bl	800472c <__NVIC_SetPriority>
#endif
}
 80047ae:	bf00      	nop
 80047b0:	bd80      	pop	{r7, pc}
	...

080047b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047ba:	f3ef 8305 	mrs	r3, IPSR
 80047be:	603b      	str	r3, [r7, #0]
  return(result);
 80047c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d003      	beq.n	80047ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80047c6:	f06f 0305 	mvn.w	r3, #5
 80047ca:	607b      	str	r3, [r7, #4]
 80047cc:	e00c      	b.n	80047e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80047ce:	4b09      	ldr	r3, [pc, #36]	@ (80047f4 <osKernelInitialize+0x40>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d105      	bne.n	80047e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80047d6:	4b07      	ldr	r3, [pc, #28]	@ (80047f4 <osKernelInitialize+0x40>)
 80047d8:	2201      	movs	r2, #1
 80047da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80047dc:	2300      	movs	r3, #0
 80047de:	607b      	str	r3, [r7, #4]
 80047e0:	e002      	b.n	80047e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80047e2:	f04f 33ff 	mov.w	r3, #4294967295
 80047e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80047e8:	687b      	ldr	r3, [r7, #4]
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr
 80047f4:	20000558 	.word	0x20000558

080047f8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047fe:	f3ef 8305 	mrs	r3, IPSR
 8004802:	603b      	str	r3, [r7, #0]
  return(result);
 8004804:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004806:	2b00      	cmp	r3, #0
 8004808:	d003      	beq.n	8004812 <osKernelStart+0x1a>
    stat = osErrorISR;
 800480a:	f06f 0305 	mvn.w	r3, #5
 800480e:	607b      	str	r3, [r7, #4]
 8004810:	e010      	b.n	8004834 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004812:	4b0b      	ldr	r3, [pc, #44]	@ (8004840 <osKernelStart+0x48>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d109      	bne.n	800482e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800481a:	f7ff ffc1 	bl	80047a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800481e:	4b08      	ldr	r3, [pc, #32]	@ (8004840 <osKernelStart+0x48>)
 8004820:	2202      	movs	r2, #2
 8004822:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004824:	f001 f8b8 	bl	8005998 <vTaskStartScheduler>
      stat = osOK;
 8004828:	2300      	movs	r3, #0
 800482a:	607b      	str	r3, [r7, #4]
 800482c:	e002      	b.n	8004834 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800482e:	f04f 33ff 	mov.w	r3, #4294967295
 8004832:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004834:	687b      	ldr	r3, [r7, #4]
}
 8004836:	4618      	mov	r0, r3
 8004838:	3708      	adds	r7, #8
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	20000558 	.word	0x20000558

08004844 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004844:	b580      	push	{r7, lr}
 8004846:	b08e      	sub	sp, #56	@ 0x38
 8004848:	af04      	add	r7, sp, #16
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004850:	2300      	movs	r3, #0
 8004852:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004854:	f3ef 8305 	mrs	r3, IPSR
 8004858:	617b      	str	r3, [r7, #20]
  return(result);
 800485a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800485c:	2b00      	cmp	r3, #0
 800485e:	d17e      	bne.n	800495e <osThreadNew+0x11a>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d07b      	beq.n	800495e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004866:	2380      	movs	r3, #128	@ 0x80
 8004868:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800486a:	2318      	movs	r3, #24
 800486c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800486e:	2300      	movs	r3, #0
 8004870:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004872:	f04f 33ff 	mov.w	r3, #4294967295
 8004876:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d045      	beq.n	800490a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <osThreadNew+0x48>
        name = attr->name;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d002      	beq.n	800489a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d008      	beq.n	80048b2 <osThreadNew+0x6e>
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	2b38      	cmp	r3, #56	@ 0x38
 80048a4:	d805      	bhi.n	80048b2 <osThreadNew+0x6e>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f003 0301 	and.w	r3, r3, #1
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d001      	beq.n	80048b6 <osThreadNew+0x72>
        return (NULL);
 80048b2:	2300      	movs	r3, #0
 80048b4:	e054      	b.n	8004960 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	089b      	lsrs	r3, r3, #2
 80048c4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00e      	beq.n	80048ec <osThreadNew+0xa8>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	2ba7      	cmp	r3, #167	@ 0xa7
 80048d4:	d90a      	bls.n	80048ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d006      	beq.n	80048ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d002      	beq.n	80048ec <osThreadNew+0xa8>
        mem = 1;
 80048e6:	2301      	movs	r3, #1
 80048e8:	61bb      	str	r3, [r7, #24]
 80048ea:	e010      	b.n	800490e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10c      	bne.n	800490e <osThreadNew+0xca>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d108      	bne.n	800490e <osThreadNew+0xca>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d104      	bne.n	800490e <osThreadNew+0xca>
          mem = 0;
 8004904:	2300      	movs	r3, #0
 8004906:	61bb      	str	r3, [r7, #24]
 8004908:	e001      	b.n	800490e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800490a:	2300      	movs	r3, #0
 800490c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	2b01      	cmp	r3, #1
 8004912:	d110      	bne.n	8004936 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800491c:	9202      	str	r2, [sp, #8]
 800491e:	9301      	str	r3, [sp, #4]
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	9300      	str	r3, [sp, #0]
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	6a3a      	ldr	r2, [r7, #32]
 8004928:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800492a:	68f8      	ldr	r0, [r7, #12]
 800492c:	f000 fdf6 	bl	800551c <xTaskCreateStatic>
 8004930:	4603      	mov	r3, r0
 8004932:	613b      	str	r3, [r7, #16]
 8004934:	e013      	b.n	800495e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d110      	bne.n	800495e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800493c:	6a3b      	ldr	r3, [r7, #32]
 800493e:	b29a      	uxth	r2, r3
 8004940:	f107 0310 	add.w	r3, r7, #16
 8004944:	9301      	str	r3, [sp, #4]
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	9300      	str	r3, [sp, #0]
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f000 fe44 	bl	80055dc <xTaskCreate>
 8004954:	4603      	mov	r3, r0
 8004956:	2b01      	cmp	r3, #1
 8004958:	d001      	beq.n	800495e <osThreadNew+0x11a>
            hTask = NULL;
 800495a:	2300      	movs	r3, #0
 800495c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800495e:	693b      	ldr	r3, [r7, #16]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3728      	adds	r7, #40	@ 0x28
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	4a06      	ldr	r2, [pc, #24]	@ (8004990 <vApplicationGetIdleTaskMemory+0x28>)
 8004978:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	4a05      	ldr	r2, [pc, #20]	@ (8004994 <vApplicationGetIdleTaskMemory+0x2c>)
 800497e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2280      	movs	r2, #128	@ 0x80
 8004984:	601a      	str	r2, [r3, #0]
}
 8004986:	bf00      	nop
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	bc80      	pop	{r7}
 800498e:	4770      	bx	lr
 8004990:	2000055c 	.word	0x2000055c
 8004994:	20000604 	.word	0x20000604

08004998 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004998:	b480      	push	{r7}
 800499a:	b085      	sub	sp, #20
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4a07      	ldr	r2, [pc, #28]	@ (80049c4 <vApplicationGetTimerTaskMemory+0x2c>)
 80049a8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	4a06      	ldr	r2, [pc, #24]	@ (80049c8 <vApplicationGetTimerTaskMemory+0x30>)
 80049ae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80049b6:	601a      	str	r2, [r3, #0]
}
 80049b8:	bf00      	nop
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	bc80      	pop	{r7}
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	20000804 	.word	0x20000804
 80049c8:	200008ac 	.word	0x200008ac

080049cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f103 0208 	add.w	r2, r3, #8
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f04f 32ff 	mov.w	r2, #4294967295
 80049e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f103 0208 	add.w	r2, r3, #8
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f103 0208 	add.w	r2, r3, #8
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bc80      	pop	{r7}
 8004a08:	4770      	bx	lr

08004a0a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bc80      	pop	{r7}
 8004a20:	4770      	bx	lr

08004a22 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a22:	b480      	push	{r7}
 8004a24:	b085      	sub	sp, #20
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
 8004a2a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	689a      	ldr	r2, [r3, #8]
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	683a      	ldr	r2, [r7, #0]
 8004a46:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	601a      	str	r2, [r3, #0]
}
 8004a5e:	bf00      	nop
 8004a60:	3714      	adds	r7, #20
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bc80      	pop	{r7}
 8004a66:	4770      	bx	lr

08004a68 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7e:	d103      	bne.n	8004a88 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	691b      	ldr	r3, [r3, #16]
 8004a84:	60fb      	str	r3, [r7, #12]
 8004a86:	e00c      	b.n	8004aa2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	3308      	adds	r3, #8
 8004a8c:	60fb      	str	r3, [r7, #12]
 8004a8e:	e002      	b.n	8004a96 <vListInsert+0x2e>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	60fb      	str	r3, [r7, #12]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d2f6      	bcs.n	8004a90 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	683a      	ldr	r2, [r7, #0]
 8004ab0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	1c5a      	adds	r2, r3, #1
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	601a      	str	r2, [r3, #0]
}
 8004ace:	bf00      	nop
 8004ad0:	3714      	adds	r7, #20
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bc80      	pop	{r7}
 8004ad6:	4770      	bx	lr

08004ad8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	6892      	ldr	r2, [r2, #8]
 8004aee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	6852      	ldr	r2, [r2, #4]
 8004af8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d103      	bne.n	8004b0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689a      	ldr	r2, [r3, #8]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	1e5a      	subs	r2, r3, #1
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3714      	adds	r7, #20
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bc80      	pop	{r7}
 8004b28:	4770      	bx	lr
	...

08004b2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d10b      	bne.n	8004b58 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b44:	f383 8811 	msr	BASEPRI, r3
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004b52:	bf00      	nop
 8004b54:	bf00      	nop
 8004b56:	e7fd      	b.n	8004b54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004b58:	f002 f8a8 	bl	8006cac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b64:	68f9      	ldr	r1, [r7, #12]
 8004b66:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004b68:	fb01 f303 	mul.w	r3, r1, r3
 8004b6c:	441a      	add	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2200      	movs	r2, #0
 8004b76:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	68f9      	ldr	r1, [r7, #12]
 8004b8c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004b8e:	fb01 f303 	mul.w	r3, r1, r3
 8004b92:	441a      	add	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	22ff      	movs	r2, #255	@ 0xff
 8004b9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	22ff      	movs	r2, #255	@ 0xff
 8004ba4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d114      	bne.n	8004bd8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d01a      	beq.n	8004bec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	3310      	adds	r3, #16
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f001 f986 	bl	8005ecc <xTaskRemoveFromEventList>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d012      	beq.n	8004bec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8004bfc <xQueueGenericReset+0xd0>)
 8004bc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	f3bf 8f6f 	isb	sy
 8004bd6:	e009      	b.n	8004bec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	3310      	adds	r3, #16
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7ff fef5 	bl	80049cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	3324      	adds	r3, #36	@ 0x24
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff fef0 	bl	80049cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004bec:	f002 f88e 	bl	8006d0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004bf0:	2301      	movs	r3, #1
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	e000ed04 	.word	0xe000ed04

08004c00 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b08e      	sub	sp, #56	@ 0x38
 8004c04:	af02      	add	r7, sp, #8
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
 8004c0c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d10b      	bne.n	8004c2c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c18:	f383 8811 	msr	BASEPRI, r3
 8004c1c:	f3bf 8f6f 	isb	sy
 8004c20:	f3bf 8f4f 	dsb	sy
 8004c24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c26:	bf00      	nop
 8004c28:	bf00      	nop
 8004c2a:	e7fd      	b.n	8004c28 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d10b      	bne.n	8004c4a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c36:	f383 8811 	msr	BASEPRI, r3
 8004c3a:	f3bf 8f6f 	isb	sy
 8004c3e:	f3bf 8f4f 	dsb	sy
 8004c42:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c44:	bf00      	nop
 8004c46:	bf00      	nop
 8004c48:	e7fd      	b.n	8004c46 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d002      	beq.n	8004c56 <xQueueGenericCreateStatic+0x56>
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <xQueueGenericCreateStatic+0x5a>
 8004c56:	2301      	movs	r3, #1
 8004c58:	e000      	b.n	8004c5c <xQueueGenericCreateStatic+0x5c>
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10b      	bne.n	8004c78 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c64:	f383 8811 	msr	BASEPRI, r3
 8004c68:	f3bf 8f6f 	isb	sy
 8004c6c:	f3bf 8f4f 	dsb	sy
 8004c70:	623b      	str	r3, [r7, #32]
}
 8004c72:	bf00      	nop
 8004c74:	bf00      	nop
 8004c76:	e7fd      	b.n	8004c74 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d102      	bne.n	8004c84 <xQueueGenericCreateStatic+0x84>
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d101      	bne.n	8004c88 <xQueueGenericCreateStatic+0x88>
 8004c84:	2301      	movs	r3, #1
 8004c86:	e000      	b.n	8004c8a <xQueueGenericCreateStatic+0x8a>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d10b      	bne.n	8004ca6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c92:	f383 8811 	msr	BASEPRI, r3
 8004c96:	f3bf 8f6f 	isb	sy
 8004c9a:	f3bf 8f4f 	dsb	sy
 8004c9e:	61fb      	str	r3, [r7, #28]
}
 8004ca0:	bf00      	nop
 8004ca2:	bf00      	nop
 8004ca4:	e7fd      	b.n	8004ca2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004ca6:	2350      	movs	r3, #80	@ 0x50
 8004ca8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	2b50      	cmp	r3, #80	@ 0x50
 8004cae:	d00b      	beq.n	8004cc8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb4:	f383 8811 	msr	BASEPRI, r3
 8004cb8:	f3bf 8f6f 	isb	sy
 8004cbc:	f3bf 8f4f 	dsb	sy
 8004cc0:	61bb      	str	r3, [r7, #24]
}
 8004cc2:	bf00      	nop
 8004cc4:	bf00      	nop
 8004cc6:	e7fd      	b.n	8004cc4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004cc8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00d      	beq.n	8004cf0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004cdc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	68b9      	ldr	r1, [r7, #8]
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 f805 	bl	8004cfa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3730      	adds	r7, #48	@ 0x30
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b084      	sub	sp, #16
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	60f8      	str	r0, [r7, #12]
 8004d02:	60b9      	str	r1, [r7, #8]
 8004d04:	607a      	str	r2, [r7, #4]
 8004d06:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d103      	bne.n	8004d16 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004d0e:	69bb      	ldr	r3, [r7, #24]
 8004d10:	69ba      	ldr	r2, [r7, #24]
 8004d12:	601a      	str	r2, [r3, #0]
 8004d14:	e002      	b.n	8004d1c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004d16:	69bb      	ldr	r3, [r7, #24]
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004d22:	69bb      	ldr	r3, [r7, #24]
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004d28:	2101      	movs	r1, #1
 8004d2a:	69b8      	ldr	r0, [r7, #24]
 8004d2c:	f7ff fefe 	bl	8004b2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	78fa      	ldrb	r2, [r7, #3]
 8004d34:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004d38:	bf00      	nop
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b08e      	sub	sp, #56	@ 0x38
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
 8004d4c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d10b      	bne.n	8004d74 <xQueueGenericSend+0x34>
	__asm volatile
 8004d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d60:	f383 8811 	msr	BASEPRI, r3
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	f3bf 8f4f 	dsb	sy
 8004d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004d6e:	bf00      	nop
 8004d70:	bf00      	nop
 8004d72:	e7fd      	b.n	8004d70 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d103      	bne.n	8004d82 <xQueueGenericSend+0x42>
 8004d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d101      	bne.n	8004d86 <xQueueGenericSend+0x46>
 8004d82:	2301      	movs	r3, #1
 8004d84:	e000      	b.n	8004d88 <xQueueGenericSend+0x48>
 8004d86:	2300      	movs	r3, #0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d10b      	bne.n	8004da4 <xQueueGenericSend+0x64>
	__asm volatile
 8004d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d90:	f383 8811 	msr	BASEPRI, r3
 8004d94:	f3bf 8f6f 	isb	sy
 8004d98:	f3bf 8f4f 	dsb	sy
 8004d9c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d9e:	bf00      	nop
 8004da0:	bf00      	nop
 8004da2:	e7fd      	b.n	8004da0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d103      	bne.n	8004db2 <xQueueGenericSend+0x72>
 8004daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d101      	bne.n	8004db6 <xQueueGenericSend+0x76>
 8004db2:	2301      	movs	r3, #1
 8004db4:	e000      	b.n	8004db8 <xQueueGenericSend+0x78>
 8004db6:	2300      	movs	r3, #0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10b      	bne.n	8004dd4 <xQueueGenericSend+0x94>
	__asm volatile
 8004dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc0:	f383 8811 	msr	BASEPRI, r3
 8004dc4:	f3bf 8f6f 	isb	sy
 8004dc8:	f3bf 8f4f 	dsb	sy
 8004dcc:	623b      	str	r3, [r7, #32]
}
 8004dce:	bf00      	nop
 8004dd0:	bf00      	nop
 8004dd2:	e7fd      	b.n	8004dd0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004dd4:	f001 fa40 	bl	8006258 <xTaskGetSchedulerState>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d102      	bne.n	8004de4 <xQueueGenericSend+0xa4>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d101      	bne.n	8004de8 <xQueueGenericSend+0xa8>
 8004de4:	2301      	movs	r3, #1
 8004de6:	e000      	b.n	8004dea <xQueueGenericSend+0xaa>
 8004de8:	2300      	movs	r3, #0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d10b      	bne.n	8004e06 <xQueueGenericSend+0xc6>
	__asm volatile
 8004dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df2:	f383 8811 	msr	BASEPRI, r3
 8004df6:	f3bf 8f6f 	isb	sy
 8004dfa:	f3bf 8f4f 	dsb	sy
 8004dfe:	61fb      	str	r3, [r7, #28]
}
 8004e00:	bf00      	nop
 8004e02:	bf00      	nop
 8004e04:	e7fd      	b.n	8004e02 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e06:	f001 ff51 	bl	8006cac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d302      	bcc.n	8004e1c <xQueueGenericSend+0xdc>
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d129      	bne.n	8004e70 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	68b9      	ldr	r1, [r7, #8]
 8004e20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e22:	f000 fa0f 	bl	8005244 <prvCopyDataToQueue>
 8004e26:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d010      	beq.n	8004e52 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e32:	3324      	adds	r3, #36	@ 0x24
 8004e34:	4618      	mov	r0, r3
 8004e36:	f001 f849 	bl	8005ecc <xTaskRemoveFromEventList>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d013      	beq.n	8004e68 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004e40:	4b3f      	ldr	r3, [pc, #252]	@ (8004f40 <xQueueGenericSend+0x200>)
 8004e42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e46:	601a      	str	r2, [r3, #0]
 8004e48:	f3bf 8f4f 	dsb	sy
 8004e4c:	f3bf 8f6f 	isb	sy
 8004e50:	e00a      	b.n	8004e68 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d007      	beq.n	8004e68 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004e58:	4b39      	ldr	r3, [pc, #228]	@ (8004f40 <xQueueGenericSend+0x200>)
 8004e5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e5e:	601a      	str	r2, [r3, #0]
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004e68:	f001 ff50 	bl	8006d0c <vPortExitCritical>
				return pdPASS;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e063      	b.n	8004f38 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d103      	bne.n	8004e7e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e76:	f001 ff49 	bl	8006d0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	e05c      	b.n	8004f38 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d106      	bne.n	8004e92 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e84:	f107 0314 	add.w	r3, r7, #20
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f001 f883 	bl	8005f94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e92:	f001 ff3b 	bl	8006d0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e96:	f000 fdef 	bl	8005a78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e9a:	f001 ff07 	bl	8006cac <vPortEnterCritical>
 8004e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ea4:	b25b      	sxtb	r3, r3
 8004ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eaa:	d103      	bne.n	8004eb4 <xQueueGenericSend+0x174>
 8004eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004eba:	b25b      	sxtb	r3, r3
 8004ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec0:	d103      	bne.n	8004eca <xQueueGenericSend+0x18a>
 8004ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004eca:	f001 ff1f 	bl	8006d0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ece:	1d3a      	adds	r2, r7, #4
 8004ed0:	f107 0314 	add.w	r3, r7, #20
 8004ed4:	4611      	mov	r1, r2
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f001 f872 	bl	8005fc0 <xTaskCheckForTimeOut>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d124      	bne.n	8004f2c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ee2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ee4:	f000 faa6 	bl	8005434 <prvIsQueueFull>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d018      	beq.n	8004f20 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef0:	3310      	adds	r3, #16
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	4611      	mov	r1, r2
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f000 ff96 	bl	8005e28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004efc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004efe:	f000 fa31 	bl	8005364 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004f02:	f000 fdc7 	bl	8005a94 <xTaskResumeAll>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f47f af7c 	bne.w	8004e06 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8004f40 <xQueueGenericSend+0x200>)
 8004f10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f14:	601a      	str	r2, [r3, #0]
 8004f16:	f3bf 8f4f 	dsb	sy
 8004f1a:	f3bf 8f6f 	isb	sy
 8004f1e:	e772      	b.n	8004e06 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004f20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f22:	f000 fa1f 	bl	8005364 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f26:	f000 fdb5 	bl	8005a94 <xTaskResumeAll>
 8004f2a:	e76c      	b.n	8004e06 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004f2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f2e:	f000 fa19 	bl	8005364 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f32:	f000 fdaf 	bl	8005a94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004f36:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3738      	adds	r7, #56	@ 0x38
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	e000ed04 	.word	0xe000ed04

08004f44 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b090      	sub	sp, #64	@ 0x40
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
 8004f50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d10b      	bne.n	8004f74 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f60:	f383 8811 	msr	BASEPRI, r3
 8004f64:	f3bf 8f6f 	isb	sy
 8004f68:	f3bf 8f4f 	dsb	sy
 8004f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004f6e:	bf00      	nop
 8004f70:	bf00      	nop
 8004f72:	e7fd      	b.n	8004f70 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d103      	bne.n	8004f82 <xQueueGenericSendFromISR+0x3e>
 8004f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d101      	bne.n	8004f86 <xQueueGenericSendFromISR+0x42>
 8004f82:	2301      	movs	r3, #1
 8004f84:	e000      	b.n	8004f88 <xQueueGenericSendFromISR+0x44>
 8004f86:	2300      	movs	r3, #0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d10b      	bne.n	8004fa4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f90:	f383 8811 	msr	BASEPRI, r3
 8004f94:	f3bf 8f6f 	isb	sy
 8004f98:	f3bf 8f4f 	dsb	sy
 8004f9c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f9e:	bf00      	nop
 8004fa0:	bf00      	nop
 8004fa2:	e7fd      	b.n	8004fa0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d103      	bne.n	8004fb2 <xQueueGenericSendFromISR+0x6e>
 8004faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d101      	bne.n	8004fb6 <xQueueGenericSendFromISR+0x72>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e000      	b.n	8004fb8 <xQueueGenericSendFromISR+0x74>
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10b      	bne.n	8004fd4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc0:	f383 8811 	msr	BASEPRI, r3
 8004fc4:	f3bf 8f6f 	isb	sy
 8004fc8:	f3bf 8f4f 	dsb	sy
 8004fcc:	623b      	str	r3, [r7, #32]
}
 8004fce:	bf00      	nop
 8004fd0:	bf00      	nop
 8004fd2:	e7fd      	b.n	8004fd0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004fd4:	f001 ff2c 	bl	8006e30 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004fd8:	f3ef 8211 	mrs	r2, BASEPRI
 8004fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe0:	f383 8811 	msr	BASEPRI, r3
 8004fe4:	f3bf 8f6f 	isb	sy
 8004fe8:	f3bf 8f4f 	dsb	sy
 8004fec:	61fa      	str	r2, [r7, #28]
 8004fee:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ff0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ff2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ff6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d302      	bcc.n	8005006 <xQueueGenericSendFromISR+0xc2>
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	2b02      	cmp	r3, #2
 8005004:	d12f      	bne.n	8005066 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005008:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800500c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005014:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	68b9      	ldr	r1, [r7, #8]
 800501a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800501c:	f000 f912 	bl	8005244 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005020:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005028:	d112      	bne.n	8005050 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800502a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502e:	2b00      	cmp	r3, #0
 8005030:	d016      	beq.n	8005060 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005034:	3324      	adds	r3, #36	@ 0x24
 8005036:	4618      	mov	r0, r3
 8005038:	f000 ff48 	bl	8005ecc <xTaskRemoveFromEventList>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00e      	beq.n	8005060 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00b      	beq.n	8005060 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	601a      	str	r2, [r3, #0]
 800504e:	e007      	b.n	8005060 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005050:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005054:	3301      	adds	r3, #1
 8005056:	b2db      	uxtb	r3, r3
 8005058:	b25a      	sxtb	r2, r3
 800505a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005060:	2301      	movs	r3, #1
 8005062:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005064:	e001      	b.n	800506a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005066:	2300      	movs	r3, #0
 8005068:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800506a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800506c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005074:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005078:	4618      	mov	r0, r3
 800507a:	3740      	adds	r7, #64	@ 0x40
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b08c      	sub	sp, #48	@ 0x30
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800508c:	2300      	movs	r3, #0
 800508e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10b      	bne.n	80050b2 <xQueueReceive+0x32>
	__asm volatile
 800509a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800509e:	f383 8811 	msr	BASEPRI, r3
 80050a2:	f3bf 8f6f 	isb	sy
 80050a6:	f3bf 8f4f 	dsb	sy
 80050aa:	623b      	str	r3, [r7, #32]
}
 80050ac:	bf00      	nop
 80050ae:	bf00      	nop
 80050b0:	e7fd      	b.n	80050ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d103      	bne.n	80050c0 <xQueueReceive+0x40>
 80050b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <xQueueReceive+0x44>
 80050c0:	2301      	movs	r3, #1
 80050c2:	e000      	b.n	80050c6 <xQueueReceive+0x46>
 80050c4:	2300      	movs	r3, #0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d10b      	bne.n	80050e2 <xQueueReceive+0x62>
	__asm volatile
 80050ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ce:	f383 8811 	msr	BASEPRI, r3
 80050d2:	f3bf 8f6f 	isb	sy
 80050d6:	f3bf 8f4f 	dsb	sy
 80050da:	61fb      	str	r3, [r7, #28]
}
 80050dc:	bf00      	nop
 80050de:	bf00      	nop
 80050e0:	e7fd      	b.n	80050de <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80050e2:	f001 f8b9 	bl	8006258 <xTaskGetSchedulerState>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d102      	bne.n	80050f2 <xQueueReceive+0x72>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <xQueueReceive+0x76>
 80050f2:	2301      	movs	r3, #1
 80050f4:	e000      	b.n	80050f8 <xQueueReceive+0x78>
 80050f6:	2300      	movs	r3, #0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10b      	bne.n	8005114 <xQueueReceive+0x94>
	__asm volatile
 80050fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005100:	f383 8811 	msr	BASEPRI, r3
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	f3bf 8f4f 	dsb	sy
 800510c:	61bb      	str	r3, [r7, #24]
}
 800510e:	bf00      	nop
 8005110:	bf00      	nop
 8005112:	e7fd      	b.n	8005110 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005114:	f001 fdca 	bl	8006cac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800511e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005120:	2b00      	cmp	r3, #0
 8005122:	d01f      	beq.n	8005164 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005124:	68b9      	ldr	r1, [r7, #8]
 8005126:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005128:	f000 f8f6 	bl	8005318 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800512c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800512e:	1e5a      	subs	r2, r3, #1
 8005130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005132:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00f      	beq.n	800515c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800513c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800513e:	3310      	adds	r3, #16
 8005140:	4618      	mov	r0, r3
 8005142:	f000 fec3 	bl	8005ecc <xTaskRemoveFromEventList>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d007      	beq.n	800515c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800514c:	4b3c      	ldr	r3, [pc, #240]	@ (8005240 <xQueueReceive+0x1c0>)
 800514e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005152:	601a      	str	r2, [r3, #0]
 8005154:	f3bf 8f4f 	dsb	sy
 8005158:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800515c:	f001 fdd6 	bl	8006d0c <vPortExitCritical>
				return pdPASS;
 8005160:	2301      	movs	r3, #1
 8005162:	e069      	b.n	8005238 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d103      	bne.n	8005172 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800516a:	f001 fdcf 	bl	8006d0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800516e:	2300      	movs	r3, #0
 8005170:	e062      	b.n	8005238 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005174:	2b00      	cmp	r3, #0
 8005176:	d106      	bne.n	8005186 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005178:	f107 0310 	add.w	r3, r7, #16
 800517c:	4618      	mov	r0, r3
 800517e:	f000 ff09 	bl	8005f94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005182:	2301      	movs	r3, #1
 8005184:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005186:	f001 fdc1 	bl	8006d0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800518a:	f000 fc75 	bl	8005a78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800518e:	f001 fd8d 	bl	8006cac <vPortEnterCritical>
 8005192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005194:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005198:	b25b      	sxtb	r3, r3
 800519a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800519e:	d103      	bne.n	80051a8 <xQueueReceive+0x128>
 80051a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051a2:	2200      	movs	r2, #0
 80051a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051ae:	b25b      	sxtb	r3, r3
 80051b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b4:	d103      	bne.n	80051be <xQueueReceive+0x13e>
 80051b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051be:	f001 fda5 	bl	8006d0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80051c2:	1d3a      	adds	r2, r7, #4
 80051c4:	f107 0310 	add.w	r3, r7, #16
 80051c8:	4611      	mov	r1, r2
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 fef8 	bl	8005fc0 <xTaskCheckForTimeOut>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d123      	bne.n	800521e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80051d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051d8:	f000 f916 	bl	8005408 <prvIsQueueEmpty>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d017      	beq.n	8005212 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80051e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e4:	3324      	adds	r3, #36	@ 0x24
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	4611      	mov	r1, r2
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 fe1c 	bl	8005e28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80051f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051f2:	f000 f8b7 	bl	8005364 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80051f6:	f000 fc4d 	bl	8005a94 <xTaskResumeAll>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d189      	bne.n	8005114 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005200:	4b0f      	ldr	r3, [pc, #60]	@ (8005240 <xQueueReceive+0x1c0>)
 8005202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005206:	601a      	str	r2, [r3, #0]
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	f3bf 8f6f 	isb	sy
 8005210:	e780      	b.n	8005114 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005212:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005214:	f000 f8a6 	bl	8005364 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005218:	f000 fc3c 	bl	8005a94 <xTaskResumeAll>
 800521c:	e77a      	b.n	8005114 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800521e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005220:	f000 f8a0 	bl	8005364 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005224:	f000 fc36 	bl	8005a94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005228:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800522a:	f000 f8ed 	bl	8005408 <prvIsQueueEmpty>
 800522e:	4603      	mov	r3, r0
 8005230:	2b00      	cmp	r3, #0
 8005232:	f43f af6f 	beq.w	8005114 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005236:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005238:	4618      	mov	r0, r3
 800523a:	3730      	adds	r7, #48	@ 0x30
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	e000ed04 	.word	0xe000ed04

08005244 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005250:	2300      	movs	r3, #0
 8005252:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005258:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800525e:	2b00      	cmp	r3, #0
 8005260:	d10d      	bne.n	800527e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d14d      	bne.n	8005306 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	4618      	mov	r0, r3
 8005270:	f001 f810 	bl	8006294 <xTaskPriorityDisinherit>
 8005274:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	609a      	str	r2, [r3, #8]
 800527c:	e043      	b.n	8005306 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d119      	bne.n	80052b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6858      	ldr	r0, [r3, #4]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528c:	461a      	mov	r2, r3
 800528e:	68b9      	ldr	r1, [r7, #8]
 8005290:	f002 f886 	bl	80073a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800529c:	441a      	add	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d32b      	bcc.n	8005306 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	605a      	str	r2, [r3, #4]
 80052b6:	e026      	b.n	8005306 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	68d8      	ldr	r0, [r3, #12]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c0:	461a      	mov	r2, r3
 80052c2:	68b9      	ldr	r1, [r7, #8]
 80052c4:	f002 f86c 	bl	80073a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	68da      	ldr	r2, [r3, #12]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d0:	425b      	negs	r3, r3
 80052d2:	441a      	add	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	68da      	ldr	r2, [r3, #12]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d207      	bcs.n	80052f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ec:	425b      	negs	r3, r3
 80052ee:	441a      	add	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d105      	bne.n	8005306 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d002      	beq.n	8005306 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	3b01      	subs	r3, #1
 8005304:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	1c5a      	adds	r2, r3, #1
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800530e:	697b      	ldr	r3, [r7, #20]
}
 8005310:	4618      	mov	r0, r3
 8005312:	3718      	adds	r7, #24
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005326:	2b00      	cmp	r3, #0
 8005328:	d018      	beq.n	800535c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	68da      	ldr	r2, [r3, #12]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005332:	441a      	add	r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	68da      	ldr	r2, [r3, #12]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	429a      	cmp	r2, r3
 8005342:	d303      	bcc.n	800534c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68d9      	ldr	r1, [r3, #12]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005354:	461a      	mov	r2, r3
 8005356:	6838      	ldr	r0, [r7, #0]
 8005358:	f002 f822 	bl	80073a0 <memcpy>
	}
}
 800535c:	bf00      	nop
 800535e:	3708      	adds	r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800536c:	f001 fc9e 	bl	8006cac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005376:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005378:	e011      	b.n	800539e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537e:	2b00      	cmp	r3, #0
 8005380:	d012      	beq.n	80053a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	3324      	adds	r3, #36	@ 0x24
 8005386:	4618      	mov	r0, r3
 8005388:	f000 fda0 	bl	8005ecc <xTaskRemoveFromEventList>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d001      	beq.n	8005396 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005392:	f000 fe79 	bl	8006088 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005396:	7bfb      	ldrb	r3, [r7, #15]
 8005398:	3b01      	subs	r3, #1
 800539a:	b2db      	uxtb	r3, r3
 800539c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800539e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	dce9      	bgt.n	800537a <prvUnlockQueue+0x16>
 80053a6:	e000      	b.n	80053aa <prvUnlockQueue+0x46>
					break;
 80053a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	22ff      	movs	r2, #255	@ 0xff
 80053ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80053b2:	f001 fcab 	bl	8006d0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80053b6:	f001 fc79 	bl	8006cac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80053c2:	e011      	b.n	80053e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d012      	beq.n	80053f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	3310      	adds	r3, #16
 80053d0:	4618      	mov	r0, r3
 80053d2:	f000 fd7b 	bl	8005ecc <xTaskRemoveFromEventList>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d001      	beq.n	80053e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80053dc:	f000 fe54 	bl	8006088 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80053e0:	7bbb      	ldrb	r3, [r7, #14]
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80053e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	dce9      	bgt.n	80053c4 <prvUnlockQueue+0x60>
 80053f0:	e000      	b.n	80053f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80053f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	22ff      	movs	r2, #255	@ 0xff
 80053f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80053fc:	f001 fc86 	bl	8006d0c <vPortExitCritical>
}
 8005400:	bf00      	nop
 8005402:	3710      	adds	r7, #16
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005410:	f001 fc4c 	bl	8006cac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005418:	2b00      	cmp	r3, #0
 800541a:	d102      	bne.n	8005422 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800541c:	2301      	movs	r3, #1
 800541e:	60fb      	str	r3, [r7, #12]
 8005420:	e001      	b.n	8005426 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005422:	2300      	movs	r3, #0
 8005424:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005426:	f001 fc71 	bl	8006d0c <vPortExitCritical>

	return xReturn;
 800542a:	68fb      	ldr	r3, [r7, #12]
}
 800542c:	4618      	mov	r0, r3
 800542e:	3710      	adds	r7, #16
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800543c:	f001 fc36 	bl	8006cac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005448:	429a      	cmp	r2, r3
 800544a:	d102      	bne.n	8005452 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800544c:	2301      	movs	r3, #1
 800544e:	60fb      	str	r3, [r7, #12]
 8005450:	e001      	b.n	8005456 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005452:	2300      	movs	r3, #0
 8005454:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005456:	f001 fc59 	bl	8006d0c <vPortExitCritical>

	return xReturn;
 800545a:	68fb      	ldr	r3, [r7, #12]
}
 800545c:	4618      	mov	r0, r3
 800545e:	3710      	adds	r7, #16
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800546e:	2300      	movs	r3, #0
 8005470:	60fb      	str	r3, [r7, #12]
 8005472:	e014      	b.n	800549e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005474:	4a0e      	ldr	r2, [pc, #56]	@ (80054b0 <vQueueAddToRegistry+0x4c>)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10b      	bne.n	8005498 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005480:	490b      	ldr	r1, [pc, #44]	@ (80054b0 <vQueueAddToRegistry+0x4c>)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	683a      	ldr	r2, [r7, #0]
 8005486:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800548a:	4a09      	ldr	r2, [pc, #36]	@ (80054b0 <vQueueAddToRegistry+0x4c>)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	00db      	lsls	r3, r3, #3
 8005490:	4413      	add	r3, r2
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005496:	e006      	b.n	80054a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	3301      	adds	r3, #1
 800549c:	60fb      	str	r3, [r7, #12]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2b07      	cmp	r3, #7
 80054a2:	d9e7      	bls.n	8005474 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80054a4:	bf00      	nop
 80054a6:	bf00      	nop
 80054a8:	3714      	adds	r7, #20
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bc80      	pop	{r7}
 80054ae:	4770      	bx	lr
 80054b0:	20000cac 	.word	0x20000cac

080054b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b086      	sub	sp, #24
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80054c4:	f001 fbf2 	bl	8006cac <vPortEnterCritical>
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80054ce:	b25b      	sxtb	r3, r3
 80054d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d4:	d103      	bne.n	80054de <vQueueWaitForMessageRestricted+0x2a>
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054e4:	b25b      	sxtb	r3, r3
 80054e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ea:	d103      	bne.n	80054f4 <vQueueWaitForMessageRestricted+0x40>
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054f4:	f001 fc0a 	bl	8006d0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d106      	bne.n	800550e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	3324      	adds	r3, #36	@ 0x24
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	68b9      	ldr	r1, [r7, #8]
 8005508:	4618      	mov	r0, r3
 800550a:	f000 fcb3 	bl	8005e74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800550e:	6978      	ldr	r0, [r7, #20]
 8005510:	f7ff ff28 	bl	8005364 <prvUnlockQueue>
	}
 8005514:	bf00      	nop
 8005516:	3718      	adds	r7, #24
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800551c:	b580      	push	{r7, lr}
 800551e:	b08e      	sub	sp, #56	@ 0x38
 8005520:	af04      	add	r7, sp, #16
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	607a      	str	r2, [r7, #4]
 8005528:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800552a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10b      	bne.n	8005548 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005534:	f383 8811 	msr	BASEPRI, r3
 8005538:	f3bf 8f6f 	isb	sy
 800553c:	f3bf 8f4f 	dsb	sy
 8005540:	623b      	str	r3, [r7, #32]
}
 8005542:	bf00      	nop
 8005544:	bf00      	nop
 8005546:	e7fd      	b.n	8005544 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800554a:	2b00      	cmp	r3, #0
 800554c:	d10b      	bne.n	8005566 <xTaskCreateStatic+0x4a>
	__asm volatile
 800554e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005552:	f383 8811 	msr	BASEPRI, r3
 8005556:	f3bf 8f6f 	isb	sy
 800555a:	f3bf 8f4f 	dsb	sy
 800555e:	61fb      	str	r3, [r7, #28]
}
 8005560:	bf00      	nop
 8005562:	bf00      	nop
 8005564:	e7fd      	b.n	8005562 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005566:	23a8      	movs	r3, #168	@ 0xa8
 8005568:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	2ba8      	cmp	r3, #168	@ 0xa8
 800556e:	d00b      	beq.n	8005588 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005574:	f383 8811 	msr	BASEPRI, r3
 8005578:	f3bf 8f6f 	isb	sy
 800557c:	f3bf 8f4f 	dsb	sy
 8005580:	61bb      	str	r3, [r7, #24]
}
 8005582:	bf00      	nop
 8005584:	bf00      	nop
 8005586:	e7fd      	b.n	8005584 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005588:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800558a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800558c:	2b00      	cmp	r3, #0
 800558e:	d01e      	beq.n	80055ce <xTaskCreateStatic+0xb2>
 8005590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005592:	2b00      	cmp	r3, #0
 8005594:	d01b      	beq.n	80055ce <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005598:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800559a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800559e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80055a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a2:	2202      	movs	r2, #2
 80055a4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80055a8:	2300      	movs	r3, #0
 80055aa:	9303      	str	r3, [sp, #12]
 80055ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ae:	9302      	str	r3, [sp, #8]
 80055b0:	f107 0314 	add.w	r3, r7, #20
 80055b4:	9301      	str	r3, [sp, #4]
 80055b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	68b9      	ldr	r1, [r7, #8]
 80055c0:	68f8      	ldr	r0, [r7, #12]
 80055c2:	f000 f851 	bl	8005668 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80055c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80055c8:	f000 f8f6 	bl	80057b8 <prvAddNewTaskToReadyList>
 80055cc:	e001      	b.n	80055d2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80055ce:	2300      	movs	r3, #0
 80055d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80055d2:	697b      	ldr	r3, [r7, #20]
	}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3728      	adds	r7, #40	@ 0x28
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b08c      	sub	sp, #48	@ 0x30
 80055e0:	af04      	add	r7, sp, #16
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	603b      	str	r3, [r7, #0]
 80055e8:	4613      	mov	r3, r2
 80055ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80055ec:	88fb      	ldrh	r3, [r7, #6]
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	4618      	mov	r0, r3
 80055f2:	f001 fc5d 	bl	8006eb0 <pvPortMalloc>
 80055f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00e      	beq.n	800561c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80055fe:	20a8      	movs	r0, #168	@ 0xa8
 8005600:	f001 fc56 	bl	8006eb0 <pvPortMalloc>
 8005604:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d003      	beq.n	8005614 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	631a      	str	r2, [r3, #48]	@ 0x30
 8005612:	e005      	b.n	8005620 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005614:	6978      	ldr	r0, [r7, #20]
 8005616:	f001 fd19 	bl	800704c <vPortFree>
 800561a:	e001      	b.n	8005620 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800561c:	2300      	movs	r3, #0
 800561e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d017      	beq.n	8005656 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005626:	69fb      	ldr	r3, [r7, #28]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800562e:	88fa      	ldrh	r2, [r7, #6]
 8005630:	2300      	movs	r3, #0
 8005632:	9303      	str	r3, [sp, #12]
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	9302      	str	r3, [sp, #8]
 8005638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800563a:	9301      	str	r3, [sp, #4]
 800563c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563e:	9300      	str	r3, [sp, #0]
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	68b9      	ldr	r1, [r7, #8]
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 f80f 	bl	8005668 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800564a:	69f8      	ldr	r0, [r7, #28]
 800564c:	f000 f8b4 	bl	80057b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005650:	2301      	movs	r3, #1
 8005652:	61bb      	str	r3, [r7, #24]
 8005654:	e002      	b.n	800565c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005656:	f04f 33ff 	mov.w	r3, #4294967295
 800565a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800565c:	69bb      	ldr	r3, [r7, #24]
	}
 800565e:	4618      	mov	r0, r3
 8005660:	3720      	adds	r7, #32
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
	...

08005668 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b088      	sub	sp, #32
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
 8005674:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005678:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	461a      	mov	r2, r3
 8005680:	21a5      	movs	r1, #165	@ 0xa5
 8005682:	f001 fe01 	bl	8007288 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005688:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005690:	3b01      	subs	r3, #1
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	4413      	add	r3, r2
 8005696:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	f023 0307 	bic.w	r3, r3, #7
 800569e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	f003 0307 	and.w	r3, r3, #7
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00b      	beq.n	80056c2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80056aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ae:	f383 8811 	msr	BASEPRI, r3
 80056b2:	f3bf 8f6f 	isb	sy
 80056b6:	f3bf 8f4f 	dsb	sy
 80056ba:	617b      	str	r3, [r7, #20]
}
 80056bc:	bf00      	nop
 80056be:	bf00      	nop
 80056c0:	e7fd      	b.n	80056be <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d01f      	beq.n	8005708 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80056c8:	2300      	movs	r3, #0
 80056ca:	61fb      	str	r3, [r7, #28]
 80056cc:	e012      	b.n	80056f4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80056ce:	68ba      	ldr	r2, [r7, #8]
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	4413      	add	r3, r2
 80056d4:	7819      	ldrb	r1, [r3, #0]
 80056d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	4413      	add	r3, r2
 80056dc:	3334      	adds	r3, #52	@ 0x34
 80056de:	460a      	mov	r2, r1
 80056e0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	4413      	add	r3, r2
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d006      	beq.n	80056fc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	3301      	adds	r3, #1
 80056f2:	61fb      	str	r3, [r7, #28]
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	2b0f      	cmp	r3, #15
 80056f8:	d9e9      	bls.n	80056ce <prvInitialiseNewTask+0x66>
 80056fa:	e000      	b.n	80056fe <prvInitialiseNewTask+0x96>
			{
				break;
 80056fc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80056fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005700:	2200      	movs	r2, #0
 8005702:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005706:	e003      	b.n	8005710 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570a:	2200      	movs	r2, #0
 800570c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005712:	2b37      	cmp	r3, #55	@ 0x37
 8005714:	d901      	bls.n	800571a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005716:	2337      	movs	r3, #55	@ 0x37
 8005718:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800571a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800571c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800571e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005722:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005724:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005728:	2200      	movs	r2, #0
 800572a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800572c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572e:	3304      	adds	r3, #4
 8005730:	4618      	mov	r0, r3
 8005732:	f7ff f96a 	bl	8004a0a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005738:	3318      	adds	r3, #24
 800573a:	4618      	mov	r0, r3
 800573c:	f7ff f965 	bl	8004a0a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005744:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005748:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800574c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005754:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005758:	2200      	movs	r2, #0
 800575a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800575e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005760:	2200      	movs	r2, #0
 8005762:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005768:	3354      	adds	r3, #84	@ 0x54
 800576a:	224c      	movs	r2, #76	@ 0x4c
 800576c:	2100      	movs	r1, #0
 800576e:	4618      	mov	r0, r3
 8005770:	f001 fd8a 	bl	8007288 <memset>
 8005774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005776:	4a0d      	ldr	r2, [pc, #52]	@ (80057ac <prvInitialiseNewTask+0x144>)
 8005778:	659a      	str	r2, [r3, #88]	@ 0x58
 800577a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800577c:	4a0c      	ldr	r2, [pc, #48]	@ (80057b0 <prvInitialiseNewTask+0x148>)
 800577e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005782:	4a0c      	ldr	r2, [pc, #48]	@ (80057b4 <prvInitialiseNewTask+0x14c>)
 8005784:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005786:	683a      	ldr	r2, [r7, #0]
 8005788:	68f9      	ldr	r1, [r7, #12]
 800578a:	69b8      	ldr	r0, [r7, #24]
 800578c:	f001 f99e 	bl	8006acc <pxPortInitialiseStack>
 8005790:	4602      	mov	r2, r0
 8005792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005794:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005798:	2b00      	cmp	r3, #0
 800579a:	d002      	beq.n	80057a2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800579c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800579e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057a2:	bf00      	nop
 80057a4:	3720      	adds	r7, #32
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	20001f40 	.word	0x20001f40
 80057b0:	20001fa8 	.word	0x20001fa8
 80057b4:	20002010 	.word	0x20002010

080057b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80057c0:	f001 fa74 	bl	8006cac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80057c4:	4b2d      	ldr	r3, [pc, #180]	@ (800587c <prvAddNewTaskToReadyList+0xc4>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	3301      	adds	r3, #1
 80057ca:	4a2c      	ldr	r2, [pc, #176]	@ (800587c <prvAddNewTaskToReadyList+0xc4>)
 80057cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80057ce:	4b2c      	ldr	r3, [pc, #176]	@ (8005880 <prvAddNewTaskToReadyList+0xc8>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d109      	bne.n	80057ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80057d6:	4a2a      	ldr	r2, [pc, #168]	@ (8005880 <prvAddNewTaskToReadyList+0xc8>)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80057dc:	4b27      	ldr	r3, [pc, #156]	@ (800587c <prvAddNewTaskToReadyList+0xc4>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d110      	bne.n	8005806 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80057e4:	f000 fc74 	bl	80060d0 <prvInitialiseTaskLists>
 80057e8:	e00d      	b.n	8005806 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80057ea:	4b26      	ldr	r3, [pc, #152]	@ (8005884 <prvAddNewTaskToReadyList+0xcc>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d109      	bne.n	8005806 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80057f2:	4b23      	ldr	r3, [pc, #140]	@ (8005880 <prvAddNewTaskToReadyList+0xc8>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d802      	bhi.n	8005806 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005800:	4a1f      	ldr	r2, [pc, #124]	@ (8005880 <prvAddNewTaskToReadyList+0xc8>)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005806:	4b20      	ldr	r3, [pc, #128]	@ (8005888 <prvAddNewTaskToReadyList+0xd0>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	3301      	adds	r3, #1
 800580c:	4a1e      	ldr	r2, [pc, #120]	@ (8005888 <prvAddNewTaskToReadyList+0xd0>)
 800580e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005810:	4b1d      	ldr	r3, [pc, #116]	@ (8005888 <prvAddNewTaskToReadyList+0xd0>)
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800581c:	4b1b      	ldr	r3, [pc, #108]	@ (800588c <prvAddNewTaskToReadyList+0xd4>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	429a      	cmp	r2, r3
 8005822:	d903      	bls.n	800582c <prvAddNewTaskToReadyList+0x74>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005828:	4a18      	ldr	r2, [pc, #96]	@ (800588c <prvAddNewTaskToReadyList+0xd4>)
 800582a:	6013      	str	r3, [r2, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005830:	4613      	mov	r3, r2
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	4413      	add	r3, r2
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	4a15      	ldr	r2, [pc, #84]	@ (8005890 <prvAddNewTaskToReadyList+0xd8>)
 800583a:	441a      	add	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3304      	adds	r3, #4
 8005840:	4619      	mov	r1, r3
 8005842:	4610      	mov	r0, r2
 8005844:	f7ff f8ed 	bl	8004a22 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005848:	f001 fa60 	bl	8006d0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800584c:	4b0d      	ldr	r3, [pc, #52]	@ (8005884 <prvAddNewTaskToReadyList+0xcc>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00e      	beq.n	8005872 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005854:	4b0a      	ldr	r3, [pc, #40]	@ (8005880 <prvAddNewTaskToReadyList+0xc8>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800585e:	429a      	cmp	r2, r3
 8005860:	d207      	bcs.n	8005872 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005862:	4b0c      	ldr	r3, [pc, #48]	@ (8005894 <prvAddNewTaskToReadyList+0xdc>)
 8005864:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005868:	601a      	str	r2, [r3, #0]
 800586a:	f3bf 8f4f 	dsb	sy
 800586e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005872:	bf00      	nop
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	200011c0 	.word	0x200011c0
 8005880:	20000cec 	.word	0x20000cec
 8005884:	200011cc 	.word	0x200011cc
 8005888:	200011dc 	.word	0x200011dc
 800588c:	200011c8 	.word	0x200011c8
 8005890:	20000cf0 	.word	0x20000cf0
 8005894:	e000ed04 	.word	0xe000ed04

08005898 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005898:	b580      	push	{r7, lr}
 800589a:	b08a      	sub	sp, #40	@ 0x28
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80058a2:	2300      	movs	r3, #0
 80058a4:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d10b      	bne.n	80058c4 <vTaskDelayUntil+0x2c>
	__asm volatile
 80058ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b0:	f383 8811 	msr	BASEPRI, r3
 80058b4:	f3bf 8f6f 	isb	sy
 80058b8:	f3bf 8f4f 	dsb	sy
 80058bc:	617b      	str	r3, [r7, #20]
}
 80058be:	bf00      	nop
 80058c0:	bf00      	nop
 80058c2:	e7fd      	b.n	80058c0 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10b      	bne.n	80058e2 <vTaskDelayUntil+0x4a>
	__asm volatile
 80058ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	613b      	str	r3, [r7, #16]
}
 80058dc:	bf00      	nop
 80058de:	bf00      	nop
 80058e0:	e7fd      	b.n	80058de <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80058e2:	4b2a      	ldr	r3, [pc, #168]	@ (800598c <vTaskDelayUntil+0xf4>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00b      	beq.n	8005902 <vTaskDelayUntil+0x6a>
	__asm volatile
 80058ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ee:	f383 8811 	msr	BASEPRI, r3
 80058f2:	f3bf 8f6f 	isb	sy
 80058f6:	f3bf 8f4f 	dsb	sy
 80058fa:	60fb      	str	r3, [r7, #12]
}
 80058fc:	bf00      	nop
 80058fe:	bf00      	nop
 8005900:	e7fd      	b.n	80058fe <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8005902:	f000 f8b9 	bl	8005a78 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8005906:	4b22      	ldr	r3, [pc, #136]	@ (8005990 <vTaskDelayUntil+0xf8>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	683a      	ldr	r2, [r7, #0]
 8005912:	4413      	add	r3, r2
 8005914:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6a3a      	ldr	r2, [r7, #32]
 800591c:	429a      	cmp	r2, r3
 800591e:	d20b      	bcs.n	8005938 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	69fa      	ldr	r2, [r7, #28]
 8005926:	429a      	cmp	r2, r3
 8005928:	d211      	bcs.n	800594e <vTaskDelayUntil+0xb6>
 800592a:	69fa      	ldr	r2, [r7, #28]
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	429a      	cmp	r2, r3
 8005930:	d90d      	bls.n	800594e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8005932:	2301      	movs	r3, #1
 8005934:	627b      	str	r3, [r7, #36]	@ 0x24
 8005936:	e00a      	b.n	800594e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	69fa      	ldr	r2, [r7, #28]
 800593e:	429a      	cmp	r2, r3
 8005940:	d303      	bcc.n	800594a <vTaskDelayUntil+0xb2>
 8005942:	69fa      	ldr	r2, [r7, #28]
 8005944:	6a3b      	ldr	r3, [r7, #32]
 8005946:	429a      	cmp	r2, r3
 8005948:	d901      	bls.n	800594e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800594a:	2301      	movs	r3, #1
 800594c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	69fa      	ldr	r2, [r7, #28]
 8005952:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8005954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005956:	2b00      	cmp	r3, #0
 8005958:	d006      	beq.n	8005968 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800595a:	69fa      	ldr	r2, [r7, #28]
 800595c:	6a3b      	ldr	r3, [r7, #32]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	2100      	movs	r1, #0
 8005962:	4618      	mov	r0, r3
 8005964:	f000 fd06 	bl	8006374 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8005968:	f000 f894 	bl	8005a94 <xTaskResumeAll>
 800596c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d107      	bne.n	8005984 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8005974:	4b07      	ldr	r3, [pc, #28]	@ (8005994 <vTaskDelayUntil+0xfc>)
 8005976:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800597a:	601a      	str	r2, [r3, #0]
 800597c:	f3bf 8f4f 	dsb	sy
 8005980:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005984:	bf00      	nop
 8005986:	3728      	adds	r7, #40	@ 0x28
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	200011e8 	.word	0x200011e8
 8005990:	200011c4 	.word	0x200011c4
 8005994:	e000ed04 	.word	0xe000ed04

08005998 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b08a      	sub	sp, #40	@ 0x28
 800599c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800599e:	2300      	movs	r3, #0
 80059a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80059a2:	2300      	movs	r3, #0
 80059a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80059a6:	463a      	mov	r2, r7
 80059a8:	1d39      	adds	r1, r7, #4
 80059aa:	f107 0308 	add.w	r3, r7, #8
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7fe ffda 	bl	8004968 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80059b4:	6839      	ldr	r1, [r7, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	9202      	str	r2, [sp, #8]
 80059bc:	9301      	str	r3, [sp, #4]
 80059be:	2300      	movs	r3, #0
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	2300      	movs	r3, #0
 80059c4:	460a      	mov	r2, r1
 80059c6:	4924      	ldr	r1, [pc, #144]	@ (8005a58 <vTaskStartScheduler+0xc0>)
 80059c8:	4824      	ldr	r0, [pc, #144]	@ (8005a5c <vTaskStartScheduler+0xc4>)
 80059ca:	f7ff fda7 	bl	800551c <xTaskCreateStatic>
 80059ce:	4603      	mov	r3, r0
 80059d0:	4a23      	ldr	r2, [pc, #140]	@ (8005a60 <vTaskStartScheduler+0xc8>)
 80059d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80059d4:	4b22      	ldr	r3, [pc, #136]	@ (8005a60 <vTaskStartScheduler+0xc8>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d002      	beq.n	80059e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80059dc:	2301      	movs	r3, #1
 80059de:	617b      	str	r3, [r7, #20]
 80059e0:	e001      	b.n	80059e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80059e2:	2300      	movs	r3, #0
 80059e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d102      	bne.n	80059f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80059ec:	f000 fd16 	bl	800641c <xTimerCreateTimerTask>
 80059f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d11b      	bne.n	8005a30 <vTaskStartScheduler+0x98>
	__asm volatile
 80059f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059fc:	f383 8811 	msr	BASEPRI, r3
 8005a00:	f3bf 8f6f 	isb	sy
 8005a04:	f3bf 8f4f 	dsb	sy
 8005a08:	613b      	str	r3, [r7, #16]
}
 8005a0a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005a0c:	4b15      	ldr	r3, [pc, #84]	@ (8005a64 <vTaskStartScheduler+0xcc>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	3354      	adds	r3, #84	@ 0x54
 8005a12:	4a15      	ldr	r2, [pc, #84]	@ (8005a68 <vTaskStartScheduler+0xd0>)
 8005a14:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005a16:	4b15      	ldr	r3, [pc, #84]	@ (8005a6c <vTaskStartScheduler+0xd4>)
 8005a18:	f04f 32ff 	mov.w	r2, #4294967295
 8005a1c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005a1e:	4b14      	ldr	r3, [pc, #80]	@ (8005a70 <vTaskStartScheduler+0xd8>)
 8005a20:	2201      	movs	r2, #1
 8005a22:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005a24:	4b13      	ldr	r3, [pc, #76]	@ (8005a74 <vTaskStartScheduler+0xdc>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005a2a:	f001 f8cd 	bl	8006bc8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005a2e:	e00f      	b.n	8005a50 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a36:	d10b      	bne.n	8005a50 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a3c:	f383 8811 	msr	BASEPRI, r3
 8005a40:	f3bf 8f6f 	isb	sy
 8005a44:	f3bf 8f4f 	dsb	sy
 8005a48:	60fb      	str	r3, [r7, #12]
}
 8005a4a:	bf00      	nop
 8005a4c:	bf00      	nop
 8005a4e:	e7fd      	b.n	8005a4c <vTaskStartScheduler+0xb4>
}
 8005a50:	bf00      	nop
 8005a52:	3718      	adds	r7, #24
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	08007494 	.word	0x08007494
 8005a5c:	080060a1 	.word	0x080060a1
 8005a60:	200011e4 	.word	0x200011e4
 8005a64:	20000cec 	.word	0x20000cec
 8005a68:	20000014 	.word	0x20000014
 8005a6c:	200011e0 	.word	0x200011e0
 8005a70:	200011cc 	.word	0x200011cc
 8005a74:	200011c4 	.word	0x200011c4

08005a78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005a78:	b480      	push	{r7}
 8005a7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005a7c:	4b04      	ldr	r3, [pc, #16]	@ (8005a90 <vTaskSuspendAll+0x18>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	3301      	adds	r3, #1
 8005a82:	4a03      	ldr	r2, [pc, #12]	@ (8005a90 <vTaskSuspendAll+0x18>)
 8005a84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005a86:	bf00      	nop
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bc80      	pop	{r7}
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	200011e8 	.word	0x200011e8

08005a94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005aa2:	4b42      	ldr	r3, [pc, #264]	@ (8005bac <xTaskResumeAll+0x118>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10b      	bne.n	8005ac2 <xTaskResumeAll+0x2e>
	__asm volatile
 8005aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aae:	f383 8811 	msr	BASEPRI, r3
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	603b      	str	r3, [r7, #0]
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	e7fd      	b.n	8005abe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005ac2:	f001 f8f3 	bl	8006cac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005ac6:	4b39      	ldr	r3, [pc, #228]	@ (8005bac <xTaskResumeAll+0x118>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3b01      	subs	r3, #1
 8005acc:	4a37      	ldr	r2, [pc, #220]	@ (8005bac <xTaskResumeAll+0x118>)
 8005ace:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ad0:	4b36      	ldr	r3, [pc, #216]	@ (8005bac <xTaskResumeAll+0x118>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d162      	bne.n	8005b9e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005ad8:	4b35      	ldr	r3, [pc, #212]	@ (8005bb0 <xTaskResumeAll+0x11c>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d05e      	beq.n	8005b9e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ae0:	e02f      	b.n	8005b42 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ae2:	4b34      	ldr	r3, [pc, #208]	@ (8005bb4 <xTaskResumeAll+0x120>)
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	3318      	adds	r3, #24
 8005aee:	4618      	mov	r0, r3
 8005af0:	f7fe fff2 	bl	8004ad8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	3304      	adds	r3, #4
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7fe ffed 	bl	8004ad8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b02:	4b2d      	ldr	r3, [pc, #180]	@ (8005bb8 <xTaskResumeAll+0x124>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d903      	bls.n	8005b12 <xTaskResumeAll+0x7e>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0e:	4a2a      	ldr	r2, [pc, #168]	@ (8005bb8 <xTaskResumeAll+0x124>)
 8005b10:	6013      	str	r3, [r2, #0]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b16:	4613      	mov	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4413      	add	r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	4a27      	ldr	r2, [pc, #156]	@ (8005bbc <xTaskResumeAll+0x128>)
 8005b20:	441a      	add	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	3304      	adds	r3, #4
 8005b26:	4619      	mov	r1, r3
 8005b28:	4610      	mov	r0, r2
 8005b2a:	f7fe ff7a 	bl	8004a22 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b32:	4b23      	ldr	r3, [pc, #140]	@ (8005bc0 <xTaskResumeAll+0x12c>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d302      	bcc.n	8005b42 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005b3c:	4b21      	ldr	r3, [pc, #132]	@ (8005bc4 <xTaskResumeAll+0x130>)
 8005b3e:	2201      	movs	r2, #1
 8005b40:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b42:	4b1c      	ldr	r3, [pc, #112]	@ (8005bb4 <xTaskResumeAll+0x120>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1cb      	bne.n	8005ae2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d001      	beq.n	8005b54 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005b50:	f000 fb62 	bl	8006218 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005b54:	4b1c      	ldr	r3, [pc, #112]	@ (8005bc8 <xTaskResumeAll+0x134>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d010      	beq.n	8005b82 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005b60:	f000 f844 	bl	8005bec <xTaskIncrementTick>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d002      	beq.n	8005b70 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005b6a:	4b16      	ldr	r3, [pc, #88]	@ (8005bc4 <xTaskResumeAll+0x130>)
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	3b01      	subs	r3, #1
 8005b74:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1f1      	bne.n	8005b60 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005b7c:	4b12      	ldr	r3, [pc, #72]	@ (8005bc8 <xTaskResumeAll+0x134>)
 8005b7e:	2200      	movs	r2, #0
 8005b80:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005b82:	4b10      	ldr	r3, [pc, #64]	@ (8005bc4 <xTaskResumeAll+0x130>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d009      	beq.n	8005b9e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005b8e:	4b0f      	ldr	r3, [pc, #60]	@ (8005bcc <xTaskResumeAll+0x138>)
 8005b90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b94:	601a      	str	r2, [r3, #0]
 8005b96:	f3bf 8f4f 	dsb	sy
 8005b9a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b9e:	f001 f8b5 	bl	8006d0c <vPortExitCritical>

	return xAlreadyYielded;
 8005ba2:	68bb      	ldr	r3, [r7, #8]
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3710      	adds	r7, #16
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	200011e8 	.word	0x200011e8
 8005bb0:	200011c0 	.word	0x200011c0
 8005bb4:	20001180 	.word	0x20001180
 8005bb8:	200011c8 	.word	0x200011c8
 8005bbc:	20000cf0 	.word	0x20000cf0
 8005bc0:	20000cec 	.word	0x20000cec
 8005bc4:	200011d4 	.word	0x200011d4
 8005bc8:	200011d0 	.word	0x200011d0
 8005bcc:	e000ed04 	.word	0xe000ed04

08005bd0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005bd6:	4b04      	ldr	r3, [pc, #16]	@ (8005be8 <xTaskGetTickCount+0x18>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005bdc:	687b      	ldr	r3, [r7, #4]
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	370c      	adds	r7, #12
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bc80      	pop	{r7}
 8005be6:	4770      	bx	lr
 8005be8:	200011c4 	.word	0x200011c4

08005bec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b086      	sub	sp, #24
 8005bf0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bf6:	4b4f      	ldr	r3, [pc, #316]	@ (8005d34 <xTaskIncrementTick+0x148>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f040 8090 	bne.w	8005d20 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005c00:	4b4d      	ldr	r3, [pc, #308]	@ (8005d38 <xTaskIncrementTick+0x14c>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3301      	adds	r3, #1
 8005c06:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005c08:	4a4b      	ldr	r2, [pc, #300]	@ (8005d38 <xTaskIncrementTick+0x14c>)
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d121      	bne.n	8005c58 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005c14:	4b49      	ldr	r3, [pc, #292]	@ (8005d3c <xTaskIncrementTick+0x150>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00b      	beq.n	8005c36 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c22:	f383 8811 	msr	BASEPRI, r3
 8005c26:	f3bf 8f6f 	isb	sy
 8005c2a:	f3bf 8f4f 	dsb	sy
 8005c2e:	603b      	str	r3, [r7, #0]
}
 8005c30:	bf00      	nop
 8005c32:	bf00      	nop
 8005c34:	e7fd      	b.n	8005c32 <xTaskIncrementTick+0x46>
 8005c36:	4b41      	ldr	r3, [pc, #260]	@ (8005d3c <xTaskIncrementTick+0x150>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	60fb      	str	r3, [r7, #12]
 8005c3c:	4b40      	ldr	r3, [pc, #256]	@ (8005d40 <xTaskIncrementTick+0x154>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a3e      	ldr	r2, [pc, #248]	@ (8005d3c <xTaskIncrementTick+0x150>)
 8005c42:	6013      	str	r3, [r2, #0]
 8005c44:	4a3e      	ldr	r2, [pc, #248]	@ (8005d40 <xTaskIncrementTick+0x154>)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	6013      	str	r3, [r2, #0]
 8005c4a:	4b3e      	ldr	r3, [pc, #248]	@ (8005d44 <xTaskIncrementTick+0x158>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	3301      	adds	r3, #1
 8005c50:	4a3c      	ldr	r2, [pc, #240]	@ (8005d44 <xTaskIncrementTick+0x158>)
 8005c52:	6013      	str	r3, [r2, #0]
 8005c54:	f000 fae0 	bl	8006218 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005c58:	4b3b      	ldr	r3, [pc, #236]	@ (8005d48 <xTaskIncrementTick+0x15c>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d349      	bcc.n	8005cf6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c62:	4b36      	ldr	r3, [pc, #216]	@ (8005d3c <xTaskIncrementTick+0x150>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d104      	bne.n	8005c76 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c6c:	4b36      	ldr	r3, [pc, #216]	@ (8005d48 <xTaskIncrementTick+0x15c>)
 8005c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c72:	601a      	str	r2, [r3, #0]
					break;
 8005c74:	e03f      	b.n	8005cf6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c76:	4b31      	ldr	r3, [pc, #196]	@ (8005d3c <xTaskIncrementTick+0x150>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005c86:	693a      	ldr	r2, [r7, #16]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d203      	bcs.n	8005c96 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005c8e:	4a2e      	ldr	r2, [pc, #184]	@ (8005d48 <xTaskIncrementTick+0x15c>)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005c94:	e02f      	b.n	8005cf6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	3304      	adds	r3, #4
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7fe ff1c 	bl	8004ad8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d004      	beq.n	8005cb2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	3318      	adds	r3, #24
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7fe ff13 	bl	8004ad8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cb6:	4b25      	ldr	r3, [pc, #148]	@ (8005d4c <xTaskIncrementTick+0x160>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d903      	bls.n	8005cc6 <xTaskIncrementTick+0xda>
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc2:	4a22      	ldr	r2, [pc, #136]	@ (8005d4c <xTaskIncrementTick+0x160>)
 8005cc4:	6013      	str	r3, [r2, #0]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cca:	4613      	mov	r3, r2
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	4413      	add	r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	4a1f      	ldr	r2, [pc, #124]	@ (8005d50 <xTaskIncrementTick+0x164>)
 8005cd4:	441a      	add	r2, r3
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	3304      	adds	r3, #4
 8005cda:	4619      	mov	r1, r3
 8005cdc:	4610      	mov	r0, r2
 8005cde:	f7fe fea0 	bl	8004a22 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ce6:	4b1b      	ldr	r3, [pc, #108]	@ (8005d54 <xTaskIncrementTick+0x168>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d3b8      	bcc.n	8005c62 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cf4:	e7b5      	b.n	8005c62 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005cf6:	4b17      	ldr	r3, [pc, #92]	@ (8005d54 <xTaskIncrementTick+0x168>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cfc:	4914      	ldr	r1, [pc, #80]	@ (8005d50 <xTaskIncrementTick+0x164>)
 8005cfe:	4613      	mov	r3, r2
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	4413      	add	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	440b      	add	r3, r1
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d901      	bls.n	8005d12 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005d12:	4b11      	ldr	r3, [pc, #68]	@ (8005d58 <xTaskIncrementTick+0x16c>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d007      	beq.n	8005d2a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	617b      	str	r3, [r7, #20]
 8005d1e:	e004      	b.n	8005d2a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005d20:	4b0e      	ldr	r3, [pc, #56]	@ (8005d5c <xTaskIncrementTick+0x170>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	3301      	adds	r3, #1
 8005d26:	4a0d      	ldr	r2, [pc, #52]	@ (8005d5c <xTaskIncrementTick+0x170>)
 8005d28:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005d2a:	697b      	ldr	r3, [r7, #20]
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3718      	adds	r7, #24
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	200011e8 	.word	0x200011e8
 8005d38:	200011c4 	.word	0x200011c4
 8005d3c:	20001178 	.word	0x20001178
 8005d40:	2000117c 	.word	0x2000117c
 8005d44:	200011d8 	.word	0x200011d8
 8005d48:	200011e0 	.word	0x200011e0
 8005d4c:	200011c8 	.word	0x200011c8
 8005d50:	20000cf0 	.word	0x20000cf0
 8005d54:	20000cec 	.word	0x20000cec
 8005d58:	200011d4 	.word	0x200011d4
 8005d5c:	200011d0 	.word	0x200011d0

08005d60 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005d66:	4b2a      	ldr	r3, [pc, #168]	@ (8005e10 <vTaskSwitchContext+0xb0>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d003      	beq.n	8005d76 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005d6e:	4b29      	ldr	r3, [pc, #164]	@ (8005e14 <vTaskSwitchContext+0xb4>)
 8005d70:	2201      	movs	r2, #1
 8005d72:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005d74:	e047      	b.n	8005e06 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005d76:	4b27      	ldr	r3, [pc, #156]	@ (8005e14 <vTaskSwitchContext+0xb4>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d7c:	4b26      	ldr	r3, [pc, #152]	@ (8005e18 <vTaskSwitchContext+0xb8>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	60fb      	str	r3, [r7, #12]
 8005d82:	e011      	b.n	8005da8 <vTaskSwitchContext+0x48>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10b      	bne.n	8005da2 <vTaskSwitchContext+0x42>
	__asm volatile
 8005d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d8e:	f383 8811 	msr	BASEPRI, r3
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	f3bf 8f4f 	dsb	sy
 8005d9a:	607b      	str	r3, [r7, #4]
}
 8005d9c:	bf00      	nop
 8005d9e:	bf00      	nop
 8005da0:	e7fd      	b.n	8005d9e <vTaskSwitchContext+0x3e>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	3b01      	subs	r3, #1
 8005da6:	60fb      	str	r3, [r7, #12]
 8005da8:	491c      	ldr	r1, [pc, #112]	@ (8005e1c <vTaskSwitchContext+0xbc>)
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	4613      	mov	r3, r2
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	4413      	add	r3, r2
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	440b      	add	r3, r1
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d0e3      	beq.n	8005d84 <vTaskSwitchContext+0x24>
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	4413      	add	r3, r2
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	4a15      	ldr	r2, [pc, #84]	@ (8005e1c <vTaskSwitchContext+0xbc>)
 8005dc8:	4413      	add	r3, r2
 8005dca:	60bb      	str	r3, [r7, #8]
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	685a      	ldr	r2, [r3, #4]
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	605a      	str	r2, [r3, #4]
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	3308      	adds	r3, #8
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d104      	bne.n	8005dec <vTaskSwitchContext+0x8c>
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	685a      	ldr	r2, [r3, #4]
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	605a      	str	r2, [r3, #4]
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	4a0b      	ldr	r2, [pc, #44]	@ (8005e20 <vTaskSwitchContext+0xc0>)
 8005df4:	6013      	str	r3, [r2, #0]
 8005df6:	4a08      	ldr	r2, [pc, #32]	@ (8005e18 <vTaskSwitchContext+0xb8>)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005dfc:	4b08      	ldr	r3, [pc, #32]	@ (8005e20 <vTaskSwitchContext+0xc0>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	3354      	adds	r3, #84	@ 0x54
 8005e02:	4a08      	ldr	r2, [pc, #32]	@ (8005e24 <vTaskSwitchContext+0xc4>)
 8005e04:	6013      	str	r3, [r2, #0]
}
 8005e06:	bf00      	nop
 8005e08:	3714      	adds	r7, #20
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bc80      	pop	{r7}
 8005e0e:	4770      	bx	lr
 8005e10:	200011e8 	.word	0x200011e8
 8005e14:	200011d4 	.word	0x200011d4
 8005e18:	200011c8 	.word	0x200011c8
 8005e1c:	20000cf0 	.word	0x20000cf0
 8005e20:	20000cec 	.word	0x20000cec
 8005e24:	20000014 	.word	0x20000014

08005e28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d10b      	bne.n	8005e50 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e3c:	f383 8811 	msr	BASEPRI, r3
 8005e40:	f3bf 8f6f 	isb	sy
 8005e44:	f3bf 8f4f 	dsb	sy
 8005e48:	60fb      	str	r3, [r7, #12]
}
 8005e4a:	bf00      	nop
 8005e4c:	bf00      	nop
 8005e4e:	e7fd      	b.n	8005e4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e50:	4b07      	ldr	r3, [pc, #28]	@ (8005e70 <vTaskPlaceOnEventList+0x48>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	3318      	adds	r3, #24
 8005e56:	4619      	mov	r1, r3
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f7fe fe05 	bl	8004a68 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005e5e:	2101      	movs	r1, #1
 8005e60:	6838      	ldr	r0, [r7, #0]
 8005e62:	f000 fa87 	bl	8006374 <prvAddCurrentTaskToDelayedList>
}
 8005e66:	bf00      	nop
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	20000cec 	.word	0x20000cec

08005e74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d10b      	bne.n	8005e9e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e8a:	f383 8811 	msr	BASEPRI, r3
 8005e8e:	f3bf 8f6f 	isb	sy
 8005e92:	f3bf 8f4f 	dsb	sy
 8005e96:	617b      	str	r3, [r7, #20]
}
 8005e98:	bf00      	nop
 8005e9a:	bf00      	nop
 8005e9c:	e7fd      	b.n	8005e9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ec8 <vTaskPlaceOnEventListRestricted+0x54>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	3318      	adds	r3, #24
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f7fe fdbb 	bl	8004a22 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d002      	beq.n	8005eb8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005eb6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005eb8:	6879      	ldr	r1, [r7, #4]
 8005eba:	68b8      	ldr	r0, [r7, #8]
 8005ebc:	f000 fa5a 	bl	8006374 <prvAddCurrentTaskToDelayedList>
	}
 8005ec0:	bf00      	nop
 8005ec2:	3718      	adds	r7, #24
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	20000cec 	.word	0x20000cec

08005ecc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d10b      	bne.n	8005efa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee6:	f383 8811 	msr	BASEPRI, r3
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	60fb      	str	r3, [r7, #12]
}
 8005ef4:	bf00      	nop
 8005ef6:	bf00      	nop
 8005ef8:	e7fd      	b.n	8005ef6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	3318      	adds	r3, #24
 8005efe:	4618      	mov	r0, r3
 8005f00:	f7fe fdea 	bl	8004ad8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f04:	4b1d      	ldr	r3, [pc, #116]	@ (8005f7c <xTaskRemoveFromEventList+0xb0>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d11d      	bne.n	8005f48 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	3304      	adds	r3, #4
 8005f10:	4618      	mov	r0, r3
 8005f12:	f7fe fde1 	bl	8004ad8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f1a:	4b19      	ldr	r3, [pc, #100]	@ (8005f80 <xTaskRemoveFromEventList+0xb4>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d903      	bls.n	8005f2a <xTaskRemoveFromEventList+0x5e>
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f26:	4a16      	ldr	r2, [pc, #88]	@ (8005f80 <xTaskRemoveFromEventList+0xb4>)
 8005f28:	6013      	str	r3, [r2, #0]
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f2e:	4613      	mov	r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	4413      	add	r3, r2
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	4a13      	ldr	r2, [pc, #76]	@ (8005f84 <xTaskRemoveFromEventList+0xb8>)
 8005f38:	441a      	add	r2, r3
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	3304      	adds	r3, #4
 8005f3e:	4619      	mov	r1, r3
 8005f40:	4610      	mov	r0, r2
 8005f42:	f7fe fd6e 	bl	8004a22 <vListInsertEnd>
 8005f46:	e005      	b.n	8005f54 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	3318      	adds	r3, #24
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	480e      	ldr	r0, [pc, #56]	@ (8005f88 <xTaskRemoveFromEventList+0xbc>)
 8005f50:	f7fe fd67 	bl	8004a22 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f58:	4b0c      	ldr	r3, [pc, #48]	@ (8005f8c <xTaskRemoveFromEventList+0xc0>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d905      	bls.n	8005f6e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005f62:	2301      	movs	r3, #1
 8005f64:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005f66:	4b0a      	ldr	r3, [pc, #40]	@ (8005f90 <xTaskRemoveFromEventList+0xc4>)
 8005f68:	2201      	movs	r2, #1
 8005f6a:	601a      	str	r2, [r3, #0]
 8005f6c:	e001      	b.n	8005f72 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005f72:	697b      	ldr	r3, [r7, #20]
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3718      	adds	r7, #24
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	200011e8 	.word	0x200011e8
 8005f80:	200011c8 	.word	0x200011c8
 8005f84:	20000cf0 	.word	0x20000cf0
 8005f88:	20001180 	.word	0x20001180
 8005f8c:	20000cec 	.word	0x20000cec
 8005f90:	200011d4 	.word	0x200011d4

08005f94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005f9c:	4b06      	ldr	r3, [pc, #24]	@ (8005fb8 <vTaskInternalSetTimeOutState+0x24>)
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005fa4:	4b05      	ldr	r3, [pc, #20]	@ (8005fbc <vTaskInternalSetTimeOutState+0x28>)
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	605a      	str	r2, [r3, #4]
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	200011d8 	.word	0x200011d8
 8005fbc:	200011c4 	.word	0x200011c4

08005fc0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b088      	sub	sp, #32
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d10b      	bne.n	8005fe8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd4:	f383 8811 	msr	BASEPRI, r3
 8005fd8:	f3bf 8f6f 	isb	sy
 8005fdc:	f3bf 8f4f 	dsb	sy
 8005fe0:	613b      	str	r3, [r7, #16]
}
 8005fe2:	bf00      	nop
 8005fe4:	bf00      	nop
 8005fe6:	e7fd      	b.n	8005fe4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d10b      	bne.n	8006006 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff2:	f383 8811 	msr	BASEPRI, r3
 8005ff6:	f3bf 8f6f 	isb	sy
 8005ffa:	f3bf 8f4f 	dsb	sy
 8005ffe:	60fb      	str	r3, [r7, #12]
}
 8006000:	bf00      	nop
 8006002:	bf00      	nop
 8006004:	e7fd      	b.n	8006002 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006006:	f000 fe51 	bl	8006cac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800600a:	4b1d      	ldr	r3, [pc, #116]	@ (8006080 <xTaskCheckForTimeOut+0xc0>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	69ba      	ldr	r2, [r7, #24]
 8006016:	1ad3      	subs	r3, r2, r3
 8006018:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006022:	d102      	bne.n	800602a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006024:	2300      	movs	r3, #0
 8006026:	61fb      	str	r3, [r7, #28]
 8006028:	e023      	b.n	8006072 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	4b15      	ldr	r3, [pc, #84]	@ (8006084 <xTaskCheckForTimeOut+0xc4>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	429a      	cmp	r2, r3
 8006034:	d007      	beq.n	8006046 <xTaskCheckForTimeOut+0x86>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	69ba      	ldr	r2, [r7, #24]
 800603c:	429a      	cmp	r2, r3
 800603e:	d302      	bcc.n	8006046 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006040:	2301      	movs	r3, #1
 8006042:	61fb      	str	r3, [r7, #28]
 8006044:	e015      	b.n	8006072 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	429a      	cmp	r2, r3
 800604e:	d20b      	bcs.n	8006068 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	1ad2      	subs	r2, r2, r3
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f7ff ff99 	bl	8005f94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006062:	2300      	movs	r3, #0
 8006064:	61fb      	str	r3, [r7, #28]
 8006066:	e004      	b.n	8006072 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	2200      	movs	r2, #0
 800606c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800606e:	2301      	movs	r3, #1
 8006070:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006072:	f000 fe4b 	bl	8006d0c <vPortExitCritical>

	return xReturn;
 8006076:	69fb      	ldr	r3, [r7, #28]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3720      	adds	r7, #32
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}
 8006080:	200011c4 	.word	0x200011c4
 8006084:	200011d8 	.word	0x200011d8

08006088 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006088:	b480      	push	{r7}
 800608a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800608c:	4b03      	ldr	r3, [pc, #12]	@ (800609c <vTaskMissedYield+0x14>)
 800608e:	2201      	movs	r2, #1
 8006090:	601a      	str	r2, [r3, #0]
}
 8006092:	bf00      	nop
 8006094:	46bd      	mov	sp, r7
 8006096:	bc80      	pop	{r7}
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	200011d4 	.word	0x200011d4

080060a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b082      	sub	sp, #8
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80060a8:	f000 f852 	bl	8006150 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80060ac:	4b06      	ldr	r3, [pc, #24]	@ (80060c8 <prvIdleTask+0x28>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d9f9      	bls.n	80060a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80060b4:	4b05      	ldr	r3, [pc, #20]	@ (80060cc <prvIdleTask+0x2c>)
 80060b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060ba:	601a      	str	r2, [r3, #0]
 80060bc:	f3bf 8f4f 	dsb	sy
 80060c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80060c4:	e7f0      	b.n	80060a8 <prvIdleTask+0x8>
 80060c6:	bf00      	nop
 80060c8:	20000cf0 	.word	0x20000cf0
 80060cc:	e000ed04 	.word	0xe000ed04

080060d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060d6:	2300      	movs	r3, #0
 80060d8:	607b      	str	r3, [r7, #4]
 80060da:	e00c      	b.n	80060f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	4613      	mov	r3, r2
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	4413      	add	r3, r2
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	4a12      	ldr	r2, [pc, #72]	@ (8006130 <prvInitialiseTaskLists+0x60>)
 80060e8:	4413      	add	r3, r2
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7fe fc6e 	bl	80049cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	3301      	adds	r3, #1
 80060f4:	607b      	str	r3, [r7, #4]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2b37      	cmp	r3, #55	@ 0x37
 80060fa:	d9ef      	bls.n	80060dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80060fc:	480d      	ldr	r0, [pc, #52]	@ (8006134 <prvInitialiseTaskLists+0x64>)
 80060fe:	f7fe fc65 	bl	80049cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006102:	480d      	ldr	r0, [pc, #52]	@ (8006138 <prvInitialiseTaskLists+0x68>)
 8006104:	f7fe fc62 	bl	80049cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006108:	480c      	ldr	r0, [pc, #48]	@ (800613c <prvInitialiseTaskLists+0x6c>)
 800610a:	f7fe fc5f 	bl	80049cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800610e:	480c      	ldr	r0, [pc, #48]	@ (8006140 <prvInitialiseTaskLists+0x70>)
 8006110:	f7fe fc5c 	bl	80049cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006114:	480b      	ldr	r0, [pc, #44]	@ (8006144 <prvInitialiseTaskLists+0x74>)
 8006116:	f7fe fc59 	bl	80049cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800611a:	4b0b      	ldr	r3, [pc, #44]	@ (8006148 <prvInitialiseTaskLists+0x78>)
 800611c:	4a05      	ldr	r2, [pc, #20]	@ (8006134 <prvInitialiseTaskLists+0x64>)
 800611e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006120:	4b0a      	ldr	r3, [pc, #40]	@ (800614c <prvInitialiseTaskLists+0x7c>)
 8006122:	4a05      	ldr	r2, [pc, #20]	@ (8006138 <prvInitialiseTaskLists+0x68>)
 8006124:	601a      	str	r2, [r3, #0]
}
 8006126:	bf00      	nop
 8006128:	3708      	adds	r7, #8
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	20000cf0 	.word	0x20000cf0
 8006134:	20001150 	.word	0x20001150
 8006138:	20001164 	.word	0x20001164
 800613c:	20001180 	.word	0x20001180
 8006140:	20001194 	.word	0x20001194
 8006144:	200011ac 	.word	0x200011ac
 8006148:	20001178 	.word	0x20001178
 800614c:	2000117c 	.word	0x2000117c

08006150 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006156:	e019      	b.n	800618c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006158:	f000 fda8 	bl	8006cac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800615c:	4b10      	ldr	r3, [pc, #64]	@ (80061a0 <prvCheckTasksWaitingTermination+0x50>)
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	3304      	adds	r3, #4
 8006168:	4618      	mov	r0, r3
 800616a:	f7fe fcb5 	bl	8004ad8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800616e:	4b0d      	ldr	r3, [pc, #52]	@ (80061a4 <prvCheckTasksWaitingTermination+0x54>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	3b01      	subs	r3, #1
 8006174:	4a0b      	ldr	r2, [pc, #44]	@ (80061a4 <prvCheckTasksWaitingTermination+0x54>)
 8006176:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006178:	4b0b      	ldr	r3, [pc, #44]	@ (80061a8 <prvCheckTasksWaitingTermination+0x58>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	3b01      	subs	r3, #1
 800617e:	4a0a      	ldr	r2, [pc, #40]	@ (80061a8 <prvCheckTasksWaitingTermination+0x58>)
 8006180:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006182:	f000 fdc3 	bl	8006d0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f810 	bl	80061ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800618c:	4b06      	ldr	r3, [pc, #24]	@ (80061a8 <prvCheckTasksWaitingTermination+0x58>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1e1      	bne.n	8006158 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006194:	bf00      	nop
 8006196:	bf00      	nop
 8006198:	3708      	adds	r7, #8
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	20001194 	.word	0x20001194
 80061a4:	200011c0 	.word	0x200011c0
 80061a8:	200011a8 	.word	0x200011a8

080061ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	3354      	adds	r3, #84	@ 0x54
 80061b8:	4618      	mov	r0, r3
 80061ba:	f001 f86d 	bl	8007298 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d108      	bne.n	80061da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061cc:	4618      	mov	r0, r3
 80061ce:	f000 ff3d 	bl	800704c <vPortFree>
				vPortFree( pxTCB );
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 ff3a 	bl	800704c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80061d8:	e019      	b.n	800620e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d103      	bne.n	80061ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 ff31 	bl	800704c <vPortFree>
	}
 80061ea:	e010      	b.n	800620e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d00b      	beq.n	800620e <prvDeleteTCB+0x62>
	__asm volatile
 80061f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061fa:	f383 8811 	msr	BASEPRI, r3
 80061fe:	f3bf 8f6f 	isb	sy
 8006202:	f3bf 8f4f 	dsb	sy
 8006206:	60fb      	str	r3, [r7, #12]
}
 8006208:	bf00      	nop
 800620a:	bf00      	nop
 800620c:	e7fd      	b.n	800620a <prvDeleteTCB+0x5e>
	}
 800620e:	bf00      	nop
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800621e:	4b0c      	ldr	r3, [pc, #48]	@ (8006250 <prvResetNextTaskUnblockTime+0x38>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d104      	bne.n	8006232 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006228:	4b0a      	ldr	r3, [pc, #40]	@ (8006254 <prvResetNextTaskUnblockTime+0x3c>)
 800622a:	f04f 32ff 	mov.w	r2, #4294967295
 800622e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006230:	e008      	b.n	8006244 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006232:	4b07      	ldr	r3, [pc, #28]	@ (8006250 <prvResetNextTaskUnblockTime+0x38>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	4a04      	ldr	r2, [pc, #16]	@ (8006254 <prvResetNextTaskUnblockTime+0x3c>)
 8006242:	6013      	str	r3, [r2, #0]
}
 8006244:	bf00      	nop
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	bc80      	pop	{r7}
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	20001178 	.word	0x20001178
 8006254:	200011e0 	.word	0x200011e0

08006258 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800625e:	4b0b      	ldr	r3, [pc, #44]	@ (800628c <xTaskGetSchedulerState+0x34>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d102      	bne.n	800626c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006266:	2301      	movs	r3, #1
 8006268:	607b      	str	r3, [r7, #4]
 800626a:	e008      	b.n	800627e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800626c:	4b08      	ldr	r3, [pc, #32]	@ (8006290 <xTaskGetSchedulerState+0x38>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d102      	bne.n	800627a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006274:	2302      	movs	r3, #2
 8006276:	607b      	str	r3, [r7, #4]
 8006278:	e001      	b.n	800627e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800627a:	2300      	movs	r3, #0
 800627c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800627e:	687b      	ldr	r3, [r7, #4]
	}
 8006280:	4618      	mov	r0, r3
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	bc80      	pop	{r7}
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	200011cc 	.word	0x200011cc
 8006290:	200011e8 	.word	0x200011e8

08006294 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006294:	b580      	push	{r7, lr}
 8006296:	b086      	sub	sp, #24
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80062a0:	2300      	movs	r3, #0
 80062a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d058      	beq.n	800635c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80062aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006368 <xTaskPriorityDisinherit+0xd4>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	693a      	ldr	r2, [r7, #16]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d00b      	beq.n	80062cc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80062b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b8:	f383 8811 	msr	BASEPRI, r3
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	f3bf 8f4f 	dsb	sy
 80062c4:	60fb      	str	r3, [r7, #12]
}
 80062c6:	bf00      	nop
 80062c8:	bf00      	nop
 80062ca:	e7fd      	b.n	80062c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10b      	bne.n	80062ec <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80062d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d8:	f383 8811 	msr	BASEPRI, r3
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f3bf 8f4f 	dsb	sy
 80062e4:	60bb      	str	r3, [r7, #8]
}
 80062e6:	bf00      	nop
 80062e8:	bf00      	nop
 80062ea:	e7fd      	b.n	80062e8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062f0:	1e5a      	subs	r2, r3, #1
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062fe:	429a      	cmp	r2, r3
 8006300:	d02c      	beq.n	800635c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006306:	2b00      	cmp	r3, #0
 8006308:	d128      	bne.n	800635c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	3304      	adds	r3, #4
 800630e:	4618      	mov	r0, r3
 8006310:	f7fe fbe2 	bl	8004ad8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006320:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800632c:	4b0f      	ldr	r3, [pc, #60]	@ (800636c <xTaskPriorityDisinherit+0xd8>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	429a      	cmp	r2, r3
 8006332:	d903      	bls.n	800633c <xTaskPriorityDisinherit+0xa8>
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006338:	4a0c      	ldr	r2, [pc, #48]	@ (800636c <xTaskPriorityDisinherit+0xd8>)
 800633a:	6013      	str	r3, [r2, #0]
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006340:	4613      	mov	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	4413      	add	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4a09      	ldr	r2, [pc, #36]	@ (8006370 <xTaskPriorityDisinherit+0xdc>)
 800634a:	441a      	add	r2, r3
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	3304      	adds	r3, #4
 8006350:	4619      	mov	r1, r3
 8006352:	4610      	mov	r0, r2
 8006354:	f7fe fb65 	bl	8004a22 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006358:	2301      	movs	r3, #1
 800635a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800635c:	697b      	ldr	r3, [r7, #20]
	}
 800635e:	4618      	mov	r0, r3
 8006360:	3718      	adds	r7, #24
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	20000cec 	.word	0x20000cec
 800636c:	200011c8 	.word	0x200011c8
 8006370:	20000cf0 	.word	0x20000cf0

08006374 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800637e:	4b21      	ldr	r3, [pc, #132]	@ (8006404 <prvAddCurrentTaskToDelayedList+0x90>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006384:	4b20      	ldr	r3, [pc, #128]	@ (8006408 <prvAddCurrentTaskToDelayedList+0x94>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	3304      	adds	r3, #4
 800638a:	4618      	mov	r0, r3
 800638c:	f7fe fba4 	bl	8004ad8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006396:	d10a      	bne.n	80063ae <prvAddCurrentTaskToDelayedList+0x3a>
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d007      	beq.n	80063ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800639e:	4b1a      	ldr	r3, [pc, #104]	@ (8006408 <prvAddCurrentTaskToDelayedList+0x94>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	3304      	adds	r3, #4
 80063a4:	4619      	mov	r1, r3
 80063a6:	4819      	ldr	r0, [pc, #100]	@ (800640c <prvAddCurrentTaskToDelayedList+0x98>)
 80063a8:	f7fe fb3b 	bl	8004a22 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80063ac:	e026      	b.n	80063fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4413      	add	r3, r2
 80063b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80063b6:	4b14      	ldr	r3, [pc, #80]	@ (8006408 <prvAddCurrentTaskToDelayedList+0x94>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68ba      	ldr	r2, [r7, #8]
 80063bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d209      	bcs.n	80063da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063c6:	4b12      	ldr	r3, [pc, #72]	@ (8006410 <prvAddCurrentTaskToDelayedList+0x9c>)
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	4b0f      	ldr	r3, [pc, #60]	@ (8006408 <prvAddCurrentTaskToDelayedList+0x94>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	3304      	adds	r3, #4
 80063d0:	4619      	mov	r1, r3
 80063d2:	4610      	mov	r0, r2
 80063d4:	f7fe fb48 	bl	8004a68 <vListInsert>
}
 80063d8:	e010      	b.n	80063fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063da:	4b0e      	ldr	r3, [pc, #56]	@ (8006414 <prvAddCurrentTaskToDelayedList+0xa0>)
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	4b0a      	ldr	r3, [pc, #40]	@ (8006408 <prvAddCurrentTaskToDelayedList+0x94>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	3304      	adds	r3, #4
 80063e4:	4619      	mov	r1, r3
 80063e6:	4610      	mov	r0, r2
 80063e8:	f7fe fb3e 	bl	8004a68 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80063ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006418 <prvAddCurrentTaskToDelayedList+0xa4>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68ba      	ldr	r2, [r7, #8]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d202      	bcs.n	80063fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80063f6:	4a08      	ldr	r2, [pc, #32]	@ (8006418 <prvAddCurrentTaskToDelayedList+0xa4>)
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	6013      	str	r3, [r2, #0]
}
 80063fc:	bf00      	nop
 80063fe:	3710      	adds	r7, #16
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}
 8006404:	200011c4 	.word	0x200011c4
 8006408:	20000cec 	.word	0x20000cec
 800640c:	200011ac 	.word	0x200011ac
 8006410:	2000117c 	.word	0x2000117c
 8006414:	20001178 	.word	0x20001178
 8006418:	200011e0 	.word	0x200011e0

0800641c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b08a      	sub	sp, #40	@ 0x28
 8006420:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006422:	2300      	movs	r3, #0
 8006424:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006426:	f000 fb11 	bl	8006a4c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800642a:	4b1d      	ldr	r3, [pc, #116]	@ (80064a0 <xTimerCreateTimerTask+0x84>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d021      	beq.n	8006476 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006432:	2300      	movs	r3, #0
 8006434:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006436:	2300      	movs	r3, #0
 8006438:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800643a:	1d3a      	adds	r2, r7, #4
 800643c:	f107 0108 	add.w	r1, r7, #8
 8006440:	f107 030c 	add.w	r3, r7, #12
 8006444:	4618      	mov	r0, r3
 8006446:	f7fe faa7 	bl	8004998 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800644a:	6879      	ldr	r1, [r7, #4]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	9202      	str	r2, [sp, #8]
 8006452:	9301      	str	r3, [sp, #4]
 8006454:	2302      	movs	r3, #2
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	2300      	movs	r3, #0
 800645a:	460a      	mov	r2, r1
 800645c:	4911      	ldr	r1, [pc, #68]	@ (80064a4 <xTimerCreateTimerTask+0x88>)
 800645e:	4812      	ldr	r0, [pc, #72]	@ (80064a8 <xTimerCreateTimerTask+0x8c>)
 8006460:	f7ff f85c 	bl	800551c <xTaskCreateStatic>
 8006464:	4603      	mov	r3, r0
 8006466:	4a11      	ldr	r2, [pc, #68]	@ (80064ac <xTimerCreateTimerTask+0x90>)
 8006468:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800646a:	4b10      	ldr	r3, [pc, #64]	@ (80064ac <xTimerCreateTimerTask+0x90>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d001      	beq.n	8006476 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006472:	2301      	movs	r3, #1
 8006474:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d10b      	bne.n	8006494 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800647c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006480:	f383 8811 	msr	BASEPRI, r3
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	f3bf 8f4f 	dsb	sy
 800648c:	613b      	str	r3, [r7, #16]
}
 800648e:	bf00      	nop
 8006490:	bf00      	nop
 8006492:	e7fd      	b.n	8006490 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006494:	697b      	ldr	r3, [r7, #20]
}
 8006496:	4618      	mov	r0, r3
 8006498:	3718      	adds	r7, #24
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
 800649e:	bf00      	nop
 80064a0:	2000121c 	.word	0x2000121c
 80064a4:	0800749c 	.word	0x0800749c
 80064a8:	080065e9 	.word	0x080065e9
 80064ac:	20001220 	.word	0x20001220

080064b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b08a      	sub	sp, #40	@ 0x28
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	60f8      	str	r0, [r7, #12]
 80064b8:	60b9      	str	r1, [r7, #8]
 80064ba:	607a      	str	r2, [r7, #4]
 80064bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80064be:	2300      	movs	r3, #0
 80064c0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d10b      	bne.n	80064e0 <xTimerGenericCommand+0x30>
	__asm volatile
 80064c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064cc:	f383 8811 	msr	BASEPRI, r3
 80064d0:	f3bf 8f6f 	isb	sy
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	623b      	str	r3, [r7, #32]
}
 80064da:	bf00      	nop
 80064dc:	bf00      	nop
 80064de:	e7fd      	b.n	80064dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80064e0:	4b19      	ldr	r3, [pc, #100]	@ (8006548 <xTimerGenericCommand+0x98>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d02a      	beq.n	800653e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	2b05      	cmp	r3, #5
 80064f8:	dc18      	bgt.n	800652c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80064fa:	f7ff fead 	bl	8006258 <xTaskGetSchedulerState>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b02      	cmp	r3, #2
 8006502:	d109      	bne.n	8006518 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006504:	4b10      	ldr	r3, [pc, #64]	@ (8006548 <xTimerGenericCommand+0x98>)
 8006506:	6818      	ldr	r0, [r3, #0]
 8006508:	f107 0110 	add.w	r1, r7, #16
 800650c:	2300      	movs	r3, #0
 800650e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006510:	f7fe fc16 	bl	8004d40 <xQueueGenericSend>
 8006514:	6278      	str	r0, [r7, #36]	@ 0x24
 8006516:	e012      	b.n	800653e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006518:	4b0b      	ldr	r3, [pc, #44]	@ (8006548 <xTimerGenericCommand+0x98>)
 800651a:	6818      	ldr	r0, [r3, #0]
 800651c:	f107 0110 	add.w	r1, r7, #16
 8006520:	2300      	movs	r3, #0
 8006522:	2200      	movs	r2, #0
 8006524:	f7fe fc0c 	bl	8004d40 <xQueueGenericSend>
 8006528:	6278      	str	r0, [r7, #36]	@ 0x24
 800652a:	e008      	b.n	800653e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800652c:	4b06      	ldr	r3, [pc, #24]	@ (8006548 <xTimerGenericCommand+0x98>)
 800652e:	6818      	ldr	r0, [r3, #0]
 8006530:	f107 0110 	add.w	r1, r7, #16
 8006534:	2300      	movs	r3, #0
 8006536:	683a      	ldr	r2, [r7, #0]
 8006538:	f7fe fd04 	bl	8004f44 <xQueueGenericSendFromISR>
 800653c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800653e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006540:	4618      	mov	r0, r3
 8006542:	3728      	adds	r7, #40	@ 0x28
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	2000121c 	.word	0x2000121c

0800654c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b088      	sub	sp, #32
 8006550:	af02      	add	r7, sp, #8
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006556:	4b23      	ldr	r3, [pc, #140]	@ (80065e4 <prvProcessExpiredTimer+0x98>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	3304      	adds	r3, #4
 8006564:	4618      	mov	r0, r3
 8006566:	f7fe fab7 	bl	8004ad8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006570:	f003 0304 	and.w	r3, r3, #4
 8006574:	2b00      	cmp	r3, #0
 8006576:	d023      	beq.n	80065c0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	699a      	ldr	r2, [r3, #24]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	18d1      	adds	r1, r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	683a      	ldr	r2, [r7, #0]
 8006584:	6978      	ldr	r0, [r7, #20]
 8006586:	f000 f8d3 	bl	8006730 <prvInsertTimerInActiveList>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d020      	beq.n	80065d2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006590:	2300      	movs	r3, #0
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	2300      	movs	r3, #0
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	2100      	movs	r1, #0
 800659a:	6978      	ldr	r0, [r7, #20]
 800659c:	f7ff ff88 	bl	80064b0 <xTimerGenericCommand>
 80065a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d114      	bne.n	80065d2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80065a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ac:	f383 8811 	msr	BASEPRI, r3
 80065b0:	f3bf 8f6f 	isb	sy
 80065b4:	f3bf 8f4f 	dsb	sy
 80065b8:	60fb      	str	r3, [r7, #12]
}
 80065ba:	bf00      	nop
 80065bc:	bf00      	nop
 80065be:	e7fd      	b.n	80065bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065c6:	f023 0301 	bic.w	r3, r3, #1
 80065ca:	b2da      	uxtb	r2, r3
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	6a1b      	ldr	r3, [r3, #32]
 80065d6:	6978      	ldr	r0, [r7, #20]
 80065d8:	4798      	blx	r3
}
 80065da:	bf00      	nop
 80065dc:	3718      	adds	r7, #24
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	20001214 	.word	0x20001214

080065e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80065f0:	f107 0308 	add.w	r3, r7, #8
 80065f4:	4618      	mov	r0, r3
 80065f6:	f000 f859 	bl	80066ac <prvGetNextExpireTime>
 80065fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	4619      	mov	r1, r3
 8006600:	68f8      	ldr	r0, [r7, #12]
 8006602:	f000 f805 	bl	8006610 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006606:	f000 f8d5 	bl	80067b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800660a:	bf00      	nop
 800660c:	e7f0      	b.n	80065f0 <prvTimerTask+0x8>
	...

08006610 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b084      	sub	sp, #16
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800661a:	f7ff fa2d 	bl	8005a78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800661e:	f107 0308 	add.w	r3, r7, #8
 8006622:	4618      	mov	r0, r3
 8006624:	f000 f864 	bl	80066f0 <prvSampleTimeNow>
 8006628:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d130      	bne.n	8006692 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d10a      	bne.n	800664c <prvProcessTimerOrBlockTask+0x3c>
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	429a      	cmp	r2, r3
 800663c:	d806      	bhi.n	800664c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800663e:	f7ff fa29 	bl	8005a94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006642:	68f9      	ldr	r1, [r7, #12]
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f7ff ff81 	bl	800654c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800664a:	e024      	b.n	8006696 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d008      	beq.n	8006664 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006652:	4b13      	ldr	r3, [pc, #76]	@ (80066a0 <prvProcessTimerOrBlockTask+0x90>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d101      	bne.n	8006660 <prvProcessTimerOrBlockTask+0x50>
 800665c:	2301      	movs	r3, #1
 800665e:	e000      	b.n	8006662 <prvProcessTimerOrBlockTask+0x52>
 8006660:	2300      	movs	r3, #0
 8006662:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006664:	4b0f      	ldr	r3, [pc, #60]	@ (80066a4 <prvProcessTimerOrBlockTask+0x94>)
 8006666:	6818      	ldr	r0, [r3, #0]
 8006668:	687a      	ldr	r2, [r7, #4]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	683a      	ldr	r2, [r7, #0]
 8006670:	4619      	mov	r1, r3
 8006672:	f7fe ff1f 	bl	80054b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006676:	f7ff fa0d 	bl	8005a94 <xTaskResumeAll>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d10a      	bne.n	8006696 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006680:	4b09      	ldr	r3, [pc, #36]	@ (80066a8 <prvProcessTimerOrBlockTask+0x98>)
 8006682:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006686:	601a      	str	r2, [r3, #0]
 8006688:	f3bf 8f4f 	dsb	sy
 800668c:	f3bf 8f6f 	isb	sy
}
 8006690:	e001      	b.n	8006696 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006692:	f7ff f9ff 	bl	8005a94 <xTaskResumeAll>
}
 8006696:	bf00      	nop
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	20001218 	.word	0x20001218
 80066a4:	2000121c 	.word	0x2000121c
 80066a8:	e000ed04 	.word	0xe000ed04

080066ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80066b4:	4b0d      	ldr	r3, [pc, #52]	@ (80066ec <prvGetNextExpireTime+0x40>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d101      	bne.n	80066c2 <prvGetNextExpireTime+0x16>
 80066be:	2201      	movs	r2, #1
 80066c0:	e000      	b.n	80066c4 <prvGetNextExpireTime+0x18>
 80066c2:	2200      	movs	r2, #0
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d105      	bne.n	80066dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80066d0:	4b06      	ldr	r3, [pc, #24]	@ (80066ec <prvGetNextExpireTime+0x40>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	60fb      	str	r3, [r7, #12]
 80066da:	e001      	b.n	80066e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80066dc:	2300      	movs	r3, #0
 80066de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80066e0:	68fb      	ldr	r3, [r7, #12]
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3714      	adds	r7, #20
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bc80      	pop	{r7}
 80066ea:	4770      	bx	lr
 80066ec:	20001214 	.word	0x20001214

080066f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80066f8:	f7ff fa6a 	bl	8005bd0 <xTaskGetTickCount>
 80066fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80066fe:	4b0b      	ldr	r3, [pc, #44]	@ (800672c <prvSampleTimeNow+0x3c>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	429a      	cmp	r2, r3
 8006706:	d205      	bcs.n	8006714 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006708:	f000 f93a 	bl	8006980 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	601a      	str	r2, [r3, #0]
 8006712:	e002      	b.n	800671a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800671a:	4a04      	ldr	r2, [pc, #16]	@ (800672c <prvSampleTimeNow+0x3c>)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006720:	68fb      	ldr	r3, [r7, #12]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	20001224 	.word	0x20001224

08006730 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
 800673c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800673e:	2300      	movs	r3, #0
 8006740:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	68ba      	ldr	r2, [r7, #8]
 8006746:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	68fa      	ldr	r2, [r7, #12]
 800674c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800674e:	68ba      	ldr	r2, [r7, #8]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	429a      	cmp	r2, r3
 8006754:	d812      	bhi.n	800677c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	1ad2      	subs	r2, r2, r3
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	699b      	ldr	r3, [r3, #24]
 8006760:	429a      	cmp	r2, r3
 8006762:	d302      	bcc.n	800676a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006764:	2301      	movs	r3, #1
 8006766:	617b      	str	r3, [r7, #20]
 8006768:	e01b      	b.n	80067a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800676a:	4b10      	ldr	r3, [pc, #64]	@ (80067ac <prvInsertTimerInActiveList+0x7c>)
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	3304      	adds	r3, #4
 8006772:	4619      	mov	r1, r3
 8006774:	4610      	mov	r0, r2
 8006776:	f7fe f977 	bl	8004a68 <vListInsert>
 800677a:	e012      	b.n	80067a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800677c:	687a      	ldr	r2, [r7, #4]
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	429a      	cmp	r2, r3
 8006782:	d206      	bcs.n	8006792 <prvInsertTimerInActiveList+0x62>
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	429a      	cmp	r2, r3
 800678a:	d302      	bcc.n	8006792 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800678c:	2301      	movs	r3, #1
 800678e:	617b      	str	r3, [r7, #20]
 8006790:	e007      	b.n	80067a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006792:	4b07      	ldr	r3, [pc, #28]	@ (80067b0 <prvInsertTimerInActiveList+0x80>)
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	3304      	adds	r3, #4
 800679a:	4619      	mov	r1, r3
 800679c:	4610      	mov	r0, r2
 800679e:	f7fe f963 	bl	8004a68 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80067a2:	697b      	ldr	r3, [r7, #20]
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3718      	adds	r7, #24
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	20001218 	.word	0x20001218
 80067b0:	20001214 	.word	0x20001214

080067b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b08e      	sub	sp, #56	@ 0x38
 80067b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80067ba:	e0ce      	b.n	800695a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	da19      	bge.n	80067f6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80067c2:	1d3b      	adds	r3, r7, #4
 80067c4:	3304      	adds	r3, #4
 80067c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80067c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d10b      	bne.n	80067e6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80067ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d2:	f383 8811 	msr	BASEPRI, r3
 80067d6:	f3bf 8f6f 	isb	sy
 80067da:	f3bf 8f4f 	dsb	sy
 80067de:	61fb      	str	r3, [r7, #28]
}
 80067e0:	bf00      	nop
 80067e2:	bf00      	nop
 80067e4:	e7fd      	b.n	80067e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80067e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067ec:	6850      	ldr	r0, [r2, #4]
 80067ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067f0:	6892      	ldr	r2, [r2, #8]
 80067f2:	4611      	mov	r1, r2
 80067f4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f2c0 80ae 	blt.w	800695a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d004      	beq.n	8006814 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800680a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800680c:	3304      	adds	r3, #4
 800680e:	4618      	mov	r0, r3
 8006810:	f7fe f962 	bl	8004ad8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006814:	463b      	mov	r3, r7
 8006816:	4618      	mov	r0, r3
 8006818:	f7ff ff6a 	bl	80066f0 <prvSampleTimeNow>
 800681c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2b09      	cmp	r3, #9
 8006822:	f200 8097 	bhi.w	8006954 <prvProcessReceivedCommands+0x1a0>
 8006826:	a201      	add	r2, pc, #4	@ (adr r2, 800682c <prvProcessReceivedCommands+0x78>)
 8006828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800682c:	08006855 	.word	0x08006855
 8006830:	08006855 	.word	0x08006855
 8006834:	08006855 	.word	0x08006855
 8006838:	080068cb 	.word	0x080068cb
 800683c:	080068df 	.word	0x080068df
 8006840:	0800692b 	.word	0x0800692b
 8006844:	08006855 	.word	0x08006855
 8006848:	08006855 	.word	0x08006855
 800684c:	080068cb 	.word	0x080068cb
 8006850:	080068df 	.word	0x080068df
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006856:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800685a:	f043 0301 	orr.w	r3, r3, #1
 800685e:	b2da      	uxtb	r2, r3
 8006860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006862:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006866:	68ba      	ldr	r2, [r7, #8]
 8006868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686a:	699b      	ldr	r3, [r3, #24]
 800686c:	18d1      	adds	r1, r2, r3
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006872:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006874:	f7ff ff5c 	bl	8006730 <prvInsertTimerInActiveList>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d06c      	beq.n	8006958 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800687e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006880:	6a1b      	ldr	r3, [r3, #32]
 8006882:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006884:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006888:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800688c:	f003 0304 	and.w	r3, r3, #4
 8006890:	2b00      	cmp	r3, #0
 8006892:	d061      	beq.n	8006958 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006894:	68ba      	ldr	r2, [r7, #8]
 8006896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006898:	699b      	ldr	r3, [r3, #24]
 800689a:	441a      	add	r2, r3
 800689c:	2300      	movs	r3, #0
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	2300      	movs	r3, #0
 80068a2:	2100      	movs	r1, #0
 80068a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068a6:	f7ff fe03 	bl	80064b0 <xTimerGenericCommand>
 80068aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80068ac:	6a3b      	ldr	r3, [r7, #32]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d152      	bne.n	8006958 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80068b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b6:	f383 8811 	msr	BASEPRI, r3
 80068ba:	f3bf 8f6f 	isb	sy
 80068be:	f3bf 8f4f 	dsb	sy
 80068c2:	61bb      	str	r3, [r7, #24]
}
 80068c4:	bf00      	nop
 80068c6:	bf00      	nop
 80068c8:	e7fd      	b.n	80068c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80068ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068d0:	f023 0301 	bic.w	r3, r3, #1
 80068d4:	b2da      	uxtb	r2, r3
 80068d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80068dc:	e03d      	b.n	800695a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80068de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068e4:	f043 0301 	orr.w	r3, r3, #1
 80068e8:	b2da      	uxtb	r2, r3
 80068ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80068f0:	68ba      	ldr	r2, [r7, #8]
 80068f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80068f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f8:	699b      	ldr	r3, [r3, #24]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10b      	bne.n	8006916 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80068fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006902:	f383 8811 	msr	BASEPRI, r3
 8006906:	f3bf 8f6f 	isb	sy
 800690a:	f3bf 8f4f 	dsb	sy
 800690e:	617b      	str	r3, [r7, #20]
}
 8006910:	bf00      	nop
 8006912:	bf00      	nop
 8006914:	e7fd      	b.n	8006912 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006918:	699a      	ldr	r2, [r3, #24]
 800691a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691c:	18d1      	adds	r1, r2, r3
 800691e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006920:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006922:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006924:	f7ff ff04 	bl	8006730 <prvInsertTimerInActiveList>
					break;
 8006928:	e017      	b.n	800695a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800692a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006930:	f003 0302 	and.w	r3, r3, #2
 8006934:	2b00      	cmp	r3, #0
 8006936:	d103      	bne.n	8006940 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006938:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800693a:	f000 fb87 	bl	800704c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800693e:	e00c      	b.n	800695a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006942:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006946:	f023 0301 	bic.w	r3, r3, #1
 800694a:	b2da      	uxtb	r2, r3
 800694c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800694e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006952:	e002      	b.n	800695a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006954:	bf00      	nop
 8006956:	e000      	b.n	800695a <prvProcessReceivedCommands+0x1a6>
					break;
 8006958:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800695a:	4b08      	ldr	r3, [pc, #32]	@ (800697c <prvProcessReceivedCommands+0x1c8>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	1d39      	adds	r1, r7, #4
 8006960:	2200      	movs	r2, #0
 8006962:	4618      	mov	r0, r3
 8006964:	f7fe fb8c 	bl	8005080 <xQueueReceive>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	f47f af26 	bne.w	80067bc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006970:	bf00      	nop
 8006972:	bf00      	nop
 8006974:	3730      	adds	r7, #48	@ 0x30
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop
 800697c:	2000121c 	.word	0x2000121c

08006980 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b088      	sub	sp, #32
 8006984:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006986:	e049      	b.n	8006a1c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006988:	4b2e      	ldr	r3, [pc, #184]	@ (8006a44 <prvSwitchTimerLists+0xc4>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006992:	4b2c      	ldr	r3, [pc, #176]	@ (8006a44 <prvSwitchTimerLists+0xc4>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	3304      	adds	r3, #4
 80069a0:	4618      	mov	r0, r3
 80069a2:	f7fe f899 	bl	8004ad8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6a1b      	ldr	r3, [r3, #32]
 80069aa:	68f8      	ldr	r0, [r7, #12]
 80069ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069b4:	f003 0304 	and.w	r3, r3, #4
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d02f      	beq.n	8006a1c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	693a      	ldr	r2, [r7, #16]
 80069c2:	4413      	add	r3, r2
 80069c4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80069c6:	68ba      	ldr	r2, [r7, #8]
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d90e      	bls.n	80069ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	68ba      	ldr	r2, [r7, #8]
 80069d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	68fa      	ldr	r2, [r7, #12]
 80069d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80069da:	4b1a      	ldr	r3, [pc, #104]	@ (8006a44 <prvSwitchTimerLists+0xc4>)
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	3304      	adds	r3, #4
 80069e2:	4619      	mov	r1, r3
 80069e4:	4610      	mov	r0, r2
 80069e6:	f7fe f83f 	bl	8004a68 <vListInsert>
 80069ea:	e017      	b.n	8006a1c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80069ec:	2300      	movs	r3, #0
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	2300      	movs	r3, #0
 80069f2:	693a      	ldr	r2, [r7, #16]
 80069f4:	2100      	movs	r1, #0
 80069f6:	68f8      	ldr	r0, [r7, #12]
 80069f8:	f7ff fd5a 	bl	80064b0 <xTimerGenericCommand>
 80069fc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d10b      	bne.n	8006a1c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a08:	f383 8811 	msr	BASEPRI, r3
 8006a0c:	f3bf 8f6f 	isb	sy
 8006a10:	f3bf 8f4f 	dsb	sy
 8006a14:	603b      	str	r3, [r7, #0]
}
 8006a16:	bf00      	nop
 8006a18:	bf00      	nop
 8006a1a:	e7fd      	b.n	8006a18 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006a1c:	4b09      	ldr	r3, [pc, #36]	@ (8006a44 <prvSwitchTimerLists+0xc4>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1b0      	bne.n	8006988 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006a26:	4b07      	ldr	r3, [pc, #28]	@ (8006a44 <prvSwitchTimerLists+0xc4>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006a2c:	4b06      	ldr	r3, [pc, #24]	@ (8006a48 <prvSwitchTimerLists+0xc8>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a04      	ldr	r2, [pc, #16]	@ (8006a44 <prvSwitchTimerLists+0xc4>)
 8006a32:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006a34:	4a04      	ldr	r2, [pc, #16]	@ (8006a48 <prvSwitchTimerLists+0xc8>)
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	6013      	str	r3, [r2, #0]
}
 8006a3a:	bf00      	nop
 8006a3c:	3718      	adds	r7, #24
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	20001214 	.word	0x20001214
 8006a48:	20001218 	.word	0x20001218

08006a4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b082      	sub	sp, #8
 8006a50:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006a52:	f000 f92b 	bl	8006cac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006a56:	4b15      	ldr	r3, [pc, #84]	@ (8006aac <prvCheckForValidListAndQueue+0x60>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d120      	bne.n	8006aa0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006a5e:	4814      	ldr	r0, [pc, #80]	@ (8006ab0 <prvCheckForValidListAndQueue+0x64>)
 8006a60:	f7fd ffb4 	bl	80049cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006a64:	4813      	ldr	r0, [pc, #76]	@ (8006ab4 <prvCheckForValidListAndQueue+0x68>)
 8006a66:	f7fd ffb1 	bl	80049cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006a6a:	4b13      	ldr	r3, [pc, #76]	@ (8006ab8 <prvCheckForValidListAndQueue+0x6c>)
 8006a6c:	4a10      	ldr	r2, [pc, #64]	@ (8006ab0 <prvCheckForValidListAndQueue+0x64>)
 8006a6e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006a70:	4b12      	ldr	r3, [pc, #72]	@ (8006abc <prvCheckForValidListAndQueue+0x70>)
 8006a72:	4a10      	ldr	r2, [pc, #64]	@ (8006ab4 <prvCheckForValidListAndQueue+0x68>)
 8006a74:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006a76:	2300      	movs	r3, #0
 8006a78:	9300      	str	r3, [sp, #0]
 8006a7a:	4b11      	ldr	r3, [pc, #68]	@ (8006ac0 <prvCheckForValidListAndQueue+0x74>)
 8006a7c:	4a11      	ldr	r2, [pc, #68]	@ (8006ac4 <prvCheckForValidListAndQueue+0x78>)
 8006a7e:	2110      	movs	r1, #16
 8006a80:	200a      	movs	r0, #10
 8006a82:	f7fe f8bd 	bl	8004c00 <xQueueGenericCreateStatic>
 8006a86:	4603      	mov	r3, r0
 8006a88:	4a08      	ldr	r2, [pc, #32]	@ (8006aac <prvCheckForValidListAndQueue+0x60>)
 8006a8a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006a8c:	4b07      	ldr	r3, [pc, #28]	@ (8006aac <prvCheckForValidListAndQueue+0x60>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d005      	beq.n	8006aa0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006a94:	4b05      	ldr	r3, [pc, #20]	@ (8006aac <prvCheckForValidListAndQueue+0x60>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	490b      	ldr	r1, [pc, #44]	@ (8006ac8 <prvCheckForValidListAndQueue+0x7c>)
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f7fe fce2 	bl	8005464 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006aa0:	f000 f934 	bl	8006d0c <vPortExitCritical>
}
 8006aa4:	bf00      	nop
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	2000121c 	.word	0x2000121c
 8006ab0:	200011ec 	.word	0x200011ec
 8006ab4:	20001200 	.word	0x20001200
 8006ab8:	20001214 	.word	0x20001214
 8006abc:	20001218 	.word	0x20001218
 8006ac0:	200012c8 	.word	0x200012c8
 8006ac4:	20001228 	.word	0x20001228
 8006ac8:	080074a4 	.word	0x080074a4

08006acc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006acc:	b480      	push	{r7}
 8006ace:	b085      	sub	sp, #20
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	3b04      	subs	r3, #4
 8006adc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006ae4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	3b04      	subs	r3, #4
 8006aea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	f023 0201 	bic.w	r2, r3, #1
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	3b04      	subs	r3, #4
 8006afa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006afc:	4a08      	ldr	r2, [pc, #32]	@ (8006b20 <pxPortInitialiseStack+0x54>)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	3b14      	subs	r3, #20
 8006b06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	3b20      	subs	r3, #32
 8006b12:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006b14:	68fb      	ldr	r3, [r7, #12]
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3714      	adds	r7, #20
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bc80      	pop	{r7}
 8006b1e:	4770      	bx	lr
 8006b20:	08006b25 	.word	0x08006b25

08006b24 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006b24:	b480      	push	{r7}
 8006b26:	b085      	sub	sp, #20
 8006b28:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006b2e:	4b12      	ldr	r3, [pc, #72]	@ (8006b78 <prvTaskExitError+0x54>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b36:	d00b      	beq.n	8006b50 <prvTaskExitError+0x2c>
	__asm volatile
 8006b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b3c:	f383 8811 	msr	BASEPRI, r3
 8006b40:	f3bf 8f6f 	isb	sy
 8006b44:	f3bf 8f4f 	dsb	sy
 8006b48:	60fb      	str	r3, [r7, #12]
}
 8006b4a:	bf00      	nop
 8006b4c:	bf00      	nop
 8006b4e:	e7fd      	b.n	8006b4c <prvTaskExitError+0x28>
	__asm volatile
 8006b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b54:	f383 8811 	msr	BASEPRI, r3
 8006b58:	f3bf 8f6f 	isb	sy
 8006b5c:	f3bf 8f4f 	dsb	sy
 8006b60:	60bb      	str	r3, [r7, #8]
}
 8006b62:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006b64:	bf00      	nop
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d0fc      	beq.n	8006b66 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006b6c:	bf00      	nop
 8006b6e:	bf00      	nop
 8006b70:	3714      	adds	r7, #20
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bc80      	pop	{r7}
 8006b76:	4770      	bx	lr
 8006b78:	20000010 	.word	0x20000010
 8006b7c:	00000000 	.word	0x00000000

08006b80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006b80:	4b07      	ldr	r3, [pc, #28]	@ (8006ba0 <pxCurrentTCBConst2>)
 8006b82:	6819      	ldr	r1, [r3, #0]
 8006b84:	6808      	ldr	r0, [r1, #0]
 8006b86:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006b8a:	f380 8809 	msr	PSP, r0
 8006b8e:	f3bf 8f6f 	isb	sy
 8006b92:	f04f 0000 	mov.w	r0, #0
 8006b96:	f380 8811 	msr	BASEPRI, r0
 8006b9a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006b9e:	4770      	bx	lr

08006ba0 <pxCurrentTCBConst2>:
 8006ba0:	20000cec 	.word	0x20000cec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006ba4:	bf00      	nop
 8006ba6:	bf00      	nop

08006ba8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006ba8:	4806      	ldr	r0, [pc, #24]	@ (8006bc4 <prvPortStartFirstTask+0x1c>)
 8006baa:	6800      	ldr	r0, [r0, #0]
 8006bac:	6800      	ldr	r0, [r0, #0]
 8006bae:	f380 8808 	msr	MSP, r0
 8006bb2:	b662      	cpsie	i
 8006bb4:	b661      	cpsie	f
 8006bb6:	f3bf 8f4f 	dsb	sy
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	df00      	svc	0
 8006bc0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006bc2:	bf00      	nop
 8006bc4:	e000ed08 	.word	0xe000ed08

08006bc8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006bce:	4b32      	ldr	r3, [pc, #200]	@ (8006c98 <xPortStartScheduler+0xd0>)
 8006bd0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	781b      	ldrb	r3, [r3, #0]
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	22ff      	movs	r2, #255	@ 0xff
 8006bde:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006be8:	78fb      	ldrb	r3, [r7, #3]
 8006bea:	b2db      	uxtb	r3, r3
 8006bec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006bf0:	b2da      	uxtb	r2, r3
 8006bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8006c9c <xPortStartScheduler+0xd4>)
 8006bf4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8006ca0 <xPortStartScheduler+0xd8>)
 8006bf8:	2207      	movs	r2, #7
 8006bfa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006bfc:	e009      	b.n	8006c12 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006bfe:	4b28      	ldr	r3, [pc, #160]	@ (8006ca0 <xPortStartScheduler+0xd8>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	3b01      	subs	r3, #1
 8006c04:	4a26      	ldr	r2, [pc, #152]	@ (8006ca0 <xPortStartScheduler+0xd8>)
 8006c06:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006c08:	78fb      	ldrb	r3, [r7, #3]
 8006c0a:	b2db      	uxtb	r3, r3
 8006c0c:	005b      	lsls	r3, r3, #1
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006c12:	78fb      	ldrb	r3, [r7, #3]
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c1a:	2b80      	cmp	r3, #128	@ 0x80
 8006c1c:	d0ef      	beq.n	8006bfe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006c1e:	4b20      	ldr	r3, [pc, #128]	@ (8006ca0 <xPortStartScheduler+0xd8>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f1c3 0307 	rsb	r3, r3, #7
 8006c26:	2b04      	cmp	r3, #4
 8006c28:	d00b      	beq.n	8006c42 <xPortStartScheduler+0x7a>
	__asm volatile
 8006c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2e:	f383 8811 	msr	BASEPRI, r3
 8006c32:	f3bf 8f6f 	isb	sy
 8006c36:	f3bf 8f4f 	dsb	sy
 8006c3a:	60bb      	str	r3, [r7, #8]
}
 8006c3c:	bf00      	nop
 8006c3e:	bf00      	nop
 8006c40:	e7fd      	b.n	8006c3e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006c42:	4b17      	ldr	r3, [pc, #92]	@ (8006ca0 <xPortStartScheduler+0xd8>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	021b      	lsls	r3, r3, #8
 8006c48:	4a15      	ldr	r2, [pc, #84]	@ (8006ca0 <xPortStartScheduler+0xd8>)
 8006c4a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006c4c:	4b14      	ldr	r3, [pc, #80]	@ (8006ca0 <xPortStartScheduler+0xd8>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006c54:	4a12      	ldr	r2, [pc, #72]	@ (8006ca0 <xPortStartScheduler+0xd8>)
 8006c56:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	b2da      	uxtb	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006c60:	4b10      	ldr	r3, [pc, #64]	@ (8006ca4 <xPortStartScheduler+0xdc>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a0f      	ldr	r2, [pc, #60]	@ (8006ca4 <xPortStartScheduler+0xdc>)
 8006c66:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006c6a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca4 <xPortStartScheduler+0xdc>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a0c      	ldr	r2, [pc, #48]	@ (8006ca4 <xPortStartScheduler+0xdc>)
 8006c72:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006c76:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006c78:	f000 f8b8 	bl	8006dec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8006ca8 <xPortStartScheduler+0xe0>)
 8006c7e:	2200      	movs	r2, #0
 8006c80:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006c82:	f7ff ff91 	bl	8006ba8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006c86:	f7ff f86b 	bl	8005d60 <vTaskSwitchContext>
	prvTaskExitError();
 8006c8a:	f7ff ff4b 	bl	8006b24 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3710      	adds	r7, #16
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	e000e400 	.word	0xe000e400
 8006c9c:	20001318 	.word	0x20001318
 8006ca0:	2000131c 	.word	0x2000131c
 8006ca4:	e000ed20 	.word	0xe000ed20
 8006ca8:	20000010 	.word	0x20000010

08006cac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
	__asm volatile
 8006cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb6:	f383 8811 	msr	BASEPRI, r3
 8006cba:	f3bf 8f6f 	isb	sy
 8006cbe:	f3bf 8f4f 	dsb	sy
 8006cc2:	607b      	str	r3, [r7, #4]
}
 8006cc4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8006d04 <vPortEnterCritical+0x58>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	3301      	adds	r3, #1
 8006ccc:	4a0d      	ldr	r2, [pc, #52]	@ (8006d04 <vPortEnterCritical+0x58>)
 8006cce:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8006d04 <vPortEnterCritical+0x58>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d110      	bne.n	8006cfa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8006d08 <vPortEnterCritical+0x5c>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d00b      	beq.n	8006cfa <vPortEnterCritical+0x4e>
	__asm volatile
 8006ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce6:	f383 8811 	msr	BASEPRI, r3
 8006cea:	f3bf 8f6f 	isb	sy
 8006cee:	f3bf 8f4f 	dsb	sy
 8006cf2:	603b      	str	r3, [r7, #0]
}
 8006cf4:	bf00      	nop
 8006cf6:	bf00      	nop
 8006cf8:	e7fd      	b.n	8006cf6 <vPortEnterCritical+0x4a>
	}
}
 8006cfa:	bf00      	nop
 8006cfc:	370c      	adds	r7, #12
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bc80      	pop	{r7}
 8006d02:	4770      	bx	lr
 8006d04:	20000010 	.word	0x20000010
 8006d08:	e000ed04 	.word	0xe000ed04

08006d0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006d12:	4b12      	ldr	r3, [pc, #72]	@ (8006d5c <vPortExitCritical+0x50>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10b      	bne.n	8006d32 <vPortExitCritical+0x26>
	__asm volatile
 8006d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d1e:	f383 8811 	msr	BASEPRI, r3
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	f3bf 8f4f 	dsb	sy
 8006d2a:	607b      	str	r3, [r7, #4]
}
 8006d2c:	bf00      	nop
 8006d2e:	bf00      	nop
 8006d30:	e7fd      	b.n	8006d2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006d32:	4b0a      	ldr	r3, [pc, #40]	@ (8006d5c <vPortExitCritical+0x50>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3b01      	subs	r3, #1
 8006d38:	4a08      	ldr	r2, [pc, #32]	@ (8006d5c <vPortExitCritical+0x50>)
 8006d3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006d3c:	4b07      	ldr	r3, [pc, #28]	@ (8006d5c <vPortExitCritical+0x50>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d105      	bne.n	8006d50 <vPortExitCritical+0x44>
 8006d44:	2300      	movs	r3, #0
 8006d46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	f383 8811 	msr	BASEPRI, r3
}
 8006d4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bc80      	pop	{r7}
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	20000010 	.word	0x20000010

08006d60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006d60:	f3ef 8009 	mrs	r0, PSP
 8006d64:	f3bf 8f6f 	isb	sy
 8006d68:	4b0d      	ldr	r3, [pc, #52]	@ (8006da0 <pxCurrentTCBConst>)
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006d70:	6010      	str	r0, [r2, #0]
 8006d72:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006d76:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006d7a:	f380 8811 	msr	BASEPRI, r0
 8006d7e:	f7fe ffef 	bl	8005d60 <vTaskSwitchContext>
 8006d82:	f04f 0000 	mov.w	r0, #0
 8006d86:	f380 8811 	msr	BASEPRI, r0
 8006d8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006d8e:	6819      	ldr	r1, [r3, #0]
 8006d90:	6808      	ldr	r0, [r1, #0]
 8006d92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006d96:	f380 8809 	msr	PSP, r0
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	4770      	bx	lr

08006da0 <pxCurrentTCBConst>:
 8006da0:	20000cec 	.word	0x20000cec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006da4:	bf00      	nop
 8006da6:	bf00      	nop

08006da8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b082      	sub	sp, #8
 8006dac:	af00      	add	r7, sp, #0
	__asm volatile
 8006dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db2:	f383 8811 	msr	BASEPRI, r3
 8006db6:	f3bf 8f6f 	isb	sy
 8006dba:	f3bf 8f4f 	dsb	sy
 8006dbe:	607b      	str	r3, [r7, #4]
}
 8006dc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006dc2:	f7fe ff13 	bl	8005bec <xTaskIncrementTick>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d003      	beq.n	8006dd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006dcc:	4b06      	ldr	r3, [pc, #24]	@ (8006de8 <xPortSysTickHandler+0x40>)
 8006dce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006dd2:	601a      	str	r2, [r3, #0]
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	f383 8811 	msr	BASEPRI, r3
}
 8006dde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006de0:	bf00      	nop
 8006de2:	3708      	adds	r7, #8
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	e000ed04 	.word	0xe000ed04

08006dec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006dec:	b480      	push	{r7}
 8006dee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006df0:	4b0a      	ldr	r3, [pc, #40]	@ (8006e1c <vPortSetupTimerInterrupt+0x30>)
 8006df2:	2200      	movs	r2, #0
 8006df4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006df6:	4b0a      	ldr	r3, [pc, #40]	@ (8006e20 <vPortSetupTimerInterrupt+0x34>)
 8006df8:	2200      	movs	r2, #0
 8006dfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006dfc:	4b09      	ldr	r3, [pc, #36]	@ (8006e24 <vPortSetupTimerInterrupt+0x38>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a09      	ldr	r2, [pc, #36]	@ (8006e28 <vPortSetupTimerInterrupt+0x3c>)
 8006e02:	fba2 2303 	umull	r2, r3, r2, r3
 8006e06:	099b      	lsrs	r3, r3, #6
 8006e08:	4a08      	ldr	r2, [pc, #32]	@ (8006e2c <vPortSetupTimerInterrupt+0x40>)
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006e0e:	4b03      	ldr	r3, [pc, #12]	@ (8006e1c <vPortSetupTimerInterrupt+0x30>)
 8006e10:	2207      	movs	r2, #7
 8006e12:	601a      	str	r2, [r3, #0]
}
 8006e14:	bf00      	nop
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bc80      	pop	{r7}
 8006e1a:	4770      	bx	lr
 8006e1c:	e000e010 	.word	0xe000e010
 8006e20:	e000e018 	.word	0xe000e018
 8006e24:	20000004 	.word	0x20000004
 8006e28:	10624dd3 	.word	0x10624dd3
 8006e2c:	e000e014 	.word	0xe000e014

08006e30 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006e30:	b480      	push	{r7}
 8006e32:	b085      	sub	sp, #20
 8006e34:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006e36:	f3ef 8305 	mrs	r3, IPSR
 8006e3a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2b0f      	cmp	r3, #15
 8006e40:	d915      	bls.n	8006e6e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006e42:	4a17      	ldr	r2, [pc, #92]	@ (8006ea0 <vPortValidateInterruptPriority+0x70>)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	4413      	add	r3, r2
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006e4c:	4b15      	ldr	r3, [pc, #84]	@ (8006ea4 <vPortValidateInterruptPriority+0x74>)
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	7afa      	ldrb	r2, [r7, #11]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d20b      	bcs.n	8006e6e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5a:	f383 8811 	msr	BASEPRI, r3
 8006e5e:	f3bf 8f6f 	isb	sy
 8006e62:	f3bf 8f4f 	dsb	sy
 8006e66:	607b      	str	r3, [r7, #4]
}
 8006e68:	bf00      	nop
 8006e6a:	bf00      	nop
 8006e6c:	e7fd      	b.n	8006e6a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8006ea8 <vPortValidateInterruptPriority+0x78>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006e76:	4b0d      	ldr	r3, [pc, #52]	@ (8006eac <vPortValidateInterruptPriority+0x7c>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d90b      	bls.n	8006e96 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e82:	f383 8811 	msr	BASEPRI, r3
 8006e86:	f3bf 8f6f 	isb	sy
 8006e8a:	f3bf 8f4f 	dsb	sy
 8006e8e:	603b      	str	r3, [r7, #0]
}
 8006e90:	bf00      	nop
 8006e92:	bf00      	nop
 8006e94:	e7fd      	b.n	8006e92 <vPortValidateInterruptPriority+0x62>
	}
 8006e96:	bf00      	nop
 8006e98:	3714      	adds	r7, #20
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bc80      	pop	{r7}
 8006e9e:	4770      	bx	lr
 8006ea0:	e000e3f0 	.word	0xe000e3f0
 8006ea4:	20001318 	.word	0x20001318
 8006ea8:	e000ed0c 	.word	0xe000ed0c
 8006eac:	2000131c 	.word	0x2000131c

08006eb0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b08a      	sub	sp, #40	@ 0x28
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006ebc:	f7fe fddc 	bl	8005a78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006ec0:	4b5c      	ldr	r3, [pc, #368]	@ (8007034 <pvPortMalloc+0x184>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d101      	bne.n	8006ecc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006ec8:	f000 f924 	bl	8007114 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006ecc:	4b5a      	ldr	r3, [pc, #360]	@ (8007038 <pvPortMalloc+0x188>)
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	4013      	ands	r3, r2
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f040 8095 	bne.w	8007004 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d01e      	beq.n	8006f1e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006ee0:	2208      	movs	r2, #8
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4413      	add	r3, r2
 8006ee6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f003 0307 	and.w	r3, r3, #7
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d015      	beq.n	8006f1e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f023 0307 	bic.w	r3, r3, #7
 8006ef8:	3308      	adds	r3, #8
 8006efa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f003 0307 	and.w	r3, r3, #7
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d00b      	beq.n	8006f1e <pvPortMalloc+0x6e>
	__asm volatile
 8006f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	617b      	str	r3, [r7, #20]
}
 8006f18:	bf00      	nop
 8006f1a:	bf00      	nop
 8006f1c:	e7fd      	b.n	8006f1a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d06f      	beq.n	8007004 <pvPortMalloc+0x154>
 8006f24:	4b45      	ldr	r3, [pc, #276]	@ (800703c <pvPortMalloc+0x18c>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d86a      	bhi.n	8007004 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006f2e:	4b44      	ldr	r3, [pc, #272]	@ (8007040 <pvPortMalloc+0x190>)
 8006f30:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006f32:	4b43      	ldr	r3, [pc, #268]	@ (8007040 <pvPortMalloc+0x190>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006f38:	e004      	b.n	8006f44 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f3c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d903      	bls.n	8006f56 <pvPortMalloc+0xa6>
 8006f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1f1      	bne.n	8006f3a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006f56:	4b37      	ldr	r3, [pc, #220]	@ (8007034 <pvPortMalloc+0x184>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d051      	beq.n	8007004 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006f60:	6a3b      	ldr	r3, [r7, #32]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	2208      	movs	r2, #8
 8006f66:	4413      	add	r3, r2
 8006f68:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	6a3b      	ldr	r3, [r7, #32]
 8006f70:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f74:	685a      	ldr	r2, [r3, #4]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	1ad2      	subs	r2, r2, r3
 8006f7a:	2308      	movs	r3, #8
 8006f7c:	005b      	lsls	r3, r3, #1
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d920      	bls.n	8006fc4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006f82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4413      	add	r3, r2
 8006f88:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	f003 0307 	and.w	r3, r3, #7
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d00b      	beq.n	8006fac <pvPortMalloc+0xfc>
	__asm volatile
 8006f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f98:	f383 8811 	msr	BASEPRI, r3
 8006f9c:	f3bf 8f6f 	isb	sy
 8006fa0:	f3bf 8f4f 	dsb	sy
 8006fa4:	613b      	str	r3, [r7, #16]
}
 8006fa6:	bf00      	nop
 8006fa8:	bf00      	nop
 8006faa:	e7fd      	b.n	8006fa8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fae:	685a      	ldr	r2, [r3, #4]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	1ad2      	subs	r2, r2, r3
 8006fb4:	69bb      	ldr	r3, [r7, #24]
 8006fb6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006fbe:	69b8      	ldr	r0, [r7, #24]
 8006fc0:	f000 f90a 	bl	80071d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800703c <pvPortMalloc+0x18c>)
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	1ad3      	subs	r3, r2, r3
 8006fce:	4a1b      	ldr	r2, [pc, #108]	@ (800703c <pvPortMalloc+0x18c>)
 8006fd0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800703c <pvPortMalloc+0x18c>)
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	4b1b      	ldr	r3, [pc, #108]	@ (8007044 <pvPortMalloc+0x194>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d203      	bcs.n	8006fe6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006fde:	4b17      	ldr	r3, [pc, #92]	@ (800703c <pvPortMalloc+0x18c>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a18      	ldr	r2, [pc, #96]	@ (8007044 <pvPortMalloc+0x194>)
 8006fe4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe8:	685a      	ldr	r2, [r3, #4]
 8006fea:	4b13      	ldr	r3, [pc, #76]	@ (8007038 <pvPortMalloc+0x188>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	431a      	orrs	r2, r3
 8006ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006ffa:	4b13      	ldr	r3, [pc, #76]	@ (8007048 <pvPortMalloc+0x198>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	3301      	adds	r3, #1
 8007000:	4a11      	ldr	r2, [pc, #68]	@ (8007048 <pvPortMalloc+0x198>)
 8007002:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007004:	f7fe fd46 	bl	8005a94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	f003 0307 	and.w	r3, r3, #7
 800700e:	2b00      	cmp	r3, #0
 8007010:	d00b      	beq.n	800702a <pvPortMalloc+0x17a>
	__asm volatile
 8007012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007016:	f383 8811 	msr	BASEPRI, r3
 800701a:	f3bf 8f6f 	isb	sy
 800701e:	f3bf 8f4f 	dsb	sy
 8007022:	60fb      	str	r3, [r7, #12]
}
 8007024:	bf00      	nop
 8007026:	bf00      	nop
 8007028:	e7fd      	b.n	8007026 <pvPortMalloc+0x176>
	return pvReturn;
 800702a:	69fb      	ldr	r3, [r7, #28]
}
 800702c:	4618      	mov	r0, r3
 800702e:	3728      	adds	r7, #40	@ 0x28
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}
 8007034:	20001f28 	.word	0x20001f28
 8007038:	20001f3c 	.word	0x20001f3c
 800703c:	20001f2c 	.word	0x20001f2c
 8007040:	20001f20 	.word	0x20001f20
 8007044:	20001f30 	.word	0x20001f30
 8007048:	20001f34 	.word	0x20001f34

0800704c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b086      	sub	sp, #24
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d04f      	beq.n	80070fe <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800705e:	2308      	movs	r3, #8
 8007060:	425b      	negs	r3, r3
 8007062:	697a      	ldr	r2, [r7, #20]
 8007064:	4413      	add	r3, r2
 8007066:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	685a      	ldr	r2, [r3, #4]
 8007070:	4b25      	ldr	r3, [pc, #148]	@ (8007108 <vPortFree+0xbc>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4013      	ands	r3, r2
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10b      	bne.n	8007092 <vPortFree+0x46>
	__asm volatile
 800707a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800707e:	f383 8811 	msr	BASEPRI, r3
 8007082:	f3bf 8f6f 	isb	sy
 8007086:	f3bf 8f4f 	dsb	sy
 800708a:	60fb      	str	r3, [r7, #12]
}
 800708c:	bf00      	nop
 800708e:	bf00      	nop
 8007090:	e7fd      	b.n	800708e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d00b      	beq.n	80070b2 <vPortFree+0x66>
	__asm volatile
 800709a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800709e:	f383 8811 	msr	BASEPRI, r3
 80070a2:	f3bf 8f6f 	isb	sy
 80070a6:	f3bf 8f4f 	dsb	sy
 80070aa:	60bb      	str	r3, [r7, #8]
}
 80070ac:	bf00      	nop
 80070ae:	bf00      	nop
 80070b0:	e7fd      	b.n	80070ae <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	4b14      	ldr	r3, [pc, #80]	@ (8007108 <vPortFree+0xbc>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4013      	ands	r3, r2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d01e      	beq.n	80070fe <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d11a      	bne.n	80070fe <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	685a      	ldr	r2, [r3, #4]
 80070cc:	4b0e      	ldr	r3, [pc, #56]	@ (8007108 <vPortFree+0xbc>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	43db      	mvns	r3, r3
 80070d2:	401a      	ands	r2, r3
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80070d8:	f7fe fcce 	bl	8005a78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	685a      	ldr	r2, [r3, #4]
 80070e0:	4b0a      	ldr	r3, [pc, #40]	@ (800710c <vPortFree+0xc0>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4413      	add	r3, r2
 80070e6:	4a09      	ldr	r2, [pc, #36]	@ (800710c <vPortFree+0xc0>)
 80070e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80070ea:	6938      	ldr	r0, [r7, #16]
 80070ec:	f000 f874 	bl	80071d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80070f0:	4b07      	ldr	r3, [pc, #28]	@ (8007110 <vPortFree+0xc4>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	3301      	adds	r3, #1
 80070f6:	4a06      	ldr	r2, [pc, #24]	@ (8007110 <vPortFree+0xc4>)
 80070f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80070fa:	f7fe fccb 	bl	8005a94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80070fe:	bf00      	nop
 8007100:	3718      	adds	r7, #24
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop
 8007108:	20001f3c 	.word	0x20001f3c
 800710c:	20001f2c 	.word	0x20001f2c
 8007110:	20001f38 	.word	0x20001f38

08007114 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007114:	b480      	push	{r7}
 8007116:	b085      	sub	sp, #20
 8007118:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800711a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800711e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007120:	4b27      	ldr	r3, [pc, #156]	@ (80071c0 <prvHeapInit+0xac>)
 8007122:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f003 0307 	and.w	r3, r3, #7
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00c      	beq.n	8007148 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	3307      	adds	r3, #7
 8007132:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f023 0307 	bic.w	r3, r3, #7
 800713a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800713c:	68ba      	ldr	r2, [r7, #8]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	4a1f      	ldr	r2, [pc, #124]	@ (80071c0 <prvHeapInit+0xac>)
 8007144:	4413      	add	r3, r2
 8007146:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800714c:	4a1d      	ldr	r2, [pc, #116]	@ (80071c4 <prvHeapInit+0xb0>)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007152:	4b1c      	ldr	r3, [pc, #112]	@ (80071c4 <prvHeapInit+0xb0>)
 8007154:	2200      	movs	r2, #0
 8007156:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	68ba      	ldr	r2, [r7, #8]
 800715c:	4413      	add	r3, r2
 800715e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007160:	2208      	movs	r2, #8
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	1a9b      	subs	r3, r3, r2
 8007166:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f023 0307 	bic.w	r3, r3, #7
 800716e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	4a15      	ldr	r2, [pc, #84]	@ (80071c8 <prvHeapInit+0xb4>)
 8007174:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007176:	4b14      	ldr	r3, [pc, #80]	@ (80071c8 <prvHeapInit+0xb4>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2200      	movs	r2, #0
 800717c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800717e:	4b12      	ldr	r3, [pc, #72]	@ (80071c8 <prvHeapInit+0xb4>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	2200      	movs	r2, #0
 8007184:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	1ad2      	subs	r2, r2, r3
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007194:	4b0c      	ldr	r3, [pc, #48]	@ (80071c8 <prvHeapInit+0xb4>)
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	4a0a      	ldr	r2, [pc, #40]	@ (80071cc <prvHeapInit+0xb8>)
 80071a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	4a09      	ldr	r2, [pc, #36]	@ (80071d0 <prvHeapInit+0xbc>)
 80071aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80071ac:	4b09      	ldr	r3, [pc, #36]	@ (80071d4 <prvHeapInit+0xc0>)
 80071ae:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80071b2:	601a      	str	r2, [r3, #0]
}
 80071b4:	bf00      	nop
 80071b6:	3714      	adds	r7, #20
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bc80      	pop	{r7}
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	20001320 	.word	0x20001320
 80071c4:	20001f20 	.word	0x20001f20
 80071c8:	20001f28 	.word	0x20001f28
 80071cc:	20001f30 	.word	0x20001f30
 80071d0:	20001f2c 	.word	0x20001f2c
 80071d4:	20001f3c 	.word	0x20001f3c

080071d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80071d8:	b480      	push	{r7}
 80071da:	b085      	sub	sp, #20
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80071e0:	4b27      	ldr	r3, [pc, #156]	@ (8007280 <prvInsertBlockIntoFreeList+0xa8>)
 80071e2:	60fb      	str	r3, [r7, #12]
 80071e4:	e002      	b.n	80071ec <prvInsertBlockIntoFreeList+0x14>
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	60fb      	str	r3, [r7, #12]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d8f7      	bhi.n	80071e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	68ba      	ldr	r2, [r7, #8]
 8007200:	4413      	add	r3, r2
 8007202:	687a      	ldr	r2, [r7, #4]
 8007204:	429a      	cmp	r2, r3
 8007206:	d108      	bne.n	800721a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	441a      	add	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	68ba      	ldr	r2, [r7, #8]
 8007224:	441a      	add	r2, r3
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	429a      	cmp	r2, r3
 800722c:	d118      	bne.n	8007260 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	4b14      	ldr	r3, [pc, #80]	@ (8007284 <prvInsertBlockIntoFreeList+0xac>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	429a      	cmp	r2, r3
 8007238:	d00d      	beq.n	8007256 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	685a      	ldr	r2, [r3, #4]
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	441a      	add	r2, r3
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	601a      	str	r2, [r3, #0]
 8007254:	e008      	b.n	8007268 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007256:	4b0b      	ldr	r3, [pc, #44]	@ (8007284 <prvInsertBlockIntoFreeList+0xac>)
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	601a      	str	r2, [r3, #0]
 800725e:	e003      	b.n	8007268 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	429a      	cmp	r2, r3
 800726e:	d002      	beq.n	8007276 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	687a      	ldr	r2, [r7, #4]
 8007274:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007276:	bf00      	nop
 8007278:	3714      	adds	r7, #20
 800727a:	46bd      	mov	sp, r7
 800727c:	bc80      	pop	{r7}
 800727e:	4770      	bx	lr
 8007280:	20001f20 	.word	0x20001f20
 8007284:	20001f28 	.word	0x20001f28

08007288 <memset>:
 8007288:	4603      	mov	r3, r0
 800728a:	4402      	add	r2, r0
 800728c:	4293      	cmp	r3, r2
 800728e:	d100      	bne.n	8007292 <memset+0xa>
 8007290:	4770      	bx	lr
 8007292:	f803 1b01 	strb.w	r1, [r3], #1
 8007296:	e7f9      	b.n	800728c <memset+0x4>

08007298 <_reclaim_reent>:
 8007298:	4b2d      	ldr	r3, [pc, #180]	@ (8007350 <_reclaim_reent+0xb8>)
 800729a:	b570      	push	{r4, r5, r6, lr}
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4604      	mov	r4, r0
 80072a0:	4283      	cmp	r3, r0
 80072a2:	d053      	beq.n	800734c <_reclaim_reent+0xb4>
 80072a4:	69c3      	ldr	r3, [r0, #28]
 80072a6:	b31b      	cbz	r3, 80072f0 <_reclaim_reent+0x58>
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	b163      	cbz	r3, 80072c6 <_reclaim_reent+0x2e>
 80072ac:	2500      	movs	r5, #0
 80072ae:	69e3      	ldr	r3, [r4, #28]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	5959      	ldr	r1, [r3, r5]
 80072b4:	b9b1      	cbnz	r1, 80072e4 <_reclaim_reent+0x4c>
 80072b6:	3504      	adds	r5, #4
 80072b8:	2d80      	cmp	r5, #128	@ 0x80
 80072ba:	d1f8      	bne.n	80072ae <_reclaim_reent+0x16>
 80072bc:	69e3      	ldr	r3, [r4, #28]
 80072be:	4620      	mov	r0, r4
 80072c0:	68d9      	ldr	r1, [r3, #12]
 80072c2:	f000 f87b 	bl	80073bc <_free_r>
 80072c6:	69e3      	ldr	r3, [r4, #28]
 80072c8:	6819      	ldr	r1, [r3, #0]
 80072ca:	b111      	cbz	r1, 80072d2 <_reclaim_reent+0x3a>
 80072cc:	4620      	mov	r0, r4
 80072ce:	f000 f875 	bl	80073bc <_free_r>
 80072d2:	69e3      	ldr	r3, [r4, #28]
 80072d4:	689d      	ldr	r5, [r3, #8]
 80072d6:	b15d      	cbz	r5, 80072f0 <_reclaim_reent+0x58>
 80072d8:	4629      	mov	r1, r5
 80072da:	4620      	mov	r0, r4
 80072dc:	682d      	ldr	r5, [r5, #0]
 80072de:	f000 f86d 	bl	80073bc <_free_r>
 80072e2:	e7f8      	b.n	80072d6 <_reclaim_reent+0x3e>
 80072e4:	680e      	ldr	r6, [r1, #0]
 80072e6:	4620      	mov	r0, r4
 80072e8:	f000 f868 	bl	80073bc <_free_r>
 80072ec:	4631      	mov	r1, r6
 80072ee:	e7e1      	b.n	80072b4 <_reclaim_reent+0x1c>
 80072f0:	6961      	ldr	r1, [r4, #20]
 80072f2:	b111      	cbz	r1, 80072fa <_reclaim_reent+0x62>
 80072f4:	4620      	mov	r0, r4
 80072f6:	f000 f861 	bl	80073bc <_free_r>
 80072fa:	69e1      	ldr	r1, [r4, #28]
 80072fc:	b111      	cbz	r1, 8007304 <_reclaim_reent+0x6c>
 80072fe:	4620      	mov	r0, r4
 8007300:	f000 f85c 	bl	80073bc <_free_r>
 8007304:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007306:	b111      	cbz	r1, 800730e <_reclaim_reent+0x76>
 8007308:	4620      	mov	r0, r4
 800730a:	f000 f857 	bl	80073bc <_free_r>
 800730e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007310:	b111      	cbz	r1, 8007318 <_reclaim_reent+0x80>
 8007312:	4620      	mov	r0, r4
 8007314:	f000 f852 	bl	80073bc <_free_r>
 8007318:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800731a:	b111      	cbz	r1, 8007322 <_reclaim_reent+0x8a>
 800731c:	4620      	mov	r0, r4
 800731e:	f000 f84d 	bl	80073bc <_free_r>
 8007322:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007324:	b111      	cbz	r1, 800732c <_reclaim_reent+0x94>
 8007326:	4620      	mov	r0, r4
 8007328:	f000 f848 	bl	80073bc <_free_r>
 800732c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800732e:	b111      	cbz	r1, 8007336 <_reclaim_reent+0x9e>
 8007330:	4620      	mov	r0, r4
 8007332:	f000 f843 	bl	80073bc <_free_r>
 8007336:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007338:	b111      	cbz	r1, 8007340 <_reclaim_reent+0xa8>
 800733a:	4620      	mov	r0, r4
 800733c:	f000 f83e 	bl	80073bc <_free_r>
 8007340:	6a23      	ldr	r3, [r4, #32]
 8007342:	b11b      	cbz	r3, 800734c <_reclaim_reent+0xb4>
 8007344:	4620      	mov	r0, r4
 8007346:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800734a:	4718      	bx	r3
 800734c:	bd70      	pop	{r4, r5, r6, pc}
 800734e:	bf00      	nop
 8007350:	20000014 	.word	0x20000014

08007354 <__libc_init_array>:
 8007354:	b570      	push	{r4, r5, r6, lr}
 8007356:	2600      	movs	r6, #0
 8007358:	4d0c      	ldr	r5, [pc, #48]	@ (800738c <__libc_init_array+0x38>)
 800735a:	4c0d      	ldr	r4, [pc, #52]	@ (8007390 <__libc_init_array+0x3c>)
 800735c:	1b64      	subs	r4, r4, r5
 800735e:	10a4      	asrs	r4, r4, #2
 8007360:	42a6      	cmp	r6, r4
 8007362:	d109      	bne.n	8007378 <__libc_init_array+0x24>
 8007364:	f000 f87e 	bl	8007464 <_init>
 8007368:	2600      	movs	r6, #0
 800736a:	4d0a      	ldr	r5, [pc, #40]	@ (8007394 <__libc_init_array+0x40>)
 800736c:	4c0a      	ldr	r4, [pc, #40]	@ (8007398 <__libc_init_array+0x44>)
 800736e:	1b64      	subs	r4, r4, r5
 8007370:	10a4      	asrs	r4, r4, #2
 8007372:	42a6      	cmp	r6, r4
 8007374:	d105      	bne.n	8007382 <__libc_init_array+0x2e>
 8007376:	bd70      	pop	{r4, r5, r6, pc}
 8007378:	f855 3b04 	ldr.w	r3, [r5], #4
 800737c:	4798      	blx	r3
 800737e:	3601      	adds	r6, #1
 8007380:	e7ee      	b.n	8007360 <__libc_init_array+0xc>
 8007382:	f855 3b04 	ldr.w	r3, [r5], #4
 8007386:	4798      	blx	r3
 8007388:	3601      	adds	r6, #1
 800738a:	e7f2      	b.n	8007372 <__libc_init_array+0x1e>
 800738c:	08007538 	.word	0x08007538
 8007390:	08007538 	.word	0x08007538
 8007394:	08007538 	.word	0x08007538
 8007398:	0800753c 	.word	0x0800753c

0800739c <__retarget_lock_acquire_recursive>:
 800739c:	4770      	bx	lr

0800739e <__retarget_lock_release_recursive>:
 800739e:	4770      	bx	lr

080073a0 <memcpy>:
 80073a0:	440a      	add	r2, r1
 80073a2:	4291      	cmp	r1, r2
 80073a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80073a8:	d100      	bne.n	80073ac <memcpy+0xc>
 80073aa:	4770      	bx	lr
 80073ac:	b510      	push	{r4, lr}
 80073ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073b2:	4291      	cmp	r1, r2
 80073b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073b8:	d1f9      	bne.n	80073ae <memcpy+0xe>
 80073ba:	bd10      	pop	{r4, pc}

080073bc <_free_r>:
 80073bc:	b538      	push	{r3, r4, r5, lr}
 80073be:	4605      	mov	r5, r0
 80073c0:	2900      	cmp	r1, #0
 80073c2:	d040      	beq.n	8007446 <_free_r+0x8a>
 80073c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073c8:	1f0c      	subs	r4, r1, #4
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	bfb8      	it	lt
 80073ce:	18e4      	addlt	r4, r4, r3
 80073d0:	f000 f83c 	bl	800744c <__malloc_lock>
 80073d4:	4a1c      	ldr	r2, [pc, #112]	@ (8007448 <_free_r+0x8c>)
 80073d6:	6813      	ldr	r3, [r2, #0]
 80073d8:	b933      	cbnz	r3, 80073e8 <_free_r+0x2c>
 80073da:	6063      	str	r3, [r4, #4]
 80073dc:	6014      	str	r4, [r2, #0]
 80073de:	4628      	mov	r0, r5
 80073e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073e4:	f000 b838 	b.w	8007458 <__malloc_unlock>
 80073e8:	42a3      	cmp	r3, r4
 80073ea:	d908      	bls.n	80073fe <_free_r+0x42>
 80073ec:	6820      	ldr	r0, [r4, #0]
 80073ee:	1821      	adds	r1, r4, r0
 80073f0:	428b      	cmp	r3, r1
 80073f2:	bf01      	itttt	eq
 80073f4:	6819      	ldreq	r1, [r3, #0]
 80073f6:	685b      	ldreq	r3, [r3, #4]
 80073f8:	1809      	addeq	r1, r1, r0
 80073fa:	6021      	streq	r1, [r4, #0]
 80073fc:	e7ed      	b.n	80073da <_free_r+0x1e>
 80073fe:	461a      	mov	r2, r3
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	b10b      	cbz	r3, 8007408 <_free_r+0x4c>
 8007404:	42a3      	cmp	r3, r4
 8007406:	d9fa      	bls.n	80073fe <_free_r+0x42>
 8007408:	6811      	ldr	r1, [r2, #0]
 800740a:	1850      	adds	r0, r2, r1
 800740c:	42a0      	cmp	r0, r4
 800740e:	d10b      	bne.n	8007428 <_free_r+0x6c>
 8007410:	6820      	ldr	r0, [r4, #0]
 8007412:	4401      	add	r1, r0
 8007414:	1850      	adds	r0, r2, r1
 8007416:	4283      	cmp	r3, r0
 8007418:	6011      	str	r1, [r2, #0]
 800741a:	d1e0      	bne.n	80073de <_free_r+0x22>
 800741c:	6818      	ldr	r0, [r3, #0]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	4408      	add	r0, r1
 8007422:	6010      	str	r0, [r2, #0]
 8007424:	6053      	str	r3, [r2, #4]
 8007426:	e7da      	b.n	80073de <_free_r+0x22>
 8007428:	d902      	bls.n	8007430 <_free_r+0x74>
 800742a:	230c      	movs	r3, #12
 800742c:	602b      	str	r3, [r5, #0]
 800742e:	e7d6      	b.n	80073de <_free_r+0x22>
 8007430:	6820      	ldr	r0, [r4, #0]
 8007432:	1821      	adds	r1, r4, r0
 8007434:	428b      	cmp	r3, r1
 8007436:	bf01      	itttt	eq
 8007438:	6819      	ldreq	r1, [r3, #0]
 800743a:	685b      	ldreq	r3, [r3, #4]
 800743c:	1809      	addeq	r1, r1, r0
 800743e:	6021      	streq	r1, [r4, #0]
 8007440:	6063      	str	r3, [r4, #4]
 8007442:	6054      	str	r4, [r2, #4]
 8007444:	e7cb      	b.n	80073de <_free_r+0x22>
 8007446:	bd38      	pop	{r3, r4, r5, pc}
 8007448:	2000207c 	.word	0x2000207c

0800744c <__malloc_lock>:
 800744c:	4801      	ldr	r0, [pc, #4]	@ (8007454 <__malloc_lock+0x8>)
 800744e:	f7ff bfa5 	b.w	800739c <__retarget_lock_acquire_recursive>
 8007452:	bf00      	nop
 8007454:	20002078 	.word	0x20002078

08007458 <__malloc_unlock>:
 8007458:	4801      	ldr	r0, [pc, #4]	@ (8007460 <__malloc_unlock+0x8>)
 800745a:	f7ff bfa0 	b.w	800739e <__retarget_lock_release_recursive>
 800745e:	bf00      	nop
 8007460:	20002078 	.word	0x20002078

08007464 <_init>:
 8007464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007466:	bf00      	nop
 8007468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800746a:	bc08      	pop	{r3}
 800746c:	469e      	mov	lr, r3
 800746e:	4770      	bx	lr

08007470 <_fini>:
 8007470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007472:	bf00      	nop
 8007474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007476:	bc08      	pop	{r3}
 8007478:	469e      	mov	lr, r3
 800747a:	4770      	bx	lr
