/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/kisaka_the_jones/ULTRAVIOLET/Absmach/testmqtts/embedded/targets/zephyr/m0-mqtts/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /esp32_bt_hci
 *   4   /ieee802154
 *   5   /wifi
 *   6   /cpus
 *   7   /cpus/power-states
 *   8   /cpus/power-states/deep_sleep
 *   9   /cpus/power-states/light_sleep
 *   10  /cpus/cpu@0
 *   11  /soc
 *   12  /soc/interrupt-controller@60010000
 *   13  /soc/gpio@60091000
 *   14  /gpio_keys
 *   15  /gpio_keys/button_1
 *   16  /pin-controller
 *   17  /pin-controller/i2c0_default
 *   18  /pin-controller/i2c0_default/group1
 *   19  /pin-controller/spim2_default
 *   20  /pin-controller/spim2_default/group1
 *   21  /pin-controller/spim2_default/group2
 *   22  /pin-controller/uart0_default
 *   23  /pin-controller/uart0_default/group1
 *   24  /pin-controller/uart0_default/group2
 *   25  /clock
 *   26  /soc/adc@6000e000
 *   27  /soc/can@6000b000
 *   28  /soc/can@6000d000
 *   29  /soc/coretemp@6000e058
 *   30  /soc/dma@60080000
 *   31  /soc/i2c@60004000
 *   32  /soc/i2s@6000c000
 *   33  /soc/ledc@60007000
 *   34  /soc/mcpwm@60014000
 *   35  /soc/memory@40800000
 *   36  /soc/pcnt@60012000
 *   37  /soc/rtc_timer@600b0c00
 *   38  /soc/spi@60081000
 *   39  /soc/systimer@6000a000
 *   40  /soc/trng@600b2808
 *   41  /soc/uart@60000000
 *   42  /soc/uart@60001000
 *   43  /soc/uart@6000f000
 *   44  /soc/uart@600b1400
 *   45  /soc/watchdog@60008048
 *   46  /soc/watchdog@60009048
 *   47  /soc/counter@60008000
 *   48  /soc/counter@60008000/counter
 *   49  /soc/counter@60009000
 *   50  /soc/counter@60009000/counter
 *   51  /soc/flash-controller@60002000
 *   52  /soc/flash-controller@60002000/flash@0
 *   53  /soc/flash-controller@60002000/flash@0/partitions
 *   54  /soc/flash-controller@60002000/flash@0/partitions/partition@0
 *   55  /soc/flash-controller@60002000/flash@0/partitions/partition@10000
 *   56  /soc/flash-controller@60002000/flash@0/partitions/partition@20000
 *   57  /soc/flash-controller@60002000/flash@0/partitions/partition@1e0000
 *   58  /soc/flash-controller@60002000/flash@0/partitions/partition@3a0000
 *   59  /soc/flash-controller@60002000/flash@0/partitions/partition@3a8000
 *   60  /soc/flash-controller@60002000/flash@0/partitions/partition@3b0000
 *   61  /soc/flash-controller@60002000/flash@0/partitions/partition@3e0000
 *   62  /soc/flash-controller@60002000/flash@0/partitions/partition@3ff000
 *   63  /soc/memory@50000000
 *   64  /soc/memory@50000000/memory@0
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 10
#define DT_N_CHILD_NUM_STATUS_OKAY 10
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_aliases) fn(DT_N_S_chosen) fn(DT_N_S_cpus) fn(DT_N_S_pin_controller) fn(DT_N_S_esp32_bt_hci) fn(DT_N_S_clock) fn(DT_N_S_wifi) fn(DT_N_S_ieee802154) fn(DT_N_S_soc) fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_esp32_bt_hci) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clock) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_wifi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ieee802154) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_pin_controller, __VA_ARGS__) fn(DT_N_S_esp32_bt_hci, __VA_ARGS__) fn(DT_N_S_clock, __VA_ARGS__) fn(DT_N_S_wifi, __VA_ARGS__) fn(DT_N_S_ieee802154, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_esp32_bt_hci, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clock, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_wifi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ieee802154, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_aliases) fn(DT_N_S_chosen) fn(DT_N_S_cpus) fn(DT_N_S_pin_controller) fn(DT_N_S_esp32_bt_hci) fn(DT_N_S_clock) fn(DT_N_S_wifi) fn(DT_N_S_ieee802154) fn(DT_N_S_soc) fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_esp32_bt_hci) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clock) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_wifi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ieee802154) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_pin_controller, __VA_ARGS__) fn(DT_N_S_esp32_bt_hci, __VA_ARGS__) fn(DT_N_S_clock, __VA_ARGS__) fn(DT_N_S_wifi, __VA_ARGS__) fn(DT_N_S_ieee802154, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_esp32_bt_hci, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clock, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_wifi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_ieee802154, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /esp32_bt_hci */ \
	4, /* /ieee802154 */ \
	5, /* /wifi */ \
	6, /* /cpus */ \
	11, /* /soc */ \
	14, /* /gpio_keys */ \
	16, /* /pin-controller */ \
	25, /* /clock */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_espressif_esp32c6 DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_espressif_esp32c6 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "esp32c6"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"espressif,esp32c6"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "espressif,esp32c6"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32c6
#define DT_N_P_compatible_IDX_0_STRING_TOKEN espressif_esp32c6
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32C6
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /esp32_bt_hci
 *
 * Node identifier: DT_N_S_esp32_bt_hci
 *
 * Binding (compatible = espressif,esp32-bt-hci):
 *   $ZEPHYR_BASE/dts/bindings/bluetooth/espressif,esp32-bt-hci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_esp32_bt_hci_PATH "/esp32_bt_hci"

/* Node's name with unit-address: */
#define DT_N_S_esp32_bt_hci_FULL_NAME "esp32_bt_hci"
#define DT_N_S_esp32_bt_hci_FULL_NAME_UNQUOTED esp32_bt_hci
#define DT_N_S_esp32_bt_hci_FULL_NAME_TOKEN esp32_bt_hci
#define DT_N_S_esp32_bt_hci_FULL_NAME_UPPER_TOKEN ESP32_BT_HCI

/* Node parent (/) identifier: */
#define DT_N_S_esp32_bt_hci_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_esp32_bt_hci_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_esp32_bt_hci_NODELABEL_NUM 1
#define DT_N_S_esp32_bt_hci_FOREACH_NODELABEL(fn) fn(esp32_bt_hci)
#define DT_N_S_esp32_bt_hci_FOREACH_NODELABEL_VARGS(fn, ...) fn(esp32_bt_hci, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_esp32_bt_hci_CHILD_NUM 0
#define DT_N_S_esp32_bt_hci_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_esp32_bt_hci_FOREACH_CHILD(fn) 
#define DT_N_S_esp32_bt_hci_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_esp32_bt_hci_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_esp32_bt_hci_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_esp32_bt_hci_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_esp32_bt_hci_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_esp32_bt_hci_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_esp32_bt_hci_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_esp32_bt_hci_HASH WzQFLnWOli81_h6U7zBvNN_8VSeDs53nERgPVwn7L3U

/* Node's dependency ordinal: */
#define DT_N_S_esp32_bt_hci_ORD 3
#define DT_N_S_esp32_bt_hci_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_esp32_bt_hci_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_esp32_bt_hci_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_esp32_bt_hci_EXISTS 1
#define DT_N_INST_0_espressif_esp32_bt_hci DT_N_S_esp32_bt_hci
#define DT_N_NODELABEL_esp32_bt_hci        DT_N_S_esp32_bt_hci

/* Macros for properties that are special in the specification: */
#define DT_N_S_esp32_bt_hci_REG_NUM 0
#define DT_N_S_esp32_bt_hci_RANGES_NUM 0
#define DT_N_S_esp32_bt_hci_FOREACH_RANGE(fn) 
#define DT_N_S_esp32_bt_hci_IRQ_NUM 0
#define DT_N_S_esp32_bt_hci_IRQ_LEVEL 0
#define DT_N_S_esp32_bt_hci_COMPAT_MATCHES_espressif_esp32_bt_hci 1
#define DT_N_S_esp32_bt_hci_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_esp32_bt_hci_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_esp32_bt_hci_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_esp32_bt_hci_COMPAT_MODEL_IDX_0 "esp32-bt-hci"
#define DT_N_S_esp32_bt_hci_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_esp32_bt_hci_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_esp32_bt_hci_P_bt_hci_name "BT ESP32"
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_STRING_UNQUOTED BT ESP32
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_STRING_TOKEN BT_ESP32
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_STRING_UPPER_TOKEN BT_ESP32
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_IDX_0 "BT ESP32"
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_IDX_0_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_esp32_bt_hci, bt_hci_name, 0)
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_esp32_bt_hci, bt_hci_name, 0)
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_esp32_bt_hci, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_esp32_bt_hci, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_LEN 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_name_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus "ipm"
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_STRING_UNQUOTED ipm
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_STRING_TOKEN ipm
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_STRING_UPPER_TOKEN IPM
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_IDX_0 "ipm"
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_IDX_0_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_IDX_0_ENUM_IDX 11
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_IDX_0_ENUM_VAL_ipm_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_ENUM_VAL_ipm_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_esp32_bt_hci, bt_hci_bus, 0)
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_esp32_bt_hci, bt_hci_bus, 0)
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_esp32_bt_hci, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_esp32_bt_hci, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_LEN 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_bus_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks {"no-auto-dle"}
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_IDX_0_ENUM_IDX 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_IDX_0_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_IDX_0_ENUM_VAL_no_auto_dle_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_ENUM_VAL_no_auto_dle_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_IDX_0 "no-auto-dle"
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_IDX_0_STRING_UNQUOTED no-auto-dle
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_IDX_0_STRING_TOKEN no_auto_dle
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_IDX_0_STRING_UPPER_TOKEN NO_AUTO_DLE
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_esp32_bt_hci, bt_hci_quirks, 0)
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_esp32_bt_hci, bt_hci_quirks, 0)
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_esp32_bt_hci, bt_hci_quirks, 0, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_esp32_bt_hci, bt_hci_quirks, 0, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_LEN 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_quirks_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_bt_hci_vs_ext 0
#define DT_N_S_esp32_bt_hci_P_bt_hci_vs_ext_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_status "okay"
#define DT_N_S_esp32_bt_hci_P_status_STRING_UNQUOTED okay
#define DT_N_S_esp32_bt_hci_P_status_STRING_TOKEN okay
#define DT_N_S_esp32_bt_hci_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_esp32_bt_hci_P_status_IDX_0 "okay"
#define DT_N_S_esp32_bt_hci_P_status_IDX_0_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_esp32_bt_hci_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_esp32_bt_hci, status, 0)
#define DT_N_S_esp32_bt_hci_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_esp32_bt_hci, status, 0)
#define DT_N_S_esp32_bt_hci_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_esp32_bt_hci, status, 0, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_esp32_bt_hci, status, 0, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_P_status_LEN 1
#define DT_N_S_esp32_bt_hci_P_status_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_compatible {"espressif,esp32-bt-hci"}
#define DT_N_S_esp32_bt_hci_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_compatible_IDX_0 "espressif,esp32-bt-hci"
#define DT_N_S_esp32_bt_hci_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-bt-hci
#define DT_N_S_esp32_bt_hci_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_bt_hci
#define DT_N_S_esp32_bt_hci_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_BT_HCI
#define DT_N_S_esp32_bt_hci_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_esp32_bt_hci, compatible, 0)
#define DT_N_S_esp32_bt_hci_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_esp32_bt_hci, compatible, 0)
#define DT_N_S_esp32_bt_hci_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_esp32_bt_hci, compatible, 0, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_esp32_bt_hci, compatible, 0, __VA_ARGS__)
#define DT_N_S_esp32_bt_hci_P_compatible_LEN 1
#define DT_N_S_esp32_bt_hci_P_compatible_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_zephyr_deferred_init 0
#define DT_N_S_esp32_bt_hci_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_wakeup_source 0
#define DT_N_S_esp32_bt_hci_P_wakeup_source_EXISTS 1
#define DT_N_S_esp32_bt_hci_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_esp32_bt_hci_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /ieee802154
 *
 * Node identifier: DT_N_S_ieee802154
 *
 * Binding (compatible = espressif,esp32-ieee802154):
 *   $ZEPHYR_BASE/dts/bindings/ieee802154/espressif,esp32-ieee802154.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_ieee802154_PATH "/ieee802154"

/* Node's name with unit-address: */
#define DT_N_S_ieee802154_FULL_NAME "ieee802154"
#define DT_N_S_ieee802154_FULL_NAME_UNQUOTED ieee802154
#define DT_N_S_ieee802154_FULL_NAME_TOKEN ieee802154
#define DT_N_S_ieee802154_FULL_NAME_UPPER_TOKEN IEEE802154

/* Node parent (/) identifier: */
#define DT_N_S_ieee802154_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_ieee802154_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_ieee802154_NODELABEL_NUM 1
#define DT_N_S_ieee802154_FOREACH_NODELABEL(fn) fn(ieee802154)
#define DT_N_S_ieee802154_FOREACH_NODELABEL_VARGS(fn, ...) fn(ieee802154, __VA_ARGS__)
#define DT_N_S_ieee802154_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_ieee802154_CHILD_NUM 0
#define DT_N_S_ieee802154_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_ieee802154_FOREACH_CHILD(fn) 
#define DT_N_S_ieee802154_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_ieee802154_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_ieee802154_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_ieee802154_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_ieee802154_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_ieee802154_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_ieee802154_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_ieee802154_HASH qF0ziK1UndkeiB_pYt5XQd8TxByC2v8ZJVZsDc6AXOc

/* Node's dependency ordinal: */
#define DT_N_S_ieee802154_ORD 4
#define DT_N_S_ieee802154_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_ieee802154_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_ieee802154_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_ieee802154_EXISTS 1
#define DT_N_INST_0_espressif_esp32_ieee802154 DT_N_S_ieee802154
#define DT_N_NODELABEL_ieee802154              DT_N_S_ieee802154

/* Macros for properties that are special in the specification: */
#define DT_N_S_ieee802154_REG_NUM 0
#define DT_N_S_ieee802154_RANGES_NUM 0
#define DT_N_S_ieee802154_FOREACH_RANGE(fn) 
#define DT_N_S_ieee802154_IRQ_NUM 0
#define DT_N_S_ieee802154_IRQ_LEVEL 0
#define DT_N_S_ieee802154_COMPAT_MATCHES_espressif_esp32_ieee802154 1
#define DT_N_S_ieee802154_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_ieee802154_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_ieee802154_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_ieee802154_COMPAT_MODEL_IDX_0 "esp32-ieee802154"
#define DT_N_S_ieee802154_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_ieee802154_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_ieee802154_P_status "okay"
#define DT_N_S_ieee802154_P_status_STRING_UNQUOTED okay
#define DT_N_S_ieee802154_P_status_STRING_TOKEN okay
#define DT_N_S_ieee802154_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_ieee802154_P_status_IDX_0 "okay"
#define DT_N_S_ieee802154_P_status_IDX_0_EXISTS 1
#define DT_N_S_ieee802154_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_ieee802154_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_ieee802154_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_ieee802154_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ieee802154, status, 0)
#define DT_N_S_ieee802154_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ieee802154, status, 0)
#define DT_N_S_ieee802154_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ieee802154, status, 0, __VA_ARGS__)
#define DT_N_S_ieee802154_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ieee802154, status, 0, __VA_ARGS__)
#define DT_N_S_ieee802154_P_status_LEN 1
#define DT_N_S_ieee802154_P_status_EXISTS 1
#define DT_N_S_ieee802154_P_compatible {"espressif,esp32-ieee802154"}
#define DT_N_S_ieee802154_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_ieee802154_P_compatible_IDX_0 "espressif,esp32-ieee802154"
#define DT_N_S_ieee802154_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-ieee802154
#define DT_N_S_ieee802154_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_ieee802154
#define DT_N_S_ieee802154_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_IEEE802154
#define DT_N_S_ieee802154_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_ieee802154, compatible, 0)
#define DT_N_S_ieee802154_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_ieee802154, compatible, 0)
#define DT_N_S_ieee802154_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_ieee802154, compatible, 0, __VA_ARGS__)
#define DT_N_S_ieee802154_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_ieee802154, compatible, 0, __VA_ARGS__)
#define DT_N_S_ieee802154_P_compatible_LEN 1
#define DT_N_S_ieee802154_P_compatible_EXISTS 1
#define DT_N_S_ieee802154_P_zephyr_deferred_init 0
#define DT_N_S_ieee802154_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_ieee802154_P_wakeup_source 0
#define DT_N_S_ieee802154_P_wakeup_source_EXISTS 1
#define DT_N_S_ieee802154_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_ieee802154_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /wifi
 *
 * Node identifier: DT_N_S_wifi
 *
 * Binding (compatible = espressif,esp32-wifi):
 *   $ZEPHYR_BASE/dts/bindings/wifi/espressif,esp32-wifi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_wifi_PATH "/wifi"

/* Node's name with unit-address: */
#define DT_N_S_wifi_FULL_NAME "wifi"
#define DT_N_S_wifi_FULL_NAME_UNQUOTED wifi
#define DT_N_S_wifi_FULL_NAME_TOKEN wifi
#define DT_N_S_wifi_FULL_NAME_UPPER_TOKEN WIFI

/* Node parent (/) identifier: */
#define DT_N_S_wifi_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_wifi_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_wifi_NODELABEL_NUM 1
#define DT_N_S_wifi_FOREACH_NODELABEL(fn) fn(wifi)
#define DT_N_S_wifi_FOREACH_NODELABEL_VARGS(fn, ...) fn(wifi, __VA_ARGS__)
#define DT_N_S_wifi_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_wifi_CHILD_NUM 0
#define DT_N_S_wifi_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_wifi_FOREACH_CHILD(fn) 
#define DT_N_S_wifi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_wifi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_wifi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_wifi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_wifi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_wifi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_wifi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_wifi_HASH rr0vN_kubTtnlX0gdAC83Y08AGdecB14WmkrlyFB8RE

/* Node's dependency ordinal: */
#define DT_N_S_wifi_ORD 5
#define DT_N_S_wifi_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_wifi_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_wifi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_wifi_EXISTS 1
#define DT_N_INST_0_espressif_esp32_wifi DT_N_S_wifi
#define DT_N_NODELABEL_wifi              DT_N_S_wifi

/* Macros for properties that are special in the specification: */
#define DT_N_S_wifi_REG_NUM 0
#define DT_N_S_wifi_RANGES_NUM 0
#define DT_N_S_wifi_FOREACH_RANGE(fn) 
#define DT_N_S_wifi_IRQ_NUM 0
#define DT_N_S_wifi_IRQ_LEVEL 0
#define DT_N_S_wifi_COMPAT_MATCHES_espressif_esp32_wifi 1
#define DT_N_S_wifi_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_wifi_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_wifi_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_wifi_COMPAT_MODEL_IDX_0 "esp32-wifi"
#define DT_N_S_wifi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_wifi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_wifi_P_compatible {"espressif,esp32-wifi"}
#define DT_N_S_wifi_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_wifi_P_compatible_IDX_0 "espressif,esp32-wifi"
#define DT_N_S_wifi_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-wifi
#define DT_N_S_wifi_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_wifi
#define DT_N_S_wifi_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_WIFI
#define DT_N_S_wifi_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_wifi, compatible, 0)
#define DT_N_S_wifi_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_wifi, compatible, 0)
#define DT_N_S_wifi_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_wifi, compatible, 0, __VA_ARGS__)
#define DT_N_S_wifi_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_wifi, compatible, 0, __VA_ARGS__)
#define DT_N_S_wifi_P_compatible_LEN 1
#define DT_N_S_wifi_P_compatible_EXISTS 1
#define DT_N_S_wifi_P_status "okay"
#define DT_N_S_wifi_P_status_STRING_UNQUOTED okay
#define DT_N_S_wifi_P_status_STRING_TOKEN okay
#define DT_N_S_wifi_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_wifi_P_status_IDX_0 "okay"
#define DT_N_S_wifi_P_status_IDX_0_EXISTS 1
#define DT_N_S_wifi_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_wifi_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_wifi_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_wifi_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_wifi, status, 0)
#define DT_N_S_wifi_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_wifi, status, 0)
#define DT_N_S_wifi_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_wifi, status, 0, __VA_ARGS__)
#define DT_N_S_wifi_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_wifi, status, 0, __VA_ARGS__)
#define DT_N_S_wifi_P_status_LEN 1
#define DT_N_S_wifi_P_status_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 2
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 6
#define DT_N_S_cpus_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	7, /* /cpus/power-states */ \
	10, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states
 *
 * Node identifier: DT_N_S_cpus_S_power_states
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_PATH "/cpus/power-states"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_FULL_NAME "power-states"
#define DT_N_S_cpus_S_power_states_FULL_NAME_UNQUOTED power-states
#define DT_N_S_cpus_S_power_states_FULL_NAME_TOKEN power_states
#define DT_N_S_cpus_S_power_states_FULL_NAME_UPPER_TOKEN POWER_STATES

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_power_states_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_NODELABEL_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_CHILD_NUM 2
#define DT_N_S_cpus_S_power_states_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_power_states_S_light_sleep) fn(DT_N_S_cpus_S_power_states_S_deep_sleep)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_light_sleep) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_deep_sleep)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_light_sleep, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_deep_sleep, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_light_sleep, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_deep_sleep, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_power_states_S_light_sleep) fn(DT_N_S_cpus_S_power_states_S_deep_sleep)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_light_sleep) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_deep_sleep)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_light_sleep, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_deep_sleep, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_light_sleep, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_deep_sleep, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_HASH qMexuiO6C_SHOSQQCC_3by3odasm1z5VRx723zYLVgY

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_ORD 7
#define DT_N_S_cpus_S_power_states_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_REQUIRES_ORDS \
	6, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_SUPPORTS_ORDS \
	8, /* /cpus/power-states/deep_sleep */ \
	9, /* /cpus/power-states/light_sleep */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_REG_NUM 0
#define DT_N_S_cpus_S_power_states_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states/deep_sleep
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_deep_sleep
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE/dts/bindings/power/zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_PATH "/cpus/power-states/deep_sleep"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FULL_NAME "deep_sleep"
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FULL_NAME_UNQUOTED deep_sleep
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FULL_NAME_TOKEN deep_sleep
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FULL_NAME_UPPER_TOKEN DEEP_SLEEP

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_NODELABEL(fn) fn(deep_sleep)
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_NODELABEL_VARGS(fn, ...) fn(deep_sleep, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_deep_sleep_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_HASH C7SKg2fWhdBJ3bgnNKxXYtXGHxBOLRajGXBHhDGlgA0

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_ORD 8
#define DT_N_S_cpus_S_power_states_S_deep_sleep_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_REQUIRES_ORDS \
	7, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_SUPPORTS_ORDS \
	10, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_EXISTS 1
#define DT_N_INST_1_zephyr_power_state DT_N_S_cpus_S_power_states_S_deep_sleep
#define DT_N_NODELABEL_deep_sleep      DT_N_S_cpus_S_power_states_S_deep_sleep

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_deep_sleep_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_deep_sleep_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_deep_sleep_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_deep_sleep_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_deep_sleep_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_cpus_S_power_states_S_deep_sleep_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_deep_sleep_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name "soft-off"
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_STRING_UNQUOTED soft-off
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_STRING_TOKEN soft_off
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_STRING_UPPER_TOKEN SOFT_OFF
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_IDX_0 "soft-off"
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_IDX_0_ENUM_IDX 6
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_IDX_0_ENUM_VAL_soft_off_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_ENUM_VAL_soft_off_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_deep_sleep, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_deep_sleep, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_deep_sleep, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_deep_sleep, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_min_residency_us 2000
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_exit_latency_us 212
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_exit_latency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_deep_sleep_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/light_sleep
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_light_sleep
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE/dts/bindings/power/zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_PATH "/cpus/power-states/light_sleep"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_FULL_NAME "light_sleep"
#define DT_N_S_cpus_S_power_states_S_light_sleep_FULL_NAME_UNQUOTED light_sleep
#define DT_N_S_cpus_S_power_states_S_light_sleep_FULL_NAME_TOKEN light_sleep
#define DT_N_S_cpus_S_power_states_S_light_sleep_FULL_NAME_UPPER_TOKEN LIGHT_SLEEP

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_NODELABEL(fn) fn(light_sleep)
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_NODELABEL_VARGS(fn, ...) fn(light_sleep, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_light_sleep_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_light_sleep_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_HASH trFhKUS39giGuBIU4RugUjCmoAFGXREORn8cmi85czc

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_ORD 9
#define DT_N_S_cpus_S_power_states_S_light_sleep_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_REQUIRES_ORDS \
	7, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_SUPPORTS_ORDS \
	10, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_EXISTS 1
#define DT_N_INST_0_zephyr_power_state DT_N_S_cpus_S_power_states_S_light_sleep
#define DT_N_NODELABEL_light_sleep     DT_N_S_cpus_S_power_states_S_light_sleep

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_light_sleep_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_light_sleep_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_light_sleep_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_light_sleep_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_light_sleep_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_cpus_S_power_states_S_light_sleep_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_light_sleep_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name "standby"
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_STRING_UNQUOTED standby
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_STRING_TOKEN standby
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_STRING_UPPER_TOKEN STANDBY
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_IDX_0 "standby"
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_IDX_0_ENUM_IDX 3
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_IDX_0_ENUM_VAL_standby_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_ENUM_VAL_standby_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_light_sleep, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_light_sleep, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_light_sleep, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_light_sleep, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_min_residency_us 200
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_exit_latency_us 60
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_exit_latency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_light_sleep_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = espressif,riscv):
 *   $ZEPHYR_BASE/dts/bindings/cpu/espressif,riscv.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 10
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	6, /* /cpus */ \
	8, /* /cpus/power-states/deep_sleep */ \
	9, /* /cpus/power-states/light_sleep */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_espressif_riscv DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0         DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_espressif_riscv 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "riscv"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_clock_source 1
#define DT_N_S_cpus_S_cpu_0_P_clock_source_IDX_0_ENUM_IDX 1
#define DT_N_S_cpus_S_cpu_0_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_clock_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_clock_source_ENUM_VAL_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_clock_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_xtal_freq 40000000
#define DT_N_S_cpus_S_cpu_0_P_xtal_freq_IDX_0_ENUM_IDX 2
#define DT_N_S_cpus_S_cpu_0_P_xtal_freq_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_xtal_freq_IDX_0_ENUM_VAL_40000000_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_xtal_freq_ENUM_VAL_40000000_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_xtal_freq_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa "rv32imac_zicsr"
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_STRING_UNQUOTED rv32imac_zicsr
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_STRING_TOKEN rv32imac_zicsr
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_STRING_UPPER_TOKEN RV32IMAC_ZICSR
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_IDX_0 "rv32imac_zicsr"
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, riscv_isa, 0)
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, riscv_isa, 0)
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, riscv_isa, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, riscv_isa, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_riscv_isa_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_clock_frequency 160000000
#define DT_N_S_cpus_S_cpu_0_P_clock_frequency_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0 DT_N_S_cpus_S_power_states_S_light_sleep
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_PH DT_N_S_cpus_S_power_states_S_light_sleep
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1 DT_N_S_cpus_S_power_states_S_deep_sleep
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_PH DT_N_S_cpus_S_power_states_S_deep_sleep
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_LEN 2
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"espressif,riscv"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "espressif,riscv"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED espressif,riscv
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN espressif_riscv
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_RISCV
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 27
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 11
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_40800000) fn(DT_N_S_soc_S_memory_50000000) fn(DT_N_S_soc_S_interrupt_controller_60010000) fn(DT_N_S_soc_S_systimer_6000a000) fn(DT_N_S_soc_S_counter_60008000) fn(DT_N_S_soc_S_counter_60009000) fn(DT_N_S_soc_S_rtc_timer_600b0c00) fn(DT_N_S_soc_S_trng_600b2808) fn(DT_N_S_soc_S_can_6000b000) fn(DT_N_S_soc_S_can_6000d000) fn(DT_N_S_soc_S_spi_60081000) fn(DT_N_S_soc_S_watchdog_60008048) fn(DT_N_S_soc_S_watchdog_60009048) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc_S_coretemp_6000e058) fn(DT_N_S_soc_S_adc_6000e000) fn(DT_N_S_soc_S_dma_60080000) fn(DT_N_S_soc_S_gpio_60091000) fn(DT_N_S_soc_S_i2c_60004000) fn(DT_N_S_soc_S_i2s_6000c000) fn(DT_N_S_soc_S_uart_60000000) fn(DT_N_S_soc_S_uart_60001000) fn(DT_N_S_soc_S_uart_600b1400) fn(DT_N_S_soc_S_uart_6000f000) fn(DT_N_S_soc_S_ledc_60007000) fn(DT_N_S_soc_S_mcpwm_60014000) fn(DT_N_S_soc_S_pcnt_60012000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_memory_40800000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_50000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_60010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_systimer_6000a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_counter_60008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_counter_60009000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_timer_600b0c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng_600b2808) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_6000b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_6000d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_60081000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_60008048) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_60009048) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_coretemp_6000e058) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_6000e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_60080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_60091000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_60004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_6000c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_60000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_60001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_600b1400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_6000f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ledc_60007000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mcpwm_60014000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pcnt_60012000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40800000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_60010000, __VA_ARGS__) fn(DT_N_S_soc_S_systimer_6000a000, __VA_ARGS__) fn(DT_N_S_soc_S_counter_60008000, __VA_ARGS__) fn(DT_N_S_soc_S_counter_60009000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_timer_600b0c00, __VA_ARGS__) fn(DT_N_S_soc_S_trng_600b2808, __VA_ARGS__) fn(DT_N_S_soc_S_can_6000b000, __VA_ARGS__) fn(DT_N_S_soc_S_can_6000d000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_60081000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_60008048, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_60009048, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000, __VA_ARGS__) fn(DT_N_S_soc_S_coretemp_6000e058, __VA_ARGS__) fn(DT_N_S_soc_S_adc_6000e000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_60080000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_60091000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_60004000, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_6000c000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_60000000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_60001000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_600b1400, __VA_ARGS__) fn(DT_N_S_soc_S_uart_6000f000, __VA_ARGS__) fn(DT_N_S_soc_S_ledc_60007000, __VA_ARGS__) fn(DT_N_S_soc_S_mcpwm_60014000, __VA_ARGS__) fn(DT_N_S_soc_S_pcnt_60012000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_40800000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_50000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_60010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_systimer_6000a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_counter_60008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_counter_60009000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_timer_600b0c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng_600b2808, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_6000b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_6000d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_60081000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_60008048, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_60009048, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_coretemp_6000e058, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_6000e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_60080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_60091000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_60004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_6000c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_60000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_60001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_600b1400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_6000f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ledc_60007000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mcpwm_60014000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pcnt_60012000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_memory_40800000) fn(DT_N_S_soc_S_memory_50000000) fn(DT_N_S_soc_S_interrupt_controller_60010000) fn(DT_N_S_soc_S_systimer_6000a000) fn(DT_N_S_soc_S_trng_600b2808) fn(DT_N_S_soc_S_spi_60081000) fn(DT_N_S_soc_S_watchdog_60008048) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc_S_gpio_60091000) fn(DT_N_S_soc_S_i2c_60004000) fn(DT_N_S_soc_S_uart_60000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_memory_40800000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_50000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_60010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_systimer_6000a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng_600b2808) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_60081000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_60008048) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_60091000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_60004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_60000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40800000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_60010000, __VA_ARGS__) fn(DT_N_S_soc_S_systimer_6000a000, __VA_ARGS__) fn(DT_N_S_soc_S_trng_600b2808, __VA_ARGS__) fn(DT_N_S_soc_S_spi_60081000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_60008048, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_60091000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_60004000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_60000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_40800000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_50000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_60010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_systimer_6000a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng_600b2808, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_60081000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_60008048, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_60091000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_60004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_60000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 11
#define DT_N_S_soc_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	12, /* /soc/interrupt-controller@60010000 */ \
	13, /* /soc/gpio@60091000 */ \
	26, /* /soc/adc@6000e000 */ \
	27, /* /soc/can@6000b000 */ \
	28, /* /soc/can@6000d000 */ \
	29, /* /soc/coretemp@6000e058 */ \
	30, /* /soc/dma@60080000 */ \
	31, /* /soc/i2c@60004000 */ \
	32, /* /soc/i2s@6000c000 */ \
	33, /* /soc/ledc@60007000 */ \
	34, /* /soc/mcpwm@60014000 */ \
	35, /* /soc/memory@40800000 */ \
	36, /* /soc/pcnt@60012000 */ \
	37, /* /soc/rtc_timer@600b0c00 */ \
	38, /* /soc/spi@60081000 */ \
	39, /* /soc/systimer@6000a000 */ \
	40, /* /soc/trng@600b2808 */ \
	41, /* /soc/uart@60000000 */ \
	42, /* /soc/uart@60001000 */ \
	43, /* /soc/uart@6000f000 */ \
	44, /* /soc/uart@600b1400 */ \
	45, /* /soc/watchdog@60008048 */ \
	46, /* /soc/watchdog@60009048 */ \
	47, /* /soc/counter@60008000 */ \
	49, /* /soc/counter@60009000 */ \
	51, /* /soc/flash-controller@60002000 */ \
	63, /* /soc/memory@50000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@60010000
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_60010000
 *
 * Binding (compatible = espressif,esp32-intc):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/espressif,esp32-intc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_60010000_PATH "/soc/interrupt-controller@60010000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_60010000_FULL_NAME "interrupt-controller@60010000"
#define DT_N_S_soc_S_interrupt_controller_60010000_FULL_NAME_UNQUOTED interrupt-controller@60010000
#define DT_N_S_soc_S_interrupt_controller_60010000_FULL_NAME_TOKEN interrupt_controller_60010000
#define DT_N_S_soc_S_interrupt_controller_60010000_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_60010000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_60010000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_60010000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_60010000_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_NODELABEL(fn) fn(intc)
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_NODELABEL_VARGS(fn, ...) fn(intc, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_60010000_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_60010000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_60010000_HASH 5JwkeedG7xrMx7U_1XhjoMRUgsRHx3OYV76l3hQjWKY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_60010000_ORD 12
#define DT_N_S_soc_S_interrupt_controller_60010000_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_60010000_REQUIRES_ORDS \
	11, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_60010000_SUPPORTS_ORDS \
	13, /* /soc/gpio@60091000 */ \
	27, /* /soc/can@6000b000 */ \
	28, /* /soc/can@6000d000 */ \
	30, /* /soc/dma@60080000 */ \
	31, /* /soc/i2c@60004000 */ \
	32, /* /soc/i2s@6000c000 */ \
	34, /* /soc/mcpwm@60014000 */ \
	36, /* /soc/pcnt@60012000 */ \
	37, /* /soc/rtc_timer@600b0c00 */ \
	38, /* /soc/spi@60081000 */ \
	39, /* /soc/systimer@6000a000 */ \
	41, /* /soc/uart@60000000 */ \
	42, /* /soc/uart@60001000 */ \
	43, /* /soc/uart@6000f000 */ \
	45, /* /soc/watchdog@60008048 */ \
	46, /* /soc/watchdog@60009048 */ \
	47, /* /soc/counter@60008000 */ \
	49, /* /soc/counter@60009000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_60010000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_intc DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_NODELABEL_intc              DT_N_S_soc_S_interrupt_controller_60010000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_60010000_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_60010000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_REG_IDX_0_VAL_ADDRESS 1610678272 /* 0x60010000 */
#define DT_N_S_soc_S_interrupt_controller_60010000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_interrupt_controller_60010000_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_60010000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_60010000_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_60010000_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_60010000_COMPAT_MATCHES_espressif_esp32_intc 1
#define DT_N_S_soc_S_interrupt_controller_60010000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_interrupt_controller_60010000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_COMPAT_MODEL_IDX_0 "esp32-intc"
#define DT_N_S_soc_S_interrupt_controller_60010000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_60010000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_60010000_P_reg {1610678272 /* 0x60010000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_interrupt_controller_60010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_reg_IDX_0 1610678272
#define DT_N_S_soc_S_interrupt_controller_60010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_interrupt_controller_60010000_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status "okay"
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_60010000, status, 0)
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_60010000, status, 0)
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_60010000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_60010000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_LEN 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_status_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible {"espressif,esp32-intc"}
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_IDX_0 "espressif,esp32-intc"
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-intc
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_intc
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_INTC
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_60010000, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_60010000, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_60010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_60010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_60010000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_60010000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_60010000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_60010000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@60091000
 *
 * Node identifier: DT_N_S_soc_S_gpio_60091000
 *
 * Binding (compatible = espressif,esp32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/espressif,esp32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_60091000_PATH "/soc/gpio@60091000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_60091000_FULL_NAME "gpio@60091000"
#define DT_N_S_soc_S_gpio_60091000_FULL_NAME_UNQUOTED gpio@60091000
#define DT_N_S_soc_S_gpio_60091000_FULL_NAME_TOKEN gpio_60091000
#define DT_N_S_soc_S_gpio_60091000_FULL_NAME_UPPER_TOKEN GPIO_60091000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_60091000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_60091000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_60091000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_60091000_FOREACH_NODELABEL(fn) fn(gpio0)
#define DT_N_S_soc_S_gpio_60091000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_60091000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_60091000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_60091000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_60091000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_60091000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_60091000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_60091000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_60091000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_60091000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_60091000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_60091000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_60091000_HASH i7qZb9i4H5NCfmhFPBoQrW_3EFkM_izNhuZiMwv9FvQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_60091000_ORD 13
#define DT_N_S_soc_S_gpio_60091000_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_60091000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_60091000_SUPPORTS_ORDS \
	14, /* /gpio_keys */ \
	15, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_60091000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_gpio DT_N_S_soc_S_gpio_60091000
#define DT_N_NODELABEL_gpio0             DT_N_S_soc_S_gpio_60091000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_60091000_REG_NUM 1
#define DT_N_S_soc_S_gpio_60091000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_REG_IDX_0_VAL_ADDRESS 1611206656 /* 0x60091000 */
#define DT_N_S_soc_S_gpio_60091000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_gpio_60091000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_60091000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_60091000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_60091000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_IRQ_IDX_0_VAL_irq 30
#define DT_N_S_soc_S_gpio_60091000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_gpio_60091000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_gpio_60091000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_gpio_60091000_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_60091000_COMPAT_MATCHES_espressif_esp32_gpio 1
#define DT_N_S_soc_S_gpio_60091000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_gpio_60091000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_COMPAT_MODEL_IDX_0 "esp32-gpio"
#define DT_N_S_soc_S_gpio_60091000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_60091000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_60091000_P_reg {1611206656 /* 0x60091000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_gpio_60091000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_reg_IDX_0 1611206656
#define DT_N_S_soc_S_gpio_60091000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_gpio_60091000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_60091000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_ngpios 30
#define DT_N_S_soc_S_gpio_60091000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_status "okay"
#define DT_N_S_soc_S_gpio_60091000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_60091000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_60091000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_60091000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_60091000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_60091000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_60091000, status, 0)
#define DT_N_S_soc_S_gpio_60091000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_60091000, status, 0)
#define DT_N_S_soc_S_gpio_60091000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_60091000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_60091000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_60091000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_60091000_P_status_LEN 1
#define DT_N_S_soc_S_gpio_60091000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_compatible {"espressif,esp32-gpio"}
#define DT_N_S_soc_S_gpio_60091000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_compatible_IDX_0 "espressif,esp32-gpio"
#define DT_N_S_soc_S_gpio_60091000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-gpio
#define DT_N_S_soc_S_gpio_60091000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_gpio
#define DT_N_S_soc_S_gpio_60091000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_GPIO
#define DT_N_S_soc_S_gpio_60091000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_60091000, compatible, 0)
#define DT_N_S_soc_S_gpio_60091000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_60091000, compatible, 0)
#define DT_N_S_soc_S_gpio_60091000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_60091000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_60091000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_60091000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_60091000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_60091000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_interrupts {30 /* 0x1e */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_60091000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_interrupts_IDX_0 30
#define DT_N_S_soc_S_gpio_60091000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_gpio_60091000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_gpio_60091000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_gpio_60091000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_gpio_60091000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_gpio_60091000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_60091000, interrupt_parent, 0)
#define DT_N_S_soc_S_gpio_60091000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_60091000, interrupt_parent, 0)
#define DT_N_S_soc_S_gpio_60091000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_60091000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_60091000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_60091000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_60091000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_gpio_60091000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_60091000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_60091000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_60091000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_60091000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/input/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"
#define DT_N_S_gpio_keys_FULL_NAME_UNQUOTED gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_TOKEN gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_UPPER_TOKEN GPIO_KEYS

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_NODELABEL_NUM 0
#define DT_N_S_gpio_keys_FOREACH_NODELABEL(fn) 
#define DT_N_S_gpio_keys_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_CHILD_NUM 1
#define DT_N_S_gpio_keys_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_gpio_keys_HASH o_cyM_1oGxkDdZvjWwmF_qWSV_TFQR0RmVqGE69cQ78

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 14
#define DT_N_S_gpio_keys_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */ \
	13, /* /soc/gpio@60091000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	15, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_debounce_interval_ms 30
#define DT_N_S_gpio_keys_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpio_keys_P_polling_mode 0
#define DT_N_S_gpio_keys_P_polling_mode_EXISTS 1
#define DT_N_S_gpio_keys_P_no_disconnect 0
#define DT_N_S_gpio_keys_P_no_disconnect_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_deferred_init 0
#define DT_N_S_gpio_keys_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_gpio_keys_P_wakeup_source 0
#define DT_N_S_gpio_keys_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_1
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_1_PATH "/gpio_keys/button_1"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME "button_1"
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_UNQUOTED button_1
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_TOKEN button_1
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_UPPER_TOKEN BUTTON_1

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_1_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_1_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_1_FOREACH_NODELABEL(fn) fn(user_button1)
#define DT_N_S_gpio_keys_S_button_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button1, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpio_keys) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_1_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_keys_S_button_1_HASH 8pWXabJkvTWS5VHRxXWB_jLxu8ox5vV4NRKvg0jrLDc

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_1_ORD 15
#define DT_N_S_gpio_keys_S_button_1_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_1_REQUIRES_ORDS \
	13, /* /soc/gpio@60091000 */ \
	14, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_1_EXISTS 1
#define DT_N_ALIAS_sw0              DT_N_S_gpio_keys_S_button_1
#define DT_N_NODELABEL_user_button1 DT_N_S_gpio_keys_S_button_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_1_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_1_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_1_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_1_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_60091000
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin 9
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label "User SW1"
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UNQUOTED User SW1
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_TOKEN User_SW1
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UPPER_TOKEN USER_SW1
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0 "User SW1"
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_zephyr_code 11
#define DT_N_S_gpio_keys_S_button_1_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /pin-controller
 *
 * Node identifier: DT_N_S_pin_controller
 *
 * Binding (compatible = espressif,esp32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/espressif,esp32-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_PATH "/pin-controller"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_FULL_NAME "pin-controller"
#define DT_N_S_pin_controller_FULL_NAME_UNQUOTED pin-controller
#define DT_N_S_pin_controller_FULL_NAME_TOKEN pin_controller
#define DT_N_S_pin_controller_FULL_NAME_UPPER_TOKEN PIN_CONTROLLER

/* Node parent (/) identifier: */
#define DT_N_S_pin_controller_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_NODELABEL_NUM 1
#define DT_N_S_pin_controller_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_pin_controller_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_pin_controller_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_CHILD_NUM 3
#define DT_N_S_pin_controller_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_pin_controller_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_uart0_default) fn(DT_N_S_pin_controller_S_spim2_default) fn(DT_N_S_pin_controller_S_i2c0_default)
#define DT_N_S_pin_controller_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spim2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_i2c0_default)
#define DT_N_S_pin_controller_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart0_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spim2_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_i2c0_default, __VA_ARGS__)
#define DT_N_S_pin_controller_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spim2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_i2c0_default, __VA_ARGS__)
#define DT_N_S_pin_controller_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_uart0_default) fn(DT_N_S_pin_controller_S_spim2_default) fn(DT_N_S_pin_controller_S_i2c0_default)
#define DT_N_S_pin_controller_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spim2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_i2c0_default)
#define DT_N_S_pin_controller_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart0_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spim2_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_i2c0_default, __VA_ARGS__)
#define DT_N_S_pin_controller_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spim2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_i2c0_default, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pin_controller_HASH bWf59uCG_pY5hQAcoRx7FSfuctl8KNxAtmdgsI6QClA

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_ORD 16
#define DT_N_S_pin_controller_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_SUPPORTS_ORDS \
	17, /* /pin-controller/i2c0_default */ \
	19, /* /pin-controller/spim2_default */ \
	22, /* /pin-controller/uart0_default */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_EXISTS 1
#define DT_N_INST_0_espressif_esp32_pinctrl DT_N_S_pin_controller
#define DT_N_NODELABEL_pinctrl              DT_N_S_pin_controller

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_REG_NUM 0
#define DT_N_S_pin_controller_RANGES_NUM 0
#define DT_N_S_pin_controller_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_IRQ_NUM 0
#define DT_N_S_pin_controller_IRQ_LEVEL 0
#define DT_N_S_pin_controller_COMPAT_MATCHES_espressif_esp32_pinctrl 1
#define DT_N_S_pin_controller_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_pin_controller_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_COMPAT_MODEL_IDX_0 "esp32-pinctrl"
#define DT_N_S_pin_controller_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_P_status "okay"
#define DT_N_S_pin_controller_P_status_STRING_UNQUOTED okay
#define DT_N_S_pin_controller_P_status_STRING_TOKEN okay
#define DT_N_S_pin_controller_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_pin_controller_P_status_IDX_0 "okay"
#define DT_N_S_pin_controller_P_status_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_pin_controller_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_pin_controller_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_pin_controller_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller, status, 0)
#define DT_N_S_pin_controller_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller, status, 0)
#define DT_N_S_pin_controller_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller, status, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller, status, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_P_status_LEN 1
#define DT_N_S_pin_controller_P_status_EXISTS 1
#define DT_N_S_pin_controller_P_compatible {"espressif,esp32-pinctrl"}
#define DT_N_S_pin_controller_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_P_compatible_IDX_0 "espressif,esp32-pinctrl"
#define DT_N_S_pin_controller_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-pinctrl
#define DT_N_S_pin_controller_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_pinctrl
#define DT_N_S_pin_controller_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_PINCTRL
#define DT_N_S_pin_controller_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller, compatible, 0)
#define DT_N_S_pin_controller_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller, compatible, 0)
#define DT_N_S_pin_controller_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_P_compatible_LEN 1
#define DT_N_S_pin_controller_P_compatible_EXISTS 1
#define DT_N_S_pin_controller_P_zephyr_deferred_init 0
#define DT_N_S_pin_controller_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_pin_controller_P_wakeup_source 0
#define DT_N_S_pin_controller_P_wakeup_source_EXISTS 1
#define DT_N_S_pin_controller_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_pin_controller_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pin-controller/i2c0_default
 *
 * Node identifier: DT_N_S_pin_controller_S_i2c0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_i2c0_default_PATH "/pin-controller/i2c0_default"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_i2c0_default_FULL_NAME "i2c0_default"
#define DT_N_S_pin_controller_S_i2c0_default_FULL_NAME_UNQUOTED i2c0_default
#define DT_N_S_pin_controller_S_i2c0_default_FULL_NAME_TOKEN i2c0_default
#define DT_N_S_pin_controller_S_i2c0_default_FULL_NAME_UPPER_TOKEN I2C0_DEFAULT

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_i2c0_default_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_i2c0_default_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_i2c0_default_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_NODELABEL(fn) fn(i2c0_default)
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c0_default, __VA_ARGS__)
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pin_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_i2c0_default_CHILD_NUM 1
#define DT_N_S_pin_controller_S_i2c0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1)
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1)
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1)
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1)
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pin_controller_S_i2c0_default_HASH jwLAya2l1n5eq23pU58aJBqJOApGFQeY8GlS09jN_X8

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_i2c0_default_ORD 17
#define DT_N_S_pin_controller_S_i2c0_default_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_i2c0_default_REQUIRES_ORDS \
	16, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_i2c0_default_SUPPORTS_ORDS \
	18, /* /pin-controller/i2c0_default/group1 */ \
	31, /* /soc/i2c@60004000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_i2c0_default_EXISTS 1
#define DT_N_NODELABEL_i2c0_default DT_N_S_pin_controller_S_i2c0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_i2c0_default_REG_NUM 0
#define DT_N_S_pin_controller_S_i2c0_default_RANGES_NUM 0
#define DT_N_S_pin_controller_S_i2c0_default_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_i2c0_default_IRQ_NUM 0
#define DT_N_S_pin_controller_S_i2c0_default_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_i2c0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_i2c0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/i2c0_default/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_i2c0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_PATH "/pin-controller/i2c0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FULL_NAME "group1"
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pin-controller/i2c0_default) identifier: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_PARENT DT_N_S_pin_controller_S_i2c0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pin_controller_S_i2c0_default) fn(DT_N_S_pin_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_HASH _HSqkKDjPxhuu0z84CDy13StRYiLrOnhQel0xHxUxuM

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_ORD 18
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_REQUIRES_ORDS \
	17, /* /pin-controller/i2c0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux {1510278 /* 0x170b86 */, 1477447 /* 0x168b47 */}
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux_IDX_0 1510278
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux_IDX_1 1477447
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, pinmux, 0) \
	fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, pinmux, 1)
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, pinmux, 1)
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux_LEN 2
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_bias_pull_up 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_drive_push_pull 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_drive_push_pull_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_drive_open_drain 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_input_enable 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_output_enable 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_output_enable_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_output_low 0
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_output_low_EXISTS 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_output_high 1
#define DT_N_S_pin_controller_S_i2c0_default_S_group1_P_output_high_EXISTS 1

/*
 * Devicetree node: /pin-controller/spim2_default
 *
 * Node identifier: DT_N_S_pin_controller_S_spim2_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spim2_default_PATH "/pin-controller/spim2_default"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spim2_default_FULL_NAME "spim2_default"
#define DT_N_S_pin_controller_S_spim2_default_FULL_NAME_UNQUOTED spim2_default
#define DT_N_S_pin_controller_S_spim2_default_FULL_NAME_TOKEN spim2_default
#define DT_N_S_pin_controller_S_spim2_default_FULL_NAME_UPPER_TOKEN SPIM2_DEFAULT

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_spim2_default_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spim2_default_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spim2_default_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_NODELABEL(fn) fn(spim2_default)
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(spim2_default, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pin_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spim2_default_CHILD_NUM 2
#define DT_N_S_pin_controller_S_spim2_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_spim2_default_S_group1) fn(DT_N_S_pin_controller_S_spim2_default_S_group2)
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spim2_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spim2_default_S_group2)
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spim2_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spim2_default_S_group2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spim2_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spim2_default_S_group2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_spim2_default_S_group1) fn(DT_N_S_pin_controller_S_spim2_default_S_group2)
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spim2_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spim2_default_S_group2)
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spim2_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spim2_default_S_group2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spim2_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_spim2_default_S_group2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pin_controller_S_spim2_default_HASH yQ9p_zZ49maZmOnOVWRekcc6Lo5_twi_vyjzjg0jqIA

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spim2_default_ORD 19
#define DT_N_S_pin_controller_S_spim2_default_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spim2_default_REQUIRES_ORDS \
	16, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spim2_default_SUPPORTS_ORDS \
	20, /* /pin-controller/spim2_default/group1 */ \
	21, /* /pin-controller/spim2_default/group2 */ \
	38, /* /soc/spi@60081000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spim2_default_EXISTS 1
#define DT_N_NODELABEL_spim2_default DT_N_S_pin_controller_S_spim2_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spim2_default_REG_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spim2_default_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spim2_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spim2_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/spim2_default/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_spim2_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_PATH "/pin-controller/spim2_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FULL_NAME "group1"
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pin-controller/spim2_default) identifier: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_PARENT DT_N_S_pin_controller_S_spim2_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pin_controller_S_spim2_default) fn(DT_N_S_pin_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_HASH p70n6PMDj1QKr_sTZSVNVgh8FWjeQJk5mPn3eq_6lJ0

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_ORD 20
#define DT_N_S_pin_controller_S_spim2_default_S_group1_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_REQUIRES_ORDS \
	19, /* /pin-controller/spim2_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spim2_default_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux {16748546 /* 0xff9002 */, 2097094 /* 0x1fffc6 */, 2260938 /* 0x227fca */}
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_IDX_0 16748546
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_IDX_1 2097094
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_IDX_2 2260938
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 0) \
	fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 1) \
	fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 2)
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 2)
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pin_controller_S_spim2_default_S_group1, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_LEN 3
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_drive_push_pull 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_drive_push_pull_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_drive_open_drain 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_input_enable 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_output_enable 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_output_enable_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_output_low 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_output_low_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_output_high 0
#define DT_N_S_pin_controller_S_spim2_default_S_group1_P_output_high_EXISTS 1

/*
 * Devicetree node: /pin-controller/spim2_default/group2
 *
 * Node identifier: DT_N_S_pin_controller_S_spim2_default_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_PATH "/pin-controller/spim2_default/group2"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FULL_NAME "group2"
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FULL_NAME_UNQUOTED group2
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FULL_NAME_TOKEN group2
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FULL_NAME_UPPER_TOKEN GROUP2

/* Node parent (/pin-controller/spim2_default) identifier: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_PARENT DT_N_S_pin_controller_S_spim2_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_ANCESTOR(fn) fn(DT_N_S_pin_controller_S_spim2_default) fn(DT_N_S_pin_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_CHILD_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_HASH 8QjmDqnyBap6vP7Vx84h2_Dt9Pvj6PnRYgLNX1RakyE

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_ORD 21
#define DT_N_S_pin_controller_S_spim2_default_S_group2_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_REQUIRES_ORDS \
	19, /* /pin-controller/spim2_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_REG_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_RANGES_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_spim2_default_S_group2_IRQ_NUM 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_pinmux {2162631 /* 0x20ffc7 */}
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_pinmux_IDX_0 2162631
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_spim2_default_S_group2, pinmux, 0)
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_spim2_default_S_group2, pinmux, 0)
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_spim2_default_S_group2, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_spim2_default_S_group2, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_pinmux_LEN 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_pinmux_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_bias_disable 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_drive_push_pull 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_drive_push_pull_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_drive_open_drain 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_input_enable 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_input_enable_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_output_enable 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_output_enable_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_output_low 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_output_low_EXISTS 1
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_output_high 0
#define DT_N_S_pin_controller_S_spim2_default_S_group2_P_output_high_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart0_default
 *
 * Node identifier: DT_N_S_pin_controller_S_uart0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart0_default_PATH "/pin-controller/uart0_default"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart0_default_FULL_NAME "uart0_default"
#define DT_N_S_pin_controller_S_uart0_default_FULL_NAME_UNQUOTED uart0_default
#define DT_N_S_pin_controller_S_uart0_default_FULL_NAME_TOKEN uart0_default
#define DT_N_S_pin_controller_S_uart0_default_FULL_NAME_UPPER_TOKEN UART0_DEFAULT

/* Node parent (/pin-controller) identifier: */
#define DT_N_S_pin_controller_S_uart0_default_PARENT DT_N_S_pin_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart0_default_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart0_default_NODELABEL_NUM 1
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_NODELABEL(fn) fn(uart0_default)
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0_default, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pin_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart0_default_CHILD_NUM 2
#define DT_N_S_pin_controller_S_uart0_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_CHILD(fn) fn(DT_N_S_pin_controller_S_uart0_default_S_group1) fn(DT_N_S_pin_controller_S_uart0_default_S_group2)
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart0_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart0_default_S_group2)
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart0_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart0_default_S_group2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart0_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart0_default_S_group2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pin_controller_S_uart0_default_S_group1) fn(DT_N_S_pin_controller_S_uart0_default_S_group2)
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart0_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart0_default_S_group2)
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart0_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart0_default_S_group2, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart0_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pin_controller_S_uart0_default_S_group2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pin_controller_S_uart0_default_HASH hpPoQq5QYEcDym1g2JBVllTKxA90m_i7KnAuJScDL4o

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart0_default_ORD 22
#define DT_N_S_pin_controller_S_uart0_default_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart0_default_REQUIRES_ORDS \
	16, /* /pin-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart0_default_SUPPORTS_ORDS \
	23, /* /pin-controller/uart0_default/group1 */ \
	24, /* /pin-controller/uart0_default/group2 */ \
	41, /* /soc/uart@60000000 */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart0_default_EXISTS 1
#define DT_N_NODELABEL_uart0_default DT_N_S_pin_controller_S_uart0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart0_default_REG_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart0_default_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pin-controller/uart0_default/group1
 *
 * Node identifier: DT_N_S_pin_controller_S_uart0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_PATH "/pin-controller/uart0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FULL_NAME "group1"
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pin-controller/uart0_default) identifier: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_PARENT DT_N_S_pin_controller_S_uart0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pin_controller_S_uart0_default) fn(DT_N_S_pin_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_HASH mw9A94JnX0K15LdzaqSiBYHstgeiBk__IFPWTJ90zX0

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_ORD 23
#define DT_N_S_pin_controller_S_uart0_default_S_group1_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_REQUIRES_ORDS \
	22, /* /pin-controller/uart0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_REG_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart0_default_S_group1_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_pinmux {229328 /* 0x37fd0 */}
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_pinmux_IDX_0 229328
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart0_default_S_group1, pinmux, 0)
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart0_default_S_group1, pinmux, 0)
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart0_default_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart0_default_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_pinmux_LEN 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_drive_push_pull 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_drive_push_pull_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_drive_open_drain 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_input_enable 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_output_enable 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_output_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_output_low 0
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_output_low_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_output_high 1
#define DT_N_S_pin_controller_S_uart0_default_S_group1_P_output_high_EXISTS 1

/*
 * Devicetree node: /pin-controller/uart0_default/group2
 *
 * Node identifier: DT_N_S_pin_controller_S_uart0_default_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_PATH "/pin-controller/uart0_default/group2"

/* Node's name with unit-address: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FULL_NAME "group2"
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FULL_NAME_UNQUOTED group2
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FULL_NAME_TOKEN group2
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FULL_NAME_UPPER_TOKEN GROUP2

/* Node parent (/pin-controller/uart0_default) identifier: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_PARENT DT_N_S_pin_controller_S_uart0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_NODELABEL_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_ANCESTOR(fn) fn(DT_N_S_pin_controller_S_uart0_default) fn(DT_N_S_pin_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_CHILD_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_HASH OhplDHWYl94QPNbqB4nVbAksIsz36XFx3_uS1MnAXRo

/* Node's dependency ordinal: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_ORD 24
#define DT_N_S_pin_controller_S_uart0_default_S_group2_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_REQUIRES_ORDS \
	22, /* /pin-controller/uart0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_REG_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_RANGES_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_pin_controller_S_uart0_default_S_group2_IRQ_NUM 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_IRQ_LEVEL 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_pinmux {16744849 /* 0xff8191 */}
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_pinmux_IDX_0 16744849
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pin_controller_S_uart0_default_S_group2, pinmux, 0)
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pin_controller_S_uart0_default_S_group2, pinmux, 0)
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pin_controller_S_uart0_default_S_group2, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pin_controller_S_uart0_default_S_group2, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_pinmux_LEN 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_pinmux_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_bias_disable 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_bias_disable_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_bias_pull_up 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_bias_pull_down 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_bias_pull_down_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_drive_push_pull 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_drive_push_pull_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_drive_open_drain 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_input_enable 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_input_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_output_enable 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_output_enable_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_output_low 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_output_low_EXISTS 1
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_output_high 0
#define DT_N_S_pin_controller_S_uart0_default_S_group2_P_output_high_EXISTS 1

/*
 * Devicetree node: /clock
 *
 * Node identifier: DT_N_S_clock
 *
 * Binding (compatible = espressif,esp32-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/espressif,esp32-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clock_PATH "/clock"

/* Node's name with unit-address: */
#define DT_N_S_clock_FULL_NAME "clock"
#define DT_N_S_clock_FULL_NAME_UNQUOTED clock
#define DT_N_S_clock_FULL_NAME_TOKEN clock
#define DT_N_S_clock_FULL_NAME_UPPER_TOKEN CLOCK

/* Node parent (/) identifier: */
#define DT_N_S_clock_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clock_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clock_NODELABEL_NUM 1
#define DT_N_S_clock_FOREACH_NODELABEL(fn) fn(clock)
#define DT_N_S_clock_FOREACH_NODELABEL_VARGS(fn, ...) fn(clock, __VA_ARGS__)
#define DT_N_S_clock_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clock_CHILD_NUM 0
#define DT_N_S_clock_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clock_FOREACH_CHILD(fn) 
#define DT_N_S_clock_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clock_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clock_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clock_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clock_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clock_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clock_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clock_HASH QnKLwDxmAK_PaPqjnffzth94QNFQAD6J185NwWdLjGI

/* Node's dependency ordinal: */
#define DT_N_S_clock_ORD 25
#define DT_N_S_clock_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clock_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clock_SUPPORTS_ORDS \
	26, /* /soc/adc@6000e000 */ \
	27, /* /soc/can@6000b000 */ \
	28, /* /soc/can@6000d000 */ \
	30, /* /soc/dma@60080000 */ \
	31, /* /soc/i2c@60004000 */ \
	32, /* /soc/i2s@6000c000 */ \
	33, /* /soc/ledc@60007000 */ \
	34, /* /soc/mcpwm@60014000 */ \
	36, /* /soc/pcnt@60012000 */ \
	38, /* /soc/spi@60081000 */ \
	40, /* /soc/trng@600b2808 */ \
	41, /* /soc/uart@60000000 */ \
	42, /* /soc/uart@60001000 */ \
	43, /* /soc/uart@6000f000 */ \
	45, /* /soc/watchdog@60008048 */ \
	46, /* /soc/watchdog@60009048 */ \
	47, /* /soc/counter@60008000 */ \
	49, /* /soc/counter@60009000 */

/* Existence and alternate IDs: */
#define DT_N_S_clock_EXISTS 1
#define DT_N_INST_0_espressif_esp32_clock DT_N_S_clock
#define DT_N_NODELABEL_clock              DT_N_S_clock

/* Macros for properties that are special in the specification: */
#define DT_N_S_clock_REG_NUM 0
#define DT_N_S_clock_RANGES_NUM 0
#define DT_N_S_clock_FOREACH_RANGE(fn) 
#define DT_N_S_clock_IRQ_NUM 0
#define DT_N_S_clock_IRQ_LEVEL 0
#define DT_N_S_clock_COMPAT_MATCHES_espressif_esp32_clock 1
#define DT_N_S_clock_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clock_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_clock_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clock_COMPAT_MODEL_IDX_0 "esp32-clock"
#define DT_N_S_clock_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clock_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clock_P_fast_clk_src 0
#define DT_N_S_clock_P_fast_clk_src_IDX_0_ENUM_IDX 0
#define DT_N_S_clock_P_fast_clk_src_IDX_0_EXISTS 1
#define DT_N_S_clock_P_fast_clk_src_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clock_P_fast_clk_src_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clock_P_fast_clk_src_EXISTS 1
#define DT_N_S_clock_P_slow_clk_src 0
#define DT_N_S_clock_P_slow_clk_src_IDX_0_ENUM_IDX 0
#define DT_N_S_clock_P_slow_clk_src_IDX_0_EXISTS 1
#define DT_N_S_clock_P_slow_clk_src_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clock_P_slow_clk_src_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clock_P_slow_clk_src_EXISTS 1

/*
 * Devicetree node: /soc/adc@6000e000
 *
 * Node identifier: DT_N_S_soc_S_adc_6000e000
 *
 * Binding (compatible = espressif,esp32-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/espressif,esp32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_6000e000_PATH "/soc/adc@6000e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_6000e000_FULL_NAME "adc@6000e000"
#define DT_N_S_soc_S_adc_6000e000_FULL_NAME_UNQUOTED adc@6000e000
#define DT_N_S_soc_S_adc_6000e000_FULL_NAME_TOKEN adc_6000e000
#define DT_N_S_soc_S_adc_6000e000_FULL_NAME_UPPER_TOKEN ADC_6000E000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_6000e000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_6000e000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_6000e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_6000e000_FOREACH_NODELABEL(fn) fn(adc0)
#define DT_N_S_soc_S_adc_6000e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_6000e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_6000e000_CHILD_NUM 0
#define DT_N_S_soc_S_adc_6000e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_6000e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_6000e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_6000e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_6000e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_6000e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_6000e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_6000e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_6000e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_6000e000_HASH A0lontCWzIfaXZ0uSy7JAesGgwiiBhaAGAtmwnzExEc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_6000e000_ORD 26
#define DT_N_S_soc_S_adc_6000e000_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_6000e000_REQUIRES_ORDS \
	11, /* /soc */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_6000e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_6000e000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_adc DT_N_S_soc_S_adc_6000e000
#define DT_N_NODELABEL_adc0             DT_N_S_soc_S_adc_6000e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_6000e000_REG_NUM 1
#define DT_N_S_soc_S_adc_6000e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_REG_IDX_0_VAL_ADDRESS 1610670080 /* 0x6000e000 */
#define DT_N_S_soc_S_adc_6000e000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_adc_6000e000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_6000e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_6000e000_IRQ_NUM 0
#define DT_N_S_soc_S_adc_6000e000_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_6000e000_COMPAT_MATCHES_espressif_esp32_adc 1
#define DT_N_S_soc_S_adc_6000e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_adc_6000e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_COMPAT_MODEL_IDX_0 "esp32-adc"
#define DT_N_S_soc_S_adc_6000e000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_6000e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_6000e000_P_unit 1
#define DT_N_S_soc_S_adc_6000e000_P_unit_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_channel_count 7
#define DT_N_S_soc_S_adc_6000e000_P_channel_count_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_status "disabled"
#define DT_N_S_soc_S_adc_6000e000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_6000e000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_6000e000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_6000e000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_6000e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_6000e000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_6000e000, status, 0)
#define DT_N_S_soc_S_adc_6000e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_6000e000, status, 0)
#define DT_N_S_soc_S_adc_6000e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_6000e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_6000e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_6000e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_6000e000_P_status_LEN 1
#define DT_N_S_soc_S_adc_6000e000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_compatible {"espressif,esp32-adc"}
#define DT_N_S_soc_S_adc_6000e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_compatible_IDX_0 "espressif,esp32-adc"
#define DT_N_S_soc_S_adc_6000e000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-adc
#define DT_N_S_soc_S_adc_6000e000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_adc
#define DT_N_S_soc_S_adc_6000e000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_ADC
#define DT_N_S_soc_S_adc_6000e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_6000e000, compatible, 0)
#define DT_N_S_soc_S_adc_6000e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_6000e000, compatible, 0)
#define DT_N_S_soc_S_adc_6000e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_6000e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_6000e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_6000e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_6000e000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_6000e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_reg {1610670080 /* 0x6000e000 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_adc_6000e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_reg_IDX_0 1610670080
#define DT_N_S_soc_S_adc_6000e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_reg_IDX_1 4
#define DT_N_S_soc_S_adc_6000e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_adc_6000e000_P_clocks_IDX_0_VAL_offset 28
#define DT_N_S_soc_S_adc_6000e000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_6000e000, clocks, 0)
#define DT_N_S_soc_S_adc_6000e000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_6000e000, clocks, 0)
#define DT_N_S_soc_S_adc_6000e000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_6000e000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_6000e000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_6000e000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_6000e000_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_6000e000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_6000e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_6000e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_6000e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_6000e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/can@6000b000
 *
 * Node identifier: DT_N_S_soc_S_can_6000b000
 *
 * Binding (compatible = espressif,esp32-twai):
 *   $ZEPHYR_BASE/dts/bindings/can/espressif,esp32-twai.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_6000b000_PATH "/soc/can@6000b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_6000b000_FULL_NAME "can@6000b000"
#define DT_N_S_soc_S_can_6000b000_FULL_NAME_UNQUOTED can@6000b000
#define DT_N_S_soc_S_can_6000b000_FULL_NAME_TOKEN can_6000b000
#define DT_N_S_soc_S_can_6000b000_FULL_NAME_UPPER_TOKEN CAN_6000B000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_6000b000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_6000b000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_can_6000b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_can_6000b000_FOREACH_NODELABEL(fn) fn(twai0)
#define DT_N_S_soc_S_can_6000b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(twai0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000b000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_6000b000_CHILD_NUM 0
#define DT_N_S_soc_S_can_6000b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_can_6000b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_6000b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_can_6000b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_6000b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_can_6000b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_6000b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_can_6000b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_6000b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_can_6000b000_HASH gQUnYkLHAsJ8apIh0rcL6UE_NX_iEoPui4iz_as9UWA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_6000b000_ORD 27
#define DT_N_S_soc_S_can_6000b000_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_6000b000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_6000b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_6000b000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_twai DT_N_S_soc_S_can_6000b000
#define DT_N_NODELABEL_twai0             DT_N_S_soc_S_can_6000b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_6000b000_REG_NUM 1
#define DT_N_S_soc_S_can_6000b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_REG_IDX_0_VAL_ADDRESS 1610657792 /* 0x6000b000 */
#define DT_N_S_soc_S_can_6000b000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_can_6000b000_RANGES_NUM 0
#define DT_N_S_soc_S_can_6000b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_6000b000_IRQ_NUM 1
#define DT_N_S_soc_S_can_6000b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_IRQ_IDX_0_VAL_irq 46
#define DT_N_S_soc_S_can_6000b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_6000b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_can_6000b000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_can_6000b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_can_6000b000_COMPAT_MATCHES_espressif_esp32_twai 1
#define DT_N_S_soc_S_can_6000b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_can_6000b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_COMPAT_MODEL_IDX_0 "esp32-twai"
#define DT_N_S_soc_S_can_6000b000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_6000b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_can_6000b000_P_reg {1610657792 /* 0x6000b000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_can_6000b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_reg_IDX_0 1610657792
#define DT_N_S_soc_S_can_6000b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_can_6000b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_interrupts {46 /* 0x2e */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_6000b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_interrupts_IDX_0 46
#define DT_N_S_soc_S_can_6000b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_6000b000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_can_6000b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_can_6000b000_P_clocks_IDX_0_VAL_offset 13
#define DT_N_S_soc_S_can_6000b000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_6000b000, clocks, 0)
#define DT_N_S_soc_S_can_6000b000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_6000b000, clocks, 0)
#define DT_N_S_soc_S_can_6000b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_6000b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000b000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_6000b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000b000_P_clocks_LEN 1
#define DT_N_S_soc_S_can_6000b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_status "disabled"
#define DT_N_S_soc_S_can_6000b000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_can_6000b000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_can_6000b000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_can_6000b000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_can_6000b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_can_6000b000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_6000b000, status, 0)
#define DT_N_S_soc_S_can_6000b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_6000b000, status, 0)
#define DT_N_S_soc_S_can_6000b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_6000b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_6000b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000b000_P_status_LEN 1
#define DT_N_S_soc_S_can_6000b000_P_status_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_compatible {"espressif,esp32-twai"}
#define DT_N_S_soc_S_can_6000b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_compatible_IDX_0 "espressif,esp32-twai"
#define DT_N_S_soc_S_can_6000b000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-twai
#define DT_N_S_soc_S_can_6000b000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_twai
#define DT_N_S_soc_S_can_6000b000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_TWAI
#define DT_N_S_soc_S_can_6000b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_6000b000, compatible, 0)
#define DT_N_S_soc_S_can_6000b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_6000b000, compatible, 0)
#define DT_N_S_soc_S_can_6000b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_6000b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_6000b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000b000_P_compatible_LEN 1
#define DT_N_S_soc_S_can_6000b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_can_6000b000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_can_6000b000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_can_6000b000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_6000b000, interrupt_parent, 0)
#define DT_N_S_soc_S_can_6000b000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_6000b000, interrupt_parent, 0)
#define DT_N_S_soc_S_can_6000b000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_6000b000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000b000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_6000b000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000b000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_can_6000b000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_can_6000b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_wakeup_source 0
#define DT_N_S_soc_S_can_6000b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_can_6000b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_can_6000b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/can@6000d000
 *
 * Node identifier: DT_N_S_soc_S_can_6000d000
 *
 * Binding (compatible = espressif,esp32-twai):
 *   $ZEPHYR_BASE/dts/bindings/can/espressif,esp32-twai.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_6000d000_PATH "/soc/can@6000d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_6000d000_FULL_NAME "can@6000d000"
#define DT_N_S_soc_S_can_6000d000_FULL_NAME_UNQUOTED can@6000d000
#define DT_N_S_soc_S_can_6000d000_FULL_NAME_TOKEN can_6000d000
#define DT_N_S_soc_S_can_6000d000_FULL_NAME_UPPER_TOKEN CAN_6000D000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_6000d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_6000d000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_can_6000d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_can_6000d000_FOREACH_NODELABEL(fn) fn(twai1)
#define DT_N_S_soc_S_can_6000d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(twai1, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_6000d000_CHILD_NUM 0
#define DT_N_S_soc_S_can_6000d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_can_6000d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_6000d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_can_6000d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_6000d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_can_6000d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_6000d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_can_6000d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_6000d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_can_6000d000_HASH dSgNLmeXgyS9UPRmTacZwR_kazwwhCbXjyeRyid1770

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_6000d000_ORD 28
#define DT_N_S_soc_S_can_6000d000_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_6000d000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_6000d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_6000d000_EXISTS 1
#define DT_N_INST_1_espressif_esp32_twai DT_N_S_soc_S_can_6000d000
#define DT_N_NODELABEL_twai1             DT_N_S_soc_S_can_6000d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_6000d000_REG_NUM 1
#define DT_N_S_soc_S_can_6000d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_REG_IDX_0_VAL_ADDRESS 1610665984 /* 0x6000d000 */
#define DT_N_S_soc_S_can_6000d000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_can_6000d000_RANGES_NUM 0
#define DT_N_S_soc_S_can_6000d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_6000d000_IRQ_NUM 1
#define DT_N_S_soc_S_can_6000d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_IRQ_IDX_0_VAL_irq 47
#define DT_N_S_soc_S_can_6000d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_6000d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_can_6000d000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_can_6000d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_can_6000d000_COMPAT_MATCHES_espressif_esp32_twai 1
#define DT_N_S_soc_S_can_6000d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_can_6000d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_COMPAT_MODEL_IDX_0 "esp32-twai"
#define DT_N_S_soc_S_can_6000d000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_6000d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_can_6000d000_P_reg {1610665984 /* 0x6000d000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_can_6000d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_reg_IDX_0 1610665984
#define DT_N_S_soc_S_can_6000d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_can_6000d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_interrupts {47 /* 0x2f */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_6000d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_interrupts_IDX_0 47
#define DT_N_S_soc_S_can_6000d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_6000d000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_can_6000d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_can_6000d000_P_clocks_IDX_0_VAL_offset 14
#define DT_N_S_soc_S_can_6000d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_6000d000, clocks, 0)
#define DT_N_S_soc_S_can_6000d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_6000d000, clocks, 0)
#define DT_N_S_soc_S_can_6000d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_6000d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_6000d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000d000_P_clocks_LEN 1
#define DT_N_S_soc_S_can_6000d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_status "disabled"
#define DT_N_S_soc_S_can_6000d000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_can_6000d000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_can_6000d000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_can_6000d000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_can_6000d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_can_6000d000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_6000d000, status, 0)
#define DT_N_S_soc_S_can_6000d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_6000d000, status, 0)
#define DT_N_S_soc_S_can_6000d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_6000d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_6000d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000d000_P_status_LEN 1
#define DT_N_S_soc_S_can_6000d000_P_status_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_compatible {"espressif,esp32-twai"}
#define DT_N_S_soc_S_can_6000d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_compatible_IDX_0 "espressif,esp32-twai"
#define DT_N_S_soc_S_can_6000d000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-twai
#define DT_N_S_soc_S_can_6000d000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_twai
#define DT_N_S_soc_S_can_6000d000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_TWAI
#define DT_N_S_soc_S_can_6000d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_6000d000, compatible, 0)
#define DT_N_S_soc_S_can_6000d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_6000d000, compatible, 0)
#define DT_N_S_soc_S_can_6000d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_6000d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_6000d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000d000_P_compatible_LEN 1
#define DT_N_S_soc_S_can_6000d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_can_6000d000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_can_6000d000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_can_6000d000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_6000d000, interrupt_parent, 0)
#define DT_N_S_soc_S_can_6000d000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_6000d000, interrupt_parent, 0)
#define DT_N_S_soc_S_can_6000d000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_6000d000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000d000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_6000d000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_6000d000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_can_6000d000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_can_6000d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_wakeup_source 0
#define DT_N_S_soc_S_can_6000d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_can_6000d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_can_6000d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/coretemp@6000e058
 *
 * Node identifier: DT_N_S_soc_S_coretemp_6000e058
 *
 * Binding (compatible = espressif,esp32-temp):
 *   $ZEPHYR_BASE/dts/bindings/sensor/espressif,esp32-temp.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_coretemp_6000e058_PATH "/soc/coretemp@6000e058"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_coretemp_6000e058_FULL_NAME "coretemp@6000e058"
#define DT_N_S_soc_S_coretemp_6000e058_FULL_NAME_UNQUOTED coretemp@6000e058
#define DT_N_S_soc_S_coretemp_6000e058_FULL_NAME_TOKEN coretemp_6000e058
#define DT_N_S_soc_S_coretemp_6000e058_FULL_NAME_UPPER_TOKEN CORETEMP_6000E058

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_coretemp_6000e058_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_coretemp_6000e058_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_coretemp_6000e058_NODELABEL_NUM 1
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_NODELABEL(fn) fn(coretemp)
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_NODELABEL_VARGS(fn, ...) fn(coretemp, __VA_ARGS__)
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_coretemp_6000e058_CHILD_NUM 0
#define DT_N_S_soc_S_coretemp_6000e058_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_coretemp_6000e058_HASH vHqJq49AcOXOGagf75B8ZN_HRM3BzWkwkutK9bA72go

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_coretemp_6000e058_ORD 29
#define DT_N_S_soc_S_coretemp_6000e058_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_coretemp_6000e058_REQUIRES_ORDS \
	11, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_coretemp_6000e058_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_coretemp_6000e058_EXISTS 1
#define DT_N_ALIAS_die_temp0             DT_N_S_soc_S_coretemp_6000e058
#define DT_N_INST_0_espressif_esp32_temp DT_N_S_soc_S_coretemp_6000e058
#define DT_N_NODELABEL_coretemp          DT_N_S_soc_S_coretemp_6000e058

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_coretemp_6000e058_REG_NUM 1
#define DT_N_S_soc_S_coretemp_6000e058_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_REG_IDX_0_VAL_ADDRESS 1610670168 /* 0x6000e058 */
#define DT_N_S_soc_S_coretemp_6000e058_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_coretemp_6000e058_RANGES_NUM 0
#define DT_N_S_soc_S_coretemp_6000e058_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_coretemp_6000e058_IRQ_NUM 0
#define DT_N_S_soc_S_coretemp_6000e058_IRQ_LEVEL 0
#define DT_N_S_soc_S_coretemp_6000e058_COMPAT_MATCHES_espressif_esp32_temp 1
#define DT_N_S_soc_S_coretemp_6000e058_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_coretemp_6000e058_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_COMPAT_MODEL_IDX_0 "esp32-temp"
#define DT_N_S_soc_S_coretemp_6000e058_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_coretemp_6000e058_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_coretemp_6000e058_P_range 2
#define DT_N_S_soc_S_coretemp_6000e058_P_range_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_coretemp_6000e058_P_range_IDX_0_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_range_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_range_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_range_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name "coretemp"
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_STRING_UNQUOTED coretemp
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_STRING_TOKEN coretemp
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_STRING_UPPER_TOKEN CORETEMP
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_IDX_0 "coretemp"
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_coretemp_6000e058, friendly_name, 0)
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_coretemp_6000e058, friendly_name, 0)
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_coretemp_6000e058, friendly_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_coretemp_6000e058, friendly_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_LEN 1
#define DT_N_S_soc_S_coretemp_6000e058_P_friendly_name_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_status "disabled"
#define DT_N_S_soc_S_coretemp_6000e058_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_coretemp_6000e058_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_coretemp_6000e058_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_coretemp_6000e058_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_coretemp_6000e058_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_coretemp_6000e058_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_coretemp_6000e058, status, 0)
#define DT_N_S_soc_S_coretemp_6000e058_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_coretemp_6000e058, status, 0)
#define DT_N_S_soc_S_coretemp_6000e058_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_coretemp_6000e058, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_coretemp_6000e058_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_coretemp_6000e058, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_coretemp_6000e058_P_status_LEN 1
#define DT_N_S_soc_S_coretemp_6000e058_P_status_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible {"espressif,esp32-temp"}
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_IDX_0 "espressif,esp32-temp"
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-temp
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_temp
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_TEMP
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_coretemp_6000e058, compatible, 0)
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_coretemp_6000e058, compatible, 0)
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_coretemp_6000e058, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_coretemp_6000e058, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_LEN 1
#define DT_N_S_soc_S_coretemp_6000e058_P_compatible_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_reg {1610670168 /* 0x6000e058 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_coretemp_6000e058_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_reg_IDX_0 1610670168
#define DT_N_S_soc_S_coretemp_6000e058_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_reg_IDX_1 4
#define DT_N_S_soc_S_coretemp_6000e058_P_reg_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_coretemp_6000e058_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_wakeup_source 0
#define DT_N_S_soc_S_coretemp_6000e058_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_coretemp_6000e058_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_coretemp_6000e058_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dma@60080000
 *
 * Node identifier: DT_N_S_soc_S_dma_60080000
 *
 * Binding (compatible = espressif,esp32-gdma):
 *   $ZEPHYR_BASE/dts/bindings/dma/espressif,esp32-gdma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_60080000_PATH "/soc/dma@60080000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_60080000_FULL_NAME "dma@60080000"
#define DT_N_S_soc_S_dma_60080000_FULL_NAME_UNQUOTED dma@60080000
#define DT_N_S_soc_S_dma_60080000_FULL_NAME_TOKEN dma_60080000
#define DT_N_S_soc_S_dma_60080000_FULL_NAME_UPPER_TOKEN DMA_60080000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_60080000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dma_60080000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dma_60080000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dma_60080000_FOREACH_NODELABEL(fn) fn(dma)
#define DT_N_S_soc_S_dma_60080000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dma, __VA_ARGS__)
#define DT_N_S_soc_S_dma_60080000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dma_60080000_CHILD_NUM 0
#define DT_N_S_soc_S_dma_60080000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dma_60080000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_60080000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_60080000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_60080000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dma_60080000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_60080000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_60080000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_60080000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dma_60080000_HASH lgybYEDxnOqQ34hkIcFvqH_n2orCIkIP6Bj1bVEeTGk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_60080000_ORD 30
#define DT_N_S_soc_S_dma_60080000_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_60080000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_60080000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_60080000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_gdma DT_N_S_soc_S_dma_60080000
#define DT_N_NODELABEL_dma               DT_N_S_soc_S_dma_60080000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_60080000_REG_NUM 1
#define DT_N_S_soc_S_dma_60080000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_REG_IDX_0_VAL_ADDRESS 1611137024 /* 0x60080000 */
#define DT_N_S_soc_S_dma_60080000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_dma_60080000_RANGES_NUM 0
#define DT_N_S_soc_S_dma_60080000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_60080000_IRQ_NUM 6
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_0_VAL_irq 66
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_1_VAL_irq 69
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_1_VAL_flags 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_2_VAL_irq 67
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_2_VAL_flags 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_3_VAL_irq 70
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_3_VAL_flags 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_3_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_4_VAL_irq 68
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_4_VAL_flags 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_4_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_5_VAL_irq 71
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_5_VAL_flags 0
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_5_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_dma_60080000_IRQ_LEVEL 1
#define DT_N_S_soc_S_dma_60080000_COMPAT_MATCHES_espressif_esp32_gdma 1
#define DT_N_S_soc_S_dma_60080000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_dma_60080000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_COMPAT_MODEL_IDX_0 "esp32-gdma"
#define DT_N_S_soc_S_dma_60080000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_60080000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_60080000_P_dma_channels 6
#define DT_N_S_soc_S_dma_60080000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_dma_buf_addr_alignment 4
#define DT_N_S_soc_S_dma_60080000_P_dma_buf_addr_alignment_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_status "disabled"
#define DT_N_S_soc_S_dma_60080000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dma_60080000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dma_60080000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_60080000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dma_60080000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_dma_60080000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_60080000, status, 0)
#define DT_N_S_soc_S_dma_60080000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_60080000, status, 0)
#define DT_N_S_soc_S_dma_60080000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_60080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_60080000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_60080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_60080000_P_status_LEN 1
#define DT_N_S_soc_S_dma_60080000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_compatible {"espressif,esp32-gdma"}
#define DT_N_S_soc_S_dma_60080000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_compatible_IDX_0 "espressif,esp32-gdma"
#define DT_N_S_soc_S_dma_60080000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-gdma
#define DT_N_S_soc_S_dma_60080000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_gdma
#define DT_N_S_soc_S_dma_60080000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_GDMA
#define DT_N_S_soc_S_dma_60080000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_60080000, compatible, 0)
#define DT_N_S_soc_S_dma_60080000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_60080000, compatible, 0)
#define DT_N_S_soc_S_dma_60080000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_60080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_60080000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_60080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_60080000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_60080000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_reg {1611137024 /* 0x60080000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_dma_60080000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_reg_IDX_0 1611137024
#define DT_N_S_soc_S_dma_60080000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_dma_60080000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts {66 /* 0x42 */, 0 /* 0x0 */, 0 /* 0x0 */, 69 /* 0x45 */, 0 /* 0x0 */, 0 /* 0x0 */, 67 /* 0x43 */, 0 /* 0x0 */, 0 /* 0x0 */, 70 /* 0x46 */, 0 /* 0x0 */, 0 /* 0x0 */, 68 /* 0x44 */, 0 /* 0x0 */, 0 /* 0x0 */, 71 /* 0x47 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_0 66
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_3 69
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_4 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_6 67
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_8 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_9 70
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_10 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_12 68
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_14 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_15 71
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_16_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_16 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_17_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupts_IDX_17 0
#define DT_N_S_soc_S_dma_60080000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_dma_60080000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_dma_60080000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_dma_60080000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_60080000, interrupt_parent, 0)
#define DT_N_S_soc_S_dma_60080000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_60080000, interrupt_parent, 0)
#define DT_N_S_soc_S_dma_60080000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_60080000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_60080000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_60080000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_60080000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_dma_60080000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_dma_60080000_P_clocks_IDX_0_VAL_offset 23
#define DT_N_S_soc_S_dma_60080000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_60080000, clocks, 0)
#define DT_N_S_soc_S_dma_60080000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_60080000, clocks, 0)
#define DT_N_S_soc_S_dma_60080000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_60080000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_60080000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_60080000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_60080000_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_60080000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dma_60080000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_wakeup_source 0
#define DT_N_S_soc_S_dma_60080000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dma_60080000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dma_60080000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@60004000
 *
 * Node identifier: DT_N_S_soc_S_i2c_60004000
 *
 * Binding (compatible = espressif,esp32-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/espressif,esp32-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_60004000_PATH "/soc/i2c@60004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_60004000_FULL_NAME "i2c@60004000"
#define DT_N_S_soc_S_i2c_60004000_FULL_NAME_UNQUOTED i2c@60004000
#define DT_N_S_soc_S_i2c_60004000_FULL_NAME_TOKEN i2c_60004000
#define DT_N_S_soc_S_i2c_60004000_FULL_NAME_UPPER_TOKEN I2C_60004000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_60004000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_60004000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_60004000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_60004000_FOREACH_NODELABEL(fn) fn(i2c0)
#define DT_N_S_soc_S_i2c_60004000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_60004000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_60004000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_60004000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_60004000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_60004000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_60004000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_60004000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_60004000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_60004000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_60004000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_60004000_HASH R0L7gSjYCoJ893gTF3qHCQ_55U5rRCjKKFE7XTqssKk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_60004000_ORD 31
#define DT_N_S_soc_S_i2c_60004000_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_60004000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	17, /* /pin-controller/i2c0_default */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_60004000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_60004000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_i2c DT_N_S_soc_S_i2c_60004000
#define DT_N_NODELABEL_i2c0             DT_N_S_soc_S_i2c_60004000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_60004000_REG_NUM 1
#define DT_N_S_soc_S_i2c_60004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_REG_IDX_0_VAL_ADDRESS 1610629120 /* 0x60004000 */
#define DT_N_S_soc_S_i2c_60004000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_60004000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_60004000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_60004000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_60004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_i2c_60004000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_60004000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_i2c_60004000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_i2c_60004000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_60004000_COMPAT_MATCHES_espressif_esp32_i2c 1
#define DT_N_S_soc_S_i2c_60004000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_i2c_60004000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_COMPAT_MODEL_IDX_0 "esp32-i2c"
#define DT_N_S_soc_S_i2c_60004000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_60004000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_60004000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_60004000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_60004000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_60004000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_i2c0_default

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_60004000_P_reg {1610629120 /* 0x60004000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_60004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_reg_IDX_0 1610629120
#define DT_N_S_soc_S_i2c_60004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_60004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_i2c0_default
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_i2c0_default
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_60004000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_60004000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_60004000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_60004000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_60004000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_60004000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_60004000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_60004000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_60004000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_tx_lsb 0
#define DT_N_S_soc_S_i2c_60004000_P_tx_lsb_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_rx_lsb 0
#define DT_N_S_soc_S_i2c_60004000_P_rx_lsb_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_60004000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_sq_size 4
#define DT_N_S_soc_S_i2c_60004000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_cq_size 4
#define DT_N_S_soc_S_i2c_60004000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_status "okay"
#define DT_N_S_soc_S_i2c_60004000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_60004000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_60004000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_60004000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_60004000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_60004000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_60004000, status, 0)
#define DT_N_S_soc_S_i2c_60004000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_60004000, status, 0)
#define DT_N_S_soc_S_i2c_60004000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_60004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_60004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_status_LEN 1
#define DT_N_S_soc_S_i2c_60004000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_compatible {"espressif,esp32-i2c"}
#define DT_N_S_soc_S_i2c_60004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_compatible_IDX_0 "espressif,esp32-i2c"
#define DT_N_S_soc_S_i2c_60004000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-i2c
#define DT_N_S_soc_S_i2c_60004000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_i2c
#define DT_N_S_soc_S_i2c_60004000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_I2C
#define DT_N_S_soc_S_i2c_60004000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_60004000, compatible, 0)
#define DT_N_S_soc_S_i2c_60004000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_60004000, compatible, 0)
#define DT_N_S_soc_S_i2c_60004000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_60004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_60004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_60004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_interrupts {50 /* 0x32 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_60004000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_i2c_60004000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_60004000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_i2c_60004000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_i2c_60004000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_i2c_60004000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_i2c_60004000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_60004000, interrupt_parent, 0)
#define DT_N_S_soc_S_i2c_60004000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_60004000, interrupt_parent, 0)
#define DT_N_S_soc_S_i2c_60004000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_60004000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_60004000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_i2c_60004000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_i2c_60004000_P_clocks_IDX_0_VAL_offset 4
#define DT_N_S_soc_S_i2c_60004000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_60004000, clocks, 0)
#define DT_N_S_soc_S_i2c_60004000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_60004000, clocks, 0)
#define DT_N_S_soc_S_i2c_60004000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_60004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_60004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_60004000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_60004000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_60004000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_60004000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_60004000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_60004000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2s@6000c000
 *
 * Node identifier: DT_N_S_soc_S_i2s_6000c000
 *
 * Binding (compatible = espressif,esp32-i2s):
 *   $ZEPHYR_BASE/dts/bindings/i2s/espressif,esp32-i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2s_6000c000_PATH "/soc/i2s@6000c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2s_6000c000_FULL_NAME "i2s@6000c000"
#define DT_N_S_soc_S_i2s_6000c000_FULL_NAME_UNQUOTED i2s@6000c000
#define DT_N_S_soc_S_i2s_6000c000_FULL_NAME_TOKEN i2s_6000c000
#define DT_N_S_soc_S_i2s_6000c000_FULL_NAME_UPPER_TOKEN I2S_6000C000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2s_6000c000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2s_6000c000_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2s_6000c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_NODELABEL(fn) fn(i2s)
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2s, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2s_6000c000_CHILD_NUM 0
#define DT_N_S_soc_S_i2s_6000c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2s_6000c000_HASH t7ffbrMjVL_A8HRobjaedbywA2Eb1c5AZBoEzTlTjZg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2s_6000c000_ORD 32
#define DT_N_S_soc_S_i2s_6000c000_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2s_6000c000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2s_6000c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2s_6000c000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_i2s DT_N_S_soc_S_i2s_6000c000
#define DT_N_NODELABEL_i2s              DT_N_S_soc_S_i2s_6000c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2s_6000c000_REG_NUM 1
#define DT_N_S_soc_S_i2s_6000c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_REG_IDX_0_VAL_ADDRESS 1610661888 /* 0x6000c000 */
#define DT_N_S_soc_S_i2s_6000c000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2s_6000c000_RANGES_NUM 0
#define DT_N_S_soc_S_i2s_6000c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2s_6000c000_IRQ_NUM 1
#define DT_N_S_soc_S_i2s_6000c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_i2s_6000c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2s_6000c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_i2s_6000c000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_i2s_6000c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2s_6000c000_COMPAT_MATCHES_espressif_esp32_i2s 1
#define DT_N_S_soc_S_i2s_6000c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_i2s_6000c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_COMPAT_MODEL_IDX_0 "esp32-i2s"
#define DT_N_S_soc_S_i2s_6000c000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2s_6000c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2s_6000c000_P_reg {1610661888 /* 0x6000c000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2s_6000c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_reg_IDX_0 1610661888
#define DT_N_S_soc_S_i2s_6000c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2s_6000c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_i2s_6000c000_P_clocks_IDX_0_VAL_offset 5
#define DT_N_S_soc_S_i2s_6000c000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_6000c000, clocks, 0)
#define DT_N_S_soc_S_i2s_6000c000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_6000c000, clocks, 0)
#define DT_N_S_soc_S_i2s_6000c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_6000c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_6000c000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_6000c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_6000c000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2s_6000c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2s_6000c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_i2s_6000c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2s_6000c000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_i2s_6000c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_i2s_6000c000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_i2s_6000c000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_i2s_6000c000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_6000c000, interrupt_parent, 0)
#define DT_N_S_soc_S_i2s_6000c000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_6000c000, interrupt_parent, 0)
#define DT_N_S_soc_S_i2s_6000c000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_6000c000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_6000c000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_6000c000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_6000c000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_i2s_6000c000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_unit 0
#define DT_N_S_soc_S_i2s_6000c000_P_unit_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_status "disabled"
#define DT_N_S_soc_S_i2s_6000c000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2s_6000c000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2s_6000c000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2s_6000c000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2s_6000c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_i2s_6000c000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_6000c000, status, 0)
#define DT_N_S_soc_S_i2s_6000c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_6000c000, status, 0)
#define DT_N_S_soc_S_i2s_6000c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_6000c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_6000c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_6000c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_6000c000_P_status_LEN 1
#define DT_N_S_soc_S_i2s_6000c000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_compatible {"espressif,esp32-i2s"}
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_IDX_0 "espressif,esp32-i2s"
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-i2s
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_i2s
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_I2S
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_6000c000, compatible, 0)
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_6000c000, compatible, 0)
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_6000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_6000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2s_6000c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2s_6000c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_wakeup_source 0
#define DT_N_S_soc_S_i2s_6000c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2s_6000c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2s_6000c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ledc@60007000
 *
 * Node identifier: DT_N_S_soc_S_ledc_60007000
 *
 * Binding (compatible = espressif,esp32-ledc):
 *   $ZEPHYR_BASE/dts/bindings/pwm/espressif,esp32-ledc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ledc_60007000_PATH "/soc/ledc@60007000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ledc_60007000_FULL_NAME "ledc@60007000"
#define DT_N_S_soc_S_ledc_60007000_FULL_NAME_UNQUOTED ledc@60007000
#define DT_N_S_soc_S_ledc_60007000_FULL_NAME_TOKEN ledc_60007000
#define DT_N_S_soc_S_ledc_60007000_FULL_NAME_UPPER_TOKEN LEDC_60007000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ledc_60007000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ledc_60007000_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ledc_60007000_NODELABEL_NUM 1
#define DT_N_S_soc_S_ledc_60007000_FOREACH_NODELABEL(fn) fn(ledc0)
#define DT_N_S_soc_S_ledc_60007000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ledc0, __VA_ARGS__)
#define DT_N_S_soc_S_ledc_60007000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ledc_60007000_CHILD_NUM 0
#define DT_N_S_soc_S_ledc_60007000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ledc_60007000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ledc_60007000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ledc_60007000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ledc_60007000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ledc_60007000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ledc_60007000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ledc_60007000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ledc_60007000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ledc_60007000_HASH OvzzOSlUTw9_CzSYeaRftgfegNXpruilIOsUkHmqdg8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ledc_60007000_ORD 33
#define DT_N_S_soc_S_ledc_60007000_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ledc_60007000_REQUIRES_ORDS \
	11, /* /soc */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ledc_60007000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ledc_60007000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_ledc DT_N_S_soc_S_ledc_60007000
#define DT_N_NODELABEL_ledc0             DT_N_S_soc_S_ledc_60007000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ledc_60007000_REG_NUM 1
#define DT_N_S_soc_S_ledc_60007000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_REG_IDX_0_VAL_ADDRESS 1610641408 /* 0x60007000 */
#define DT_N_S_soc_S_ledc_60007000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_ledc_60007000_RANGES_NUM 0
#define DT_N_S_soc_S_ledc_60007000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ledc_60007000_IRQ_NUM 0
#define DT_N_S_soc_S_ledc_60007000_IRQ_LEVEL 0
#define DT_N_S_soc_S_ledc_60007000_COMPAT_MATCHES_espressif_esp32_ledc 1
#define DT_N_S_soc_S_ledc_60007000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_ledc_60007000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_COMPAT_MODEL_IDX_0 "esp32-ledc"
#define DT_N_S_soc_S_ledc_60007000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ledc_60007000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ledc_60007000_P_status "disabled"
#define DT_N_S_soc_S_ledc_60007000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_ledc_60007000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ledc_60007000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ledc_60007000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_ledc_60007000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_ledc_60007000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ledc_60007000, status, 0)
#define DT_N_S_soc_S_ledc_60007000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ledc_60007000, status, 0)
#define DT_N_S_soc_S_ledc_60007000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ledc_60007000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ledc_60007000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ledc_60007000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ledc_60007000_P_status_LEN 1
#define DT_N_S_soc_S_ledc_60007000_P_status_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_compatible {"espressif,esp32-ledc"}
#define DT_N_S_soc_S_ledc_60007000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_compatible_IDX_0 "espressif,esp32-ledc"
#define DT_N_S_soc_S_ledc_60007000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-ledc
#define DT_N_S_soc_S_ledc_60007000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_ledc
#define DT_N_S_soc_S_ledc_60007000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_LEDC
#define DT_N_S_soc_S_ledc_60007000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ledc_60007000, compatible, 0)
#define DT_N_S_soc_S_ledc_60007000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ledc_60007000, compatible, 0)
#define DT_N_S_soc_S_ledc_60007000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ledc_60007000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ledc_60007000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ledc_60007000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ledc_60007000_P_compatible_LEN 1
#define DT_N_S_soc_S_ledc_60007000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_reg {1610641408 /* 0x60007000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_ledc_60007000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_reg_IDX_0 1610641408
#define DT_N_S_soc_S_ledc_60007000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_ledc_60007000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_ledc_60007000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_ledc_60007000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ledc_60007000, clocks, 0)
#define DT_N_S_soc_S_ledc_60007000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ledc_60007000, clocks, 0)
#define DT_N_S_soc_S_ledc_60007000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ledc_60007000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ledc_60007000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ledc_60007000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ledc_60007000_P_clocks_LEN 1
#define DT_N_S_soc_S_ledc_60007000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ledc_60007000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_wakeup_source 0
#define DT_N_S_soc_S_ledc_60007000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ledc_60007000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ledc_60007000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/mcpwm@60014000
 *
 * Node identifier: DT_N_S_soc_S_mcpwm_60014000
 *
 * Binding (compatible = espressif,esp32-mcpwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/espressif,esp32-mcpwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mcpwm_60014000_PATH "/soc/mcpwm@60014000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mcpwm_60014000_FULL_NAME "mcpwm@60014000"
#define DT_N_S_soc_S_mcpwm_60014000_FULL_NAME_UNQUOTED mcpwm@60014000
#define DT_N_S_soc_S_mcpwm_60014000_FULL_NAME_TOKEN mcpwm_60014000
#define DT_N_S_soc_S_mcpwm_60014000_FULL_NAME_UPPER_TOKEN MCPWM_60014000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mcpwm_60014000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mcpwm_60014000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mcpwm_60014000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_NODELABEL(fn) fn(mcpwm0)
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mcpwm0, __VA_ARGS__)
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mcpwm_60014000_CHILD_NUM 0
#define DT_N_S_soc_S_mcpwm_60014000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_mcpwm_60014000_HASH p4z0jSB1qiFLU2A_fq5IDf10IHo74OBfidMXluuLKfc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mcpwm_60014000_ORD 34
#define DT_N_S_soc_S_mcpwm_60014000_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mcpwm_60014000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mcpwm_60014000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mcpwm_60014000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_mcpwm DT_N_S_soc_S_mcpwm_60014000
#define DT_N_NODELABEL_mcpwm0             DT_N_S_soc_S_mcpwm_60014000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mcpwm_60014000_REG_NUM 1
#define DT_N_S_soc_S_mcpwm_60014000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_REG_IDX_0_VAL_ADDRESS 1610694656 /* 0x60014000 */
#define DT_N_S_soc_S_mcpwm_60014000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_mcpwm_60014000_RANGES_NUM 0
#define DT_N_S_soc_S_mcpwm_60014000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_NUM 1
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_mcpwm_60014000_IRQ_LEVEL 1
#define DT_N_S_soc_S_mcpwm_60014000_COMPAT_MATCHES_espressif_esp32_mcpwm 1
#define DT_N_S_soc_S_mcpwm_60014000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_mcpwm_60014000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_COMPAT_MODEL_IDX_0 "esp32-mcpwm"
#define DT_N_S_soc_S_mcpwm_60014000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mcpwm_60014000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mcpwm_60014000_P_status "disabled"
#define DT_N_S_soc_S_mcpwm_60014000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_mcpwm_60014000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_mcpwm_60014000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_mcpwm_60014000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_mcpwm_60014000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_mcpwm_60014000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mcpwm_60014000, status, 0)
#define DT_N_S_soc_S_mcpwm_60014000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mcpwm_60014000, status, 0)
#define DT_N_S_soc_S_mcpwm_60014000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mcpwm_60014000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mcpwm_60014000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mcpwm_60014000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mcpwm_60014000_P_status_LEN 1
#define DT_N_S_soc_S_mcpwm_60014000_P_status_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible {"espressif,esp32-mcpwm"}
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_IDX_0 "espressif,esp32-mcpwm"
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-mcpwm
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_mcpwm
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_MCPWM
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mcpwm_60014000, compatible, 0)
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mcpwm_60014000, compatible, 0)
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mcpwm_60014000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mcpwm_60014000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_LEN 1
#define DT_N_S_soc_S_mcpwm_60014000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_reg {1610694656 /* 0x60014000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_mcpwm_60014000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_reg_IDX_0 1610694656
#define DT_N_S_soc_S_mcpwm_60014000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_mcpwm_60014000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupts {61 /* 0x3d */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mcpwm_60014000, interrupt_parent, 0)
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mcpwm_60014000, interrupt_parent, 0)
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mcpwm_60014000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mcpwm_60014000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_mcpwm_60014000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_mcpwm_60014000_P_clocks_IDX_0_VAL_offset 24
#define DT_N_S_soc_S_mcpwm_60014000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mcpwm_60014000, clocks, 0)
#define DT_N_S_soc_S_mcpwm_60014000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mcpwm_60014000, clocks, 0)
#define DT_N_S_soc_S_mcpwm_60014000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mcpwm_60014000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mcpwm_60014000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mcpwm_60014000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mcpwm_60014000_P_clocks_LEN 1
#define DT_N_S_soc_S_mcpwm_60014000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mcpwm_60014000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_wakeup_source 0
#define DT_N_S_soc_S_mcpwm_60014000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mcpwm_60014000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mcpwm_60014000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@40800000
 *
 * Node identifier: DT_N_S_soc_S_memory_40800000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_40800000_PATH "/soc/memory@40800000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_40800000_FULL_NAME "memory@40800000"
#define DT_N_S_soc_S_memory_40800000_FULL_NAME_UNQUOTED memory@40800000
#define DT_N_S_soc_S_memory_40800000_FULL_NAME_TOKEN memory_40800000
#define DT_N_S_soc_S_memory_40800000_FULL_NAME_UPPER_TOKEN MEMORY_40800000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_40800000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_40800000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_40800000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_40800000_FOREACH_NODELABEL(fn) fn(sramhp)
#define DT_N_S_soc_S_memory_40800000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sramhp, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40800000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_40800000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_40800000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_40800000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_40800000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_40800000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_40800000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_40800000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_40800000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_40800000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_40800000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_40800000_HASH XVudxF5CPFhvpCBsT7H_PLX2SoeAShccQ5TYb4eOH0w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_40800000_ORD 35
#define DT_N_S_soc_S_memory_40800000_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_40800000_REQUIRES_ORDS \
	11, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_40800000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_40800000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_soc_S_memory_40800000
#define DT_N_INST_0_mmio_sram            DT_N_S_soc_S_memory_40800000
#define DT_N_NODELABEL_sramhp            DT_N_S_soc_S_memory_40800000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_40800000_REG_NUM 1
#define DT_N_S_soc_S_memory_40800000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_REG_IDX_0_VAL_ADDRESS 1082130432 /* 0x40800000 */
#define DT_N_S_soc_S_memory_40800000_REG_IDX_0_VAL_SIZE 524288 /* 0x80000 */
#define DT_N_S_soc_S_memory_40800000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_40800000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_40800000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_40800000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_40800000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_memory_40800000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_soc_S_memory_40800000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_memory_40800000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_40800000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_40800000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region "SRAMHP"
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_STRING_UNQUOTED SRAMHP
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_STRING_TOKEN SRAMHP
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAMHP
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_IDX_0 "SRAMHP"
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40800000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_40800000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40800000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_40800000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_memory_40800000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_soc_S_memory_40800000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_memory_40800000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_memory_40800000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_memory_40800000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_memory_40800000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_memory_40800000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_40800000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_40800000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_40800000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40800000, compatible, 0) \
	fn(DT_N_S_soc_S_memory_40800000, compatible, 1)
#define DT_N_S_soc_S_memory_40800000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_40800000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_40800000, compatible, 1)
#define DT_N_S_soc_S_memory_40800000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40800000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40800000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40800000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_40800000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_40800000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40800000_P_compatible_LEN 2
#define DT_N_S_soc_S_memory_40800000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_P_reg {1082130432 /* 0x40800000 */, 524288 /* 0x80000 */}
#define DT_N_S_soc_S_memory_40800000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_P_reg_IDX_0 1082130432
#define DT_N_S_soc_S_memory_40800000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_P_reg_IDX_1 524288
#define DT_N_S_soc_S_memory_40800000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_40800000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_40800000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_40800000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_40800000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pcnt@60012000
 *
 * Node identifier: DT_N_S_soc_S_pcnt_60012000
 *
 * Binding (compatible = espressif,esp32-pcnt):
 *   $ZEPHYR_BASE/dts/bindings/sensor/espressif,esp32-pcnt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pcnt_60012000_PATH "/soc/pcnt@60012000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pcnt_60012000_FULL_NAME "pcnt@60012000"
#define DT_N_S_soc_S_pcnt_60012000_FULL_NAME_UNQUOTED pcnt@60012000
#define DT_N_S_soc_S_pcnt_60012000_FULL_NAME_TOKEN pcnt_60012000
#define DT_N_S_soc_S_pcnt_60012000_FULL_NAME_UPPER_TOKEN PCNT_60012000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pcnt_60012000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pcnt_60012000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pcnt_60012000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_NODELABEL(fn) fn(pcnt)
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pcnt, __VA_ARGS__)
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pcnt_60012000_CHILD_NUM 0
#define DT_N_S_soc_S_pcnt_60012000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pcnt_60012000_HASH mBF3gpYiE5nhP8aphOkadzpev0C0Yk9mhxxFpnsFWvY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pcnt_60012000_ORD 36
#define DT_N_S_soc_S_pcnt_60012000_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pcnt_60012000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pcnt_60012000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pcnt_60012000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_pcnt DT_N_S_soc_S_pcnt_60012000
#define DT_N_NODELABEL_pcnt              DT_N_S_soc_S_pcnt_60012000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pcnt_60012000_REG_NUM 1
#define DT_N_S_soc_S_pcnt_60012000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_REG_IDX_0_VAL_ADDRESS 1610686464 /* 0x60012000 */
#define DT_N_S_soc_S_pcnt_60012000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_pcnt_60012000_RANGES_NUM 0
#define DT_N_S_soc_S_pcnt_60012000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pcnt_60012000_IRQ_NUM 1
#define DT_N_S_soc_S_pcnt_60012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_IRQ_IDX_0_VAL_irq 62
#define DT_N_S_soc_S_pcnt_60012000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pcnt_60012000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_pcnt_60012000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_pcnt_60012000_IRQ_LEVEL 1
#define DT_N_S_soc_S_pcnt_60012000_COMPAT_MATCHES_espressif_esp32_pcnt 1
#define DT_N_S_soc_S_pcnt_60012000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_pcnt_60012000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_COMPAT_MODEL_IDX_0 "esp32-pcnt"
#define DT_N_S_soc_S_pcnt_60012000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pcnt_60012000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pcnt_60012000_P_status "disabled"
#define DT_N_S_soc_S_pcnt_60012000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pcnt_60012000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pcnt_60012000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pcnt_60012000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pcnt_60012000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pcnt_60012000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pcnt_60012000, status, 0)
#define DT_N_S_soc_S_pcnt_60012000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pcnt_60012000, status, 0)
#define DT_N_S_soc_S_pcnt_60012000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pcnt_60012000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pcnt_60012000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pcnt_60012000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pcnt_60012000_P_status_LEN 1
#define DT_N_S_soc_S_pcnt_60012000_P_status_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_compatible {"espressif,esp32-pcnt"}
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_IDX_0 "espressif,esp32-pcnt"
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-pcnt
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_pcnt
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_PCNT
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pcnt_60012000, compatible, 0)
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pcnt_60012000, compatible, 0)
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pcnt_60012000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pcnt_60012000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_LEN 1
#define DT_N_S_soc_S_pcnt_60012000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_reg {1610686464 /* 0x60012000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_pcnt_60012000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_reg_IDX_0 1610686464
#define DT_N_S_soc_S_pcnt_60012000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_pcnt_60012000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_interrupts {62 /* 0x3e */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pcnt_60012000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_interrupts_IDX_0 62
#define DT_N_S_soc_S_pcnt_60012000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pcnt_60012000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_pcnt_60012000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_pcnt_60012000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_pcnt_60012000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_pcnt_60012000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pcnt_60012000, interrupt_parent, 0)
#define DT_N_S_soc_S_pcnt_60012000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pcnt_60012000, interrupt_parent, 0)
#define DT_N_S_soc_S_pcnt_60012000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pcnt_60012000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pcnt_60012000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pcnt_60012000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pcnt_60012000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_pcnt_60012000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_pcnt_60012000_P_clocks_IDX_0_VAL_offset 10
#define DT_N_S_soc_S_pcnt_60012000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pcnt_60012000, clocks, 0)
#define DT_N_S_soc_S_pcnt_60012000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pcnt_60012000, clocks, 0)
#define DT_N_S_soc_S_pcnt_60012000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pcnt_60012000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pcnt_60012000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pcnt_60012000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pcnt_60012000_P_clocks_LEN 1
#define DT_N_S_soc_S_pcnt_60012000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pcnt_60012000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_wakeup_source 0
#define DT_N_S_soc_S_pcnt_60012000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pcnt_60012000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pcnt_60012000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rtc_timer@600b0c00
 *
 * Node identifier: DT_N_S_soc_S_rtc_timer_600b0c00
 */

/* Node's full path: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_PATH "/soc/rtc_timer@600b0c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_FULL_NAME "rtc_timer@600b0c00"
#define DT_N_S_soc_S_rtc_timer_600b0c00_FULL_NAME_UNQUOTED rtc_timer@600b0c00
#define DT_N_S_soc_S_rtc_timer_600b0c00_FULL_NAME_TOKEN rtc_timer_600b0c00
#define DT_N_S_soc_S_rtc_timer_600b0c00_FULL_NAME_UPPER_TOKEN RTC_TIMER_600B0C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_NODELABEL(fn) fn(rtc_timer)
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc_timer, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rtc_timer_600b0c00_CHILD_NUM 0
#define DT_N_S_soc_S_rtc_timer_600b0c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_HASH bZGurJoAqaFA80_zxbo6Xl9z3lasA6_DH2wAXX4SSCM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_ORD 37
#define DT_N_S_soc_S_rtc_timer_600b0c00_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_EXISTS 1
#define DT_N_INST_0_espressif_esp32_rtc_timer DT_N_S_soc_S_rtc_timer_600b0c00
#define DT_N_NODELABEL_rtc_timer              DT_N_S_soc_S_rtc_timer_600b0c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_REG_NUM 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_REG_IDX_0_VAL_ADDRESS 1611336704 /* 0x600b0c00 */
#define DT_N_S_soc_S_rtc_timer_600b0c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rtc_timer_600b0c00_RANGES_NUM 0
#define DT_N_S_soc_S_rtc_timer_600b0c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_NUM 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_IDX_0_VAL_irq 15
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_rtc_timer_600b0c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_COMPAT_MATCHES_espressif_esp32_rtc_timer 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_rtc_timer_600b0c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_COMPAT_MODEL_IDX_0 "esp32-rtc_timer"
#define DT_N_S_soc_S_rtc_timer_600b0c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible {"espressif,esp32-rtc_timer"}
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_IDX_0 "espressif,esp32-rtc_timer"
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-rtc_timer
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_rtc_timer
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_RTC_TIMER
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_timer_600b0c00, compatible, 0)
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_timer_600b0c00, compatible, 0)
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_timer_600b0c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_timer_600b0c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_reg {1611336704 /* 0x600b0c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_reg_IDX_0 1611336704
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_interrupts {15 /* 0xf */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_interrupts_IDX_0 15
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status "disabled"
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_timer_600b0c00, status, 0)
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_timer_600b0c00, status, 0)
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_timer_600b0c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_timer_600b0c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_LEN 1
#define DT_N_S_soc_S_rtc_timer_600b0c00_P_status_EXISTS 1

/*
 * Devicetree node: /soc/spi@60081000
 *
 * Node identifier: DT_N_S_soc_S_spi_60081000
 *
 * Binding (compatible = espressif,esp32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/espressif,esp32-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_60081000_PATH "/soc/spi@60081000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_60081000_FULL_NAME "spi@60081000"
#define DT_N_S_soc_S_spi_60081000_FULL_NAME_UNQUOTED spi@60081000
#define DT_N_S_soc_S_spi_60081000_FULL_NAME_TOKEN spi_60081000
#define DT_N_S_soc_S_spi_60081000_FULL_NAME_UPPER_TOKEN SPI_60081000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_60081000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_60081000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_60081000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_60081000_FOREACH_NODELABEL(fn) fn(spi2)
#define DT_N_S_soc_S_spi_60081000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_60081000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_60081000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_60081000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_60081000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_60081000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_60081000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_60081000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_60081000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_60081000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_60081000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_60081000_HASH GLeLLHjZDpOiHq53_mY3euu0is7g0E83YdZHgFnfrWM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_60081000_ORD 38
#define DT_N_S_soc_S_spi_60081000_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_60081000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	19, /* /pin-controller/spim2_default */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_60081000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_60081000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_spi DT_N_S_soc_S_spi_60081000
#define DT_N_NODELABEL_spi2             DT_N_S_soc_S_spi_60081000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_60081000_REG_NUM 1
#define DT_N_S_soc_S_spi_60081000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_REG_IDX_0_VAL_ADDRESS 1611141120 /* 0x60081000 */
#define DT_N_S_soc_S_spi_60081000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_spi_60081000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_60081000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_60081000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_60081000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_spi_60081000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_60081000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_spi_60081000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_spi_60081000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_60081000_COMPAT_MATCHES_espressif_esp32_spi 1
#define DT_N_S_soc_S_spi_60081000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_spi_60081000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_COMPAT_MODEL_IDX_0 "esp32-spi"
#define DT_N_S_soc_S_spi_60081000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_60081000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_60081000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_60081000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_60081000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_60081000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_spim2_default

/* Generic property macros: */
#define DT_N_S_soc_S_spi_60081000_P_reg {1611141120 /* 0x60081000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_spi_60081000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_reg_IDX_0 1611141120
#define DT_N_S_soc_S_spi_60081000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_spi_60081000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_spim2_default
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_spim2_default
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_60081000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_60081000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_60081000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_60081000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_60081000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_60081000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_60081000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_60081000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_60081000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_half_duplex 0
#define DT_N_S_soc_S_spi_60081000_P_half_duplex_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_dummy_comp 0
#define DT_N_S_soc_S_spi_60081000_P_dummy_comp_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_sio 0
#define DT_N_S_soc_S_spi_60081000_P_sio_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_dma_enabled 0
#define DT_N_S_soc_S_spi_60081000_P_dma_enabled_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_dma_clk 23
#define DT_N_S_soc_S_spi_60081000_P_dma_clk_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_dma_host 0
#define DT_N_S_soc_S_spi_60081000_P_dma_host_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_clk_as_cs 0
#define DT_N_S_soc_S_spi_60081000_P_clk_as_cs_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_positive_cs 0
#define DT_N_S_soc_S_spi_60081000_P_positive_cs_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_use_iomux 0
#define DT_N_S_soc_S_spi_60081000_P_use_iomux_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_line_idle_low 0
#define DT_N_S_soc_S_spi_60081000_P_line_idle_low_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_status "okay"
#define DT_N_S_soc_S_spi_60081000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_60081000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_60081000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_60081000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_60081000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_60081000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_60081000, status, 0)
#define DT_N_S_soc_S_spi_60081000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_60081000, status, 0)
#define DT_N_S_soc_S_spi_60081000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_60081000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_60081000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_status_LEN 1
#define DT_N_S_soc_S_spi_60081000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_compatible {"espressif,esp32-spi"}
#define DT_N_S_soc_S_spi_60081000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_compatible_IDX_0 "espressif,esp32-spi"
#define DT_N_S_soc_S_spi_60081000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-spi
#define DT_N_S_soc_S_spi_60081000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_spi
#define DT_N_S_soc_S_spi_60081000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_SPI
#define DT_N_S_soc_S_spi_60081000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_60081000, compatible, 0)
#define DT_N_S_soc_S_spi_60081000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_60081000, compatible, 0)
#define DT_N_S_soc_S_spi_60081000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_60081000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_60081000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_60081000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_interrupts {72 /* 0x48 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_60081000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_spi_60081000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_60081000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_spi_60081000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_spi_60081000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_spi_60081000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_spi_60081000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_60081000, interrupt_parent, 0)
#define DT_N_S_soc_S_spi_60081000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_60081000, interrupt_parent, 0)
#define DT_N_S_soc_S_spi_60081000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_60081000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_60081000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_spi_60081000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_spi_60081000_P_clocks_IDX_0_VAL_offset 12
#define DT_N_S_soc_S_spi_60081000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_60081000, clocks, 0)
#define DT_N_S_soc_S_spi_60081000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_60081000, clocks, 0)
#define DT_N_S_soc_S_spi_60081000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_60081000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_60081000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_60081000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_60081000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_60081000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_60081000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_60081000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_60081000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/systimer@6000a000
 *
 * Node identifier: DT_N_S_soc_S_systimer_6000a000
 *
 * Binding (compatible = espressif,esp32-systimer):
 *   $ZEPHYR_BASE/dts/bindings/timer/espressif,esp32-systimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_systimer_6000a000_PATH "/soc/systimer@6000a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_systimer_6000a000_FULL_NAME "systimer@6000a000"
#define DT_N_S_soc_S_systimer_6000a000_FULL_NAME_UNQUOTED systimer@6000a000
#define DT_N_S_soc_S_systimer_6000a000_FULL_NAME_TOKEN systimer_6000a000
#define DT_N_S_soc_S_systimer_6000a000_FULL_NAME_UPPER_TOKEN SYSTIMER_6000A000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_systimer_6000a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_systimer_6000a000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_systimer_6000a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_NODELABEL(fn) fn(systimer0)
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(systimer0, __VA_ARGS__)
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_systimer_6000a000_CHILD_NUM 0
#define DT_N_S_soc_S_systimer_6000a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_systimer_6000a000_HASH Z3ejX807eDnO5KEP0xkNgVON_eMDLVIJCUoFmu_QL5c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_systimer_6000a000_ORD 39
#define DT_N_S_soc_S_systimer_6000a000_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_systimer_6000a000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_systimer_6000a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_systimer_6000a000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_systimer DT_N_S_soc_S_systimer_6000a000
#define DT_N_NODELABEL_systimer0             DT_N_S_soc_S_systimer_6000a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_systimer_6000a000_REG_NUM 1
#define DT_N_S_soc_S_systimer_6000a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_REG_IDX_0_VAL_ADDRESS 1610653696 /* 0x6000a000 */
#define DT_N_S_soc_S_systimer_6000a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_systimer_6000a000_RANGES_NUM 0
#define DT_N_S_soc_S_systimer_6000a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_systimer_6000a000_IRQ_NUM 1
#define DT_N_S_soc_S_systimer_6000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_IRQ_IDX_0_VAL_irq 57
#define DT_N_S_soc_S_systimer_6000a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_systimer_6000a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_systimer_6000a000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_systimer_6000a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_systimer_6000a000_COMPAT_MATCHES_espressif_esp32_systimer 1
#define DT_N_S_soc_S_systimer_6000a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_systimer_6000a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_COMPAT_MODEL_IDX_0 "esp32-systimer"
#define DT_N_S_soc_S_systimer_6000a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_systimer_6000a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_systimer_6000a000_P_reg {1610653696 /* 0x6000a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_systimer_6000a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_reg_IDX_0 1610653696
#define DT_N_S_soc_S_systimer_6000a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_systimer_6000a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_interrupts {57 /* 0x39 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_systimer_6000a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_interrupts_IDX_0 57
#define DT_N_S_soc_S_systimer_6000a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_systimer_6000a000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_systimer_6000a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_status "okay"
#define DT_N_S_soc_S_systimer_6000a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_systimer_6000a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_systimer_6000a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_systimer_6000a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_systimer_6000a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_systimer_6000a000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_systimer_6000a000, status, 0)
#define DT_N_S_soc_S_systimer_6000a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_systimer_6000a000, status, 0)
#define DT_N_S_soc_S_systimer_6000a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_systimer_6000a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_systimer_6000a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_systimer_6000a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_systimer_6000a000_P_status_LEN 1
#define DT_N_S_soc_S_systimer_6000a000_P_status_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_compatible {"espressif,esp32-systimer"}
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_IDX_0 "espressif,esp32-systimer"
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-systimer
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_systimer
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_SYSTIMER
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_systimer_6000a000, compatible, 0)
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_systimer_6000a000, compatible, 0)
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_systimer_6000a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_systimer_6000a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_LEN 1
#define DT_N_S_soc_S_systimer_6000a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_systimer_6000a000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_systimer_6000a000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_systimer_6000a000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_systimer_6000a000, interrupt_parent, 0)
#define DT_N_S_soc_S_systimer_6000a000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_systimer_6000a000, interrupt_parent, 0)
#define DT_N_S_soc_S_systimer_6000a000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_systimer_6000a000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_systimer_6000a000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_systimer_6000a000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_systimer_6000a000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_systimer_6000a000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_systimer_6000a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_wakeup_source 0
#define DT_N_S_soc_S_systimer_6000a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_systimer_6000a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_systimer_6000a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/trng@600b2808
 *
 * Node identifier: DT_N_S_soc_S_trng_600b2808
 *
 * Binding (compatible = espressif,esp32-trng):
 *   $ZEPHYR_BASE/dts/bindings/rng/espressif,esp32-trng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_trng_600b2808_PATH "/soc/trng@600b2808"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_trng_600b2808_FULL_NAME "trng@600b2808"
#define DT_N_S_soc_S_trng_600b2808_FULL_NAME_UNQUOTED trng@600b2808
#define DT_N_S_soc_S_trng_600b2808_FULL_NAME_TOKEN trng_600b2808
#define DT_N_S_soc_S_trng_600b2808_FULL_NAME_UPPER_TOKEN TRNG_600B2808

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_trng_600b2808_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_trng_600b2808_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_trng_600b2808_NODELABEL_NUM 1
#define DT_N_S_soc_S_trng_600b2808_FOREACH_NODELABEL(fn) fn(trng0)
#define DT_N_S_soc_S_trng_600b2808_FOREACH_NODELABEL_VARGS(fn, ...) fn(trng0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_600b2808_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_trng_600b2808_CHILD_NUM 0
#define DT_N_S_soc_S_trng_600b2808_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_trng_600b2808_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_trng_600b2808_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_600b2808_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_600b2808_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_trng_600b2808_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_trng_600b2808_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_600b2808_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_600b2808_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_trng_600b2808_HASH WtBIjkkbG0Pmyya_7twGCtMbwRKT_V5gKCgeMAPLicE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_trng_600b2808_ORD 40
#define DT_N_S_soc_S_trng_600b2808_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_trng_600b2808_REQUIRES_ORDS \
	11, /* /soc */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_trng_600b2808_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_trng_600b2808_EXISTS 1
#define DT_N_INST_0_espressif_esp32_trng DT_N_S_soc_S_trng_600b2808
#define DT_N_NODELABEL_trng0             DT_N_S_soc_S_trng_600b2808

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_trng_600b2808_REG_NUM 1
#define DT_N_S_soc_S_trng_600b2808_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_REG_IDX_0_VAL_ADDRESS 1611343880 /* 0x600b2808 */
#define DT_N_S_soc_S_trng_600b2808_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_trng_600b2808_RANGES_NUM 0
#define DT_N_S_soc_S_trng_600b2808_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_trng_600b2808_IRQ_NUM 0
#define DT_N_S_soc_S_trng_600b2808_IRQ_LEVEL 0
#define DT_N_S_soc_S_trng_600b2808_COMPAT_MATCHES_espressif_esp32_trng 1
#define DT_N_S_soc_S_trng_600b2808_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_trng_600b2808_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_COMPAT_MODEL_IDX_0 "esp32-trng"
#define DT_N_S_soc_S_trng_600b2808_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_trng_600b2808_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_trng_600b2808_P_reg {1611343880 /* 0x600b2808 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_trng_600b2808_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_reg_IDX_0 1611343880
#define DT_N_S_soc_S_trng_600b2808_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_reg_IDX_1 4
#define DT_N_S_soc_S_trng_600b2808_P_reg_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_status "okay"
#define DT_N_S_soc_S_trng_600b2808_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_trng_600b2808_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_trng_600b2808_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_trng_600b2808_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_trng_600b2808_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_trng_600b2808_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng_600b2808, status, 0)
#define DT_N_S_soc_S_trng_600b2808_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng_600b2808, status, 0)
#define DT_N_S_soc_S_trng_600b2808_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng_600b2808, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_600b2808_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng_600b2808, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_600b2808_P_status_LEN 1
#define DT_N_S_soc_S_trng_600b2808_P_status_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_compatible {"espressif,esp32-trng"}
#define DT_N_S_soc_S_trng_600b2808_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_compatible_IDX_0 "espressif,esp32-trng"
#define DT_N_S_soc_S_trng_600b2808_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-trng
#define DT_N_S_soc_S_trng_600b2808_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_trng
#define DT_N_S_soc_S_trng_600b2808_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_TRNG
#define DT_N_S_soc_S_trng_600b2808_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng_600b2808, compatible, 0)
#define DT_N_S_soc_S_trng_600b2808_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng_600b2808, compatible, 0)
#define DT_N_S_soc_S_trng_600b2808_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng_600b2808, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_600b2808_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng_600b2808, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_600b2808_P_compatible_LEN 1
#define DT_N_S_soc_S_trng_600b2808_P_compatible_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_trng_600b2808_P_clocks_IDX_0_VAL_offset 15
#define DT_N_S_soc_S_trng_600b2808_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng_600b2808, clocks, 0)
#define DT_N_S_soc_S_trng_600b2808_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng_600b2808, clocks, 0)
#define DT_N_S_soc_S_trng_600b2808_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng_600b2808, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_600b2808_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng_600b2808, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_600b2808_P_clocks_LEN 1
#define DT_N_S_soc_S_trng_600b2808_P_clocks_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_trng_600b2808_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_wakeup_source 0
#define DT_N_S_soc_S_trng_600b2808_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_trng_600b2808_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_trng_600b2808_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/uart@60000000
 *
 * Node identifier: DT_N_S_soc_S_uart_60000000
 *
 * Binding (compatible = espressif,esp32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/espressif,esp32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_60000000_PATH "/soc/uart@60000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_60000000_FULL_NAME "uart@60000000"
#define DT_N_S_soc_S_uart_60000000_FULL_NAME_UNQUOTED uart@60000000
#define DT_N_S_soc_S_uart_60000000_FULL_NAME_TOKEN uart_60000000
#define DT_N_S_soc_S_uart_60000000_FULL_NAME_UPPER_TOKEN UART_60000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_60000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_60000000_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_60000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_60000000_FOREACH_NODELABEL(fn) fn(uart0)
#define DT_N_S_soc_S_uart_60000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_60000000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_60000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_60000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_60000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_60000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_60000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_60000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_60000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_60000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_60000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_60000000_HASH D2t8eqRVs7EeMF7E6_m3Gv7t97nd7h5PH0XDmtUvrbk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_60000000_ORD 41
#define DT_N_S_soc_S_uart_60000000_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_60000000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	22, /* /pin-controller/uart0_default */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_60000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_60000000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_uart DT_N_S_soc_S_uart_60000000
#define DT_N_NODELABEL_uart0             DT_N_S_soc_S_uart_60000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_60000000_REG_NUM 1
#define DT_N_S_soc_S_uart_60000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_REG_IDX_0_VAL_ADDRESS 1610612736 /* 0x60000000 */
#define DT_N_S_soc_S_uart_60000000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_60000000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_60000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_60000000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_60000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_uart_60000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_60000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_uart_60000000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_60000000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_60000000_COMPAT_MATCHES_espressif_esp32_uart 1
#define DT_N_S_soc_S_uart_60000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_uart_60000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_COMPAT_MODEL_IDX_0 "esp32-uart"
#define DT_N_S_soc_S_uart_60000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_60000000_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_60000000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_uart_60000000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_60000000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_uart_60000000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pin_controller_S_uart0_default

/* Generic property macros: */
#define DT_N_S_soc_S_uart_60000000_P_reg {1610612736 /* 0x60000000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_60000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_reg_IDX_0 1610612736
#define DT_N_S_soc_S_uart_60000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_60000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_0_IDX_0 DT_N_S_pin_controller_S_uart0_default
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_0_IDX_0_PH DT_N_S_pin_controller_S_uart0_default
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60000000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60000000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60000000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60000000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60000000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60000000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60000000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60000000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_uart_60000000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_stop_bits "1"
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60000000, stop_bits, 0)
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60000000, stop_bits, 0)
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60000000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60000000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_LEN 1
#define DT_N_S_soc_S_uart_60000000_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_data_bits 8
#define DT_N_S_soc_S_uart_60000000_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_uart_60000000_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_data_bits_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_hw_rs485_hd_mode 0
#define DT_N_S_soc_S_uart_60000000_P_hw_rs485_hd_mode_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_current_speed 115200
#define DT_N_S_soc_S_uart_60000000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_60000000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_parity "none"
#define DT_N_S_soc_S_uart_60000000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_60000000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_60000000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_60000000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_60000000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_60000000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60000000, parity, 0)
#define DT_N_S_soc_S_uart_60000000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60000000, parity, 0)
#define DT_N_S_soc_S_uart_60000000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60000000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60000000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_60000000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_status "okay"
#define DT_N_S_soc_S_uart_60000000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_uart_60000000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_uart_60000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_60000000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_uart_60000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_uart_60000000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60000000, status, 0)
#define DT_N_S_soc_S_uart_60000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60000000, status, 0)
#define DT_N_S_soc_S_uart_60000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_status_LEN 1
#define DT_N_S_soc_S_uart_60000000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_compatible {"espressif,esp32-uart"}
#define DT_N_S_soc_S_uart_60000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_compatible_IDX_0 "espressif,esp32-uart"
#define DT_N_S_soc_S_uart_60000000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-uart
#define DT_N_S_soc_S_uart_60000000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_uart
#define DT_N_S_soc_S_uart_60000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_UART
#define DT_N_S_soc_S_uart_60000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60000000, compatible, 0)
#define DT_N_S_soc_S_uart_60000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60000000, compatible, 0)
#define DT_N_S_soc_S_uart_60000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_60000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_60000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_uart_60000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_60000000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_uart_60000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_60000000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_60000000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_60000000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60000000, interrupt_parent, 0)
#define DT_N_S_soc_S_uart_60000000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60000000, interrupt_parent, 0)
#define DT_N_S_soc_S_uart_60000000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60000000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60000000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_uart_60000000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_uart_60000000_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_uart_60000000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60000000, clocks, 0)
#define DT_N_S_soc_S_uart_60000000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60000000, clocks, 0)
#define DT_N_S_soc_S_uart_60000000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60000000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_60000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_60000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_60000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_60000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_tx_invert 0
#define DT_N_S_soc_S_uart_60000000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_uart_60000000_P_rx_invert 0
#define DT_N_S_soc_S_uart_60000000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/uart@60001000
 *
 * Node identifier: DT_N_S_soc_S_uart_60001000
 *
 * Binding (compatible = espressif,esp32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/espressif,esp32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_60001000_PATH "/soc/uart@60001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_60001000_FULL_NAME "uart@60001000"
#define DT_N_S_soc_S_uart_60001000_FULL_NAME_UNQUOTED uart@60001000
#define DT_N_S_soc_S_uart_60001000_FULL_NAME_TOKEN uart_60001000
#define DT_N_S_soc_S_uart_60001000_FULL_NAME_UPPER_TOKEN UART_60001000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_60001000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_60001000_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_60001000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_60001000_FOREACH_NODELABEL(fn) fn(uart1)
#define DT_N_S_soc_S_uart_60001000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_60001000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_60001000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_60001000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_60001000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_60001000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_60001000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_60001000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_60001000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_60001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_60001000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_60001000_HASH kF_wBcGWsF3FA8mWrhDEIdhQ3bmENUlJ9it0Vc09UaU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_60001000_ORD 42
#define DT_N_S_soc_S_uart_60001000_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_60001000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_60001000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_60001000_EXISTS 1
#define DT_N_INST_1_espressif_esp32_uart DT_N_S_soc_S_uart_60001000
#define DT_N_NODELABEL_uart1             DT_N_S_soc_S_uart_60001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_60001000_REG_NUM 1
#define DT_N_S_soc_S_uart_60001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_REG_IDX_0_VAL_ADDRESS 1610616832 /* 0x60001000 */
#define DT_N_S_soc_S_uart_60001000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_60001000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_60001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_60001000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_60001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_uart_60001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_60001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_uart_60001000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_60001000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_60001000_COMPAT_MATCHES_espressif_esp32_uart 1
#define DT_N_S_soc_S_uart_60001000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_uart_60001000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_COMPAT_MODEL_IDX_0 "esp32-uart"
#define DT_N_S_soc_S_uart_60001000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_60001000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_60001000_P_reg {1610616832 /* 0x60001000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_60001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_reg_IDX_0 1610616832
#define DT_N_S_soc_S_uart_60001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_60001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_stop_bits "1"
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60001000, stop_bits, 0)
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60001000, stop_bits, 0)
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60001000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60001000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_LEN 1
#define DT_N_S_soc_S_uart_60001000_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_data_bits 8
#define DT_N_S_soc_S_uart_60001000_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_uart_60001000_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_data_bits_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_hw_rs485_hd_mode 0
#define DT_N_S_soc_S_uart_60001000_P_hw_rs485_hd_mode_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_current_speed 115200
#define DT_N_S_soc_S_uart_60001000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_60001000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_parity "none"
#define DT_N_S_soc_S_uart_60001000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_60001000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_60001000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_60001000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_60001000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_60001000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60001000, parity, 0)
#define DT_N_S_soc_S_uart_60001000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60001000, parity, 0)
#define DT_N_S_soc_S_uart_60001000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60001000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60001000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_60001000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_status "disabled"
#define DT_N_S_soc_S_uart_60001000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_60001000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_60001000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_60001000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_uart_60001000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_uart_60001000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60001000, status, 0)
#define DT_N_S_soc_S_uart_60001000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60001000, status, 0)
#define DT_N_S_soc_S_uart_60001000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_status_LEN 1
#define DT_N_S_soc_S_uart_60001000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_compatible {"espressif,esp32-uart"}
#define DT_N_S_soc_S_uart_60001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_compatible_IDX_0 "espressif,esp32-uart"
#define DT_N_S_soc_S_uart_60001000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-uart
#define DT_N_S_soc_S_uart_60001000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_uart
#define DT_N_S_soc_S_uart_60001000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_UART
#define DT_N_S_soc_S_uart_60001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60001000, compatible, 0)
#define DT_N_S_soc_S_uart_60001000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60001000, compatible, 0)
#define DT_N_S_soc_S_uart_60001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_60001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_interrupts {44 /* 0x2c */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_60001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_uart_60001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_60001000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_uart_60001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_60001000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_60001000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_60001000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60001000, interrupt_parent, 0)
#define DT_N_S_soc_S_uart_60001000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60001000, interrupt_parent, 0)
#define DT_N_S_soc_S_uart_60001000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60001000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60001000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_uart_60001000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_uart_60001000_P_clocks_IDX_0_VAL_offset 2
#define DT_N_S_soc_S_uart_60001000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_60001000, clocks, 0)
#define DT_N_S_soc_S_uart_60001000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_60001000, clocks, 0)
#define DT_N_S_soc_S_uart_60001000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_60001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_60001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_60001000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_60001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_60001000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_60001000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_60001000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_tx_invert 0
#define DT_N_S_soc_S_uart_60001000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_uart_60001000_P_rx_invert 0
#define DT_N_S_soc_S_uart_60001000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/uart@6000f000
 *
 * Node identifier: DT_N_S_soc_S_uart_6000f000
 *
 * Binding (compatible = espressif,esp32-usb-serial):
 *   $ZEPHYR_BASE/dts/bindings/serial/espressif,esp32-usb-serial.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_6000f000_PATH "/soc/uart@6000f000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_6000f000_FULL_NAME "uart@6000f000"
#define DT_N_S_soc_S_uart_6000f000_FULL_NAME_UNQUOTED uart@6000f000
#define DT_N_S_soc_S_uart_6000f000_FULL_NAME_TOKEN uart_6000f000
#define DT_N_S_soc_S_uart_6000f000_FULL_NAME_UPPER_TOKEN UART_6000F000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_6000f000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_6000f000_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_6000f000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_6000f000_FOREACH_NODELABEL(fn) fn(usb_serial)
#define DT_N_S_soc_S_uart_6000f000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usb_serial, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_6000f000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_6000f000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_6000f000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_6000f000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_6000f000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_6000f000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_6000f000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_6000f000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_6000f000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_6000f000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_6000f000_HASH 8MDH4q2pdxqZUAfOyKOyj6TL_QGYifjnwhdVOdaq4sw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_6000f000_ORD 43
#define DT_N_S_soc_S_uart_6000f000_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_6000f000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_6000f000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_6000f000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_usb_serial DT_N_S_soc_S_uart_6000f000
#define DT_N_NODELABEL_usb_serial              DT_N_S_soc_S_uart_6000f000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_6000f000_REG_NUM 1
#define DT_N_S_soc_S_uart_6000f000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_REG_IDX_0_VAL_ADDRESS 1610674176 /* 0x6000f000 */
#define DT_N_S_soc_S_uart_6000f000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_6000f000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_6000f000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_6000f000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_6000f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_IRQ_IDX_0_VAL_irq 48
#define DT_N_S_soc_S_uart_6000f000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_uart_6000f000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_uart_6000f000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_6000f000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_6000f000_COMPAT_MATCHES_espressif_esp32_usb_serial 1
#define DT_N_S_soc_S_uart_6000f000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_uart_6000f000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_COMPAT_MODEL_IDX_0 "esp32-usb-serial"
#define DT_N_S_soc_S_uart_6000f000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_6000f000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_6000f000_P_reg {1610674176 /* 0x6000f000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_6000f000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_reg_IDX_0 1610674176
#define DT_N_S_soc_S_uart_6000f000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_6000f000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_6000f000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_parity "none"
#define DT_N_S_soc_S_uart_6000f000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_6000f000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_6000f000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_6000f000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_6000f000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_6000f000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_6000f000, parity, 0)
#define DT_N_S_soc_S_uart_6000f000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_6000f000, parity, 0)
#define DT_N_S_soc_S_uart_6000f000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_6000f000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_6000f000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_6000f000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_status "disabled"
#define DT_N_S_soc_S_uart_6000f000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_6000f000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_6000f000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_6000f000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_uart_6000f000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_uart_6000f000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_6000f000, status, 0)
#define DT_N_S_soc_S_uart_6000f000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_6000f000, status, 0)
#define DT_N_S_soc_S_uart_6000f000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_6000f000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_6000f000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_P_status_LEN 1
#define DT_N_S_soc_S_uart_6000f000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_compatible {"espressif,esp32-usb-serial"}
#define DT_N_S_soc_S_uart_6000f000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_compatible_IDX_0 "espressif,esp32-usb-serial"
#define DT_N_S_soc_S_uart_6000f000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-usb-serial
#define DT_N_S_soc_S_uart_6000f000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_usb_serial
#define DT_N_S_soc_S_uart_6000f000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_USB_SERIAL
#define DT_N_S_soc_S_uart_6000f000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_6000f000, compatible, 0)
#define DT_N_S_soc_S_uart_6000f000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_6000f000, compatible, 0)
#define DT_N_S_soc_S_uart_6000f000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_6000f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_6000f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_6000f000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_interrupts {48 /* 0x30 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_6000f000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_interrupts_IDX_0 48
#define DT_N_S_soc_S_uart_6000f000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_6000f000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_uart_6000f000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_6000f000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_6000f000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_uart_6000f000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_6000f000, interrupt_parent, 0)
#define DT_N_S_soc_S_uart_6000f000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_6000f000, interrupt_parent, 0)
#define DT_N_S_soc_S_uart_6000f000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_6000f000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_6000f000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_uart_6000f000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_uart_6000f000_P_clocks_IDX_0_VAL_offset 3
#define DT_N_S_soc_S_uart_6000f000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_6000f000, clocks, 0)
#define DT_N_S_soc_S_uart_6000f000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_6000f000, clocks, 0)
#define DT_N_S_soc_S_uart_6000f000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_6000f000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_6000f000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_6000f000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_6000f000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_6000f000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_6000f000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_6000f000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_6000f000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/uart@600b1400
 *
 * Node identifier: DT_N_S_soc_S_uart_600b1400
 *
 * Binding (compatible = espressif,esp32-lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/espressif,esp32-lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_600b1400_PATH "/soc/uart@600b1400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_600b1400_FULL_NAME "uart@600b1400"
#define DT_N_S_soc_S_uart_600b1400_FULL_NAME_UNQUOTED uart@600b1400
#define DT_N_S_soc_S_uart_600b1400_FULL_NAME_TOKEN uart_600b1400
#define DT_N_S_soc_S_uart_600b1400_FULL_NAME_UPPER_TOKEN UART_600B1400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_600b1400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_600b1400_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_600b1400_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_600b1400_FOREACH_NODELABEL(fn) fn(lp_uart)
#define DT_N_S_soc_S_uart_600b1400_FOREACH_NODELABEL_VARGS(fn, ...) fn(lp_uart, __VA_ARGS__)
#define DT_N_S_soc_S_uart_600b1400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_600b1400_CHILD_NUM 0
#define DT_N_S_soc_S_uart_600b1400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_600b1400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_600b1400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_600b1400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_600b1400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_600b1400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_600b1400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_600b1400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_600b1400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_600b1400_HASH wuG7p_9xu5HzsUT_pA4sAIOEi58Hh2XfRXJJyNJXP5w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_600b1400_ORD 44
#define DT_N_S_soc_S_uart_600b1400_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_600b1400_REQUIRES_ORDS \
	11, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_600b1400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_600b1400_EXISTS 1
#define DT_N_INST_0_espressif_esp32_lpuart DT_N_S_soc_S_uart_600b1400
#define DT_N_NODELABEL_lp_uart             DT_N_S_soc_S_uart_600b1400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_600b1400_REG_NUM 1
#define DT_N_S_soc_S_uart_600b1400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_REG_IDX_0_VAL_ADDRESS 1611338752 /* 0x600b1400 */
#define DT_N_S_soc_S_uart_600b1400_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_600b1400_RANGES_NUM 0
#define DT_N_S_soc_S_uart_600b1400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_600b1400_IRQ_NUM 0
#define DT_N_S_soc_S_uart_600b1400_IRQ_LEVEL 0
#define DT_N_S_soc_S_uart_600b1400_COMPAT_MATCHES_espressif_esp32_lpuart 1
#define DT_N_S_soc_S_uart_600b1400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_uart_600b1400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_COMPAT_MODEL_IDX_0 "esp32-lpuart"
#define DT_N_S_soc_S_uart_600b1400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_600b1400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_600b1400_P_reg {1611338752 /* 0x600b1400 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_600b1400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_reg_IDX_0 1611338752
#define DT_N_S_soc_S_uart_600b1400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_600b1400_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_tx_pin 5
#define DT_N_S_soc_S_uart_600b1400_P_tx_pin_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_600b1400_P_tx_pin_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_tx_pin_IDX_0_ENUM_VAL_5_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_tx_pin_ENUM_VAL_5_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_tx_pin_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_rx_pin 4
#define DT_N_S_soc_S_uart_600b1400_P_rx_pin_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_600b1400_P_rx_pin_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_rx_pin_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_rx_pin_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_rx_pin_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_rts_pin 2
#define DT_N_S_soc_S_uart_600b1400_P_rts_pin_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_600b1400_P_rts_pin_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_rts_pin_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_rts_pin_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_rts_pin_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_cts_pin 3
#define DT_N_S_soc_S_uart_600b1400_P_cts_pin_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_600b1400_P_cts_pin_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_cts_pin_IDX_0_ENUM_VAL_3_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_cts_pin_ENUM_VAL_3_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_cts_pin_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_current_speed 115200
#define DT_N_S_soc_S_uart_600b1400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_600b1400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_parity "none"
#define DT_N_S_soc_S_uart_600b1400_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_600b1400_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_600b1400_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_600b1400_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_600b1400_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_600b1400_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_600b1400, parity, 0)
#define DT_N_S_soc_S_uart_600b1400_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_600b1400, parity, 0)
#define DT_N_S_soc_S_uart_600b1400_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_600b1400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_600b1400_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_600b1400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_600b1400_P_parity_LEN 1
#define DT_N_S_soc_S_uart_600b1400_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_status "disabled"
#define DT_N_S_soc_S_uart_600b1400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_600b1400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_600b1400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_600b1400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_uart_600b1400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_uart_600b1400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_600b1400, status, 0)
#define DT_N_S_soc_S_uart_600b1400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_600b1400, status, 0)
#define DT_N_S_soc_S_uart_600b1400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_600b1400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_600b1400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_600b1400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_600b1400_P_status_LEN 1
#define DT_N_S_soc_S_uart_600b1400_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_compatible {"espressif,esp32-lpuart"}
#define DT_N_S_soc_S_uart_600b1400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_compatible_IDX_0 "espressif,esp32-lpuart"
#define DT_N_S_soc_S_uart_600b1400_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-lpuart
#define DT_N_S_soc_S_uart_600b1400_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_lpuart
#define DT_N_S_soc_S_uart_600b1400_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_LPUART
#define DT_N_S_soc_S_uart_600b1400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_600b1400, compatible, 0)
#define DT_N_S_soc_S_uart_600b1400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_600b1400, compatible, 0)
#define DT_N_S_soc_S_uart_600b1400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_600b1400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_600b1400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_600b1400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_600b1400_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_600b1400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_600b1400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_wakeup_source 0
#define DT_N_S_soc_S_uart_600b1400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_600b1400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_600b1400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@60008048
 *
 * Node identifier: DT_N_S_soc_S_watchdog_60008048
 *
 * Binding (compatible = espressif,esp32-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/espressif,esp32-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_60008048_PATH "/soc/watchdog@60008048"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_60008048_FULL_NAME "watchdog@60008048"
#define DT_N_S_soc_S_watchdog_60008048_FULL_NAME_UNQUOTED watchdog@60008048
#define DT_N_S_soc_S_watchdog_60008048_FULL_NAME_TOKEN watchdog_60008048
#define DT_N_S_soc_S_watchdog_60008048_FULL_NAME_UPPER_TOKEN WATCHDOG_60008048

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_60008048_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_60008048_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_watchdog_60008048_NODELABEL_NUM 1
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_NODELABEL(fn) fn(wdt0)
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdt0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_60008048_CHILD_NUM 0
#define DT_N_S_soc_S_watchdog_60008048_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_watchdog_60008048_HASH 8tDKQnx6o3_eM8HwCiIF3TI8CEc2_VDgW03Wd45dfwY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_60008048_ORD 45
#define DT_N_S_soc_S_watchdog_60008048_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_60008048_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_60008048_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_60008048_EXISTS 1
#define DT_N_ALIAS_watchdog0                 DT_N_S_soc_S_watchdog_60008048
#define DT_N_INST_0_espressif_esp32_watchdog DT_N_S_soc_S_watchdog_60008048
#define DT_N_NODELABEL_wdt0                  DT_N_S_soc_S_watchdog_60008048

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_60008048_REG_NUM 1
#define DT_N_S_soc_S_watchdog_60008048_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_REG_IDX_0_VAL_ADDRESS 1610645576 /* 0x60008048 */
#define DT_N_S_soc_S_watchdog_60008048_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_watchdog_60008048_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_60008048_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_60008048_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_60008048_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_IRQ_IDX_0_VAL_irq 53
#define DT_N_S_soc_S_watchdog_60008048_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_watchdog_60008048_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_watchdog_60008048_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_watchdog_60008048_IRQ_LEVEL 1
#define DT_N_S_soc_S_watchdog_60008048_COMPAT_MATCHES_espressif_esp32_watchdog 1
#define DT_N_S_soc_S_watchdog_60008048_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_watchdog_60008048_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_COMPAT_MODEL_IDX_0 "esp32-watchdog"
#define DT_N_S_soc_S_watchdog_60008048_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_60008048_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_60008048_P_reg {1610645576 /* 0x60008048 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_watchdog_60008048_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_reg_IDX_0 1610645576
#define DT_N_S_soc_S_watchdog_60008048_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_reg_IDX_1 32
#define DT_N_S_soc_S_watchdog_60008048_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_status "okay"
#define DT_N_S_soc_S_watchdog_60008048_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_watchdog_60008048_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_watchdog_60008048_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_watchdog_60008048_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_watchdog_60008048_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_watchdog_60008048_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_60008048, status, 0)
#define DT_N_S_soc_S_watchdog_60008048_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_60008048, status, 0)
#define DT_N_S_soc_S_watchdog_60008048_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_60008048, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60008048_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_60008048, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60008048_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_60008048_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_compatible {"espressif,esp32-watchdog"}
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_IDX_0 "espressif,esp32-watchdog"
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-watchdog
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_watchdog
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_WATCHDOG
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_60008048, compatible, 0)
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_60008048, compatible, 0)
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_60008048, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_60008048, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_60008048_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_interrupts {53 /* 0x35 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_watchdog_60008048_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_interrupts_IDX_0 53
#define DT_N_S_soc_S_watchdog_60008048_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_watchdog_60008048_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_watchdog_60008048_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_watchdog_60008048_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_watchdog_60008048_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_watchdog_60008048_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_60008048, interrupt_parent, 0)
#define DT_N_S_soc_S_watchdog_60008048_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_60008048, interrupt_parent, 0)
#define DT_N_S_soc_S_watchdog_60008048_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_60008048, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60008048_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_60008048, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60008048_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_watchdog_60008048_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_watchdog_60008048_P_clocks_IDX_0_VAL_offset 6
#define DT_N_S_soc_S_watchdog_60008048_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_60008048, clocks, 0)
#define DT_N_S_soc_S_watchdog_60008048_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_60008048, clocks, 0)
#define DT_N_S_soc_S_watchdog_60008048_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_60008048, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60008048_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_60008048, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60008048_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_60008048_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_watchdog_60008048_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_60008048_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_60008048_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_60008048_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@60009048
 *
 * Node identifier: DT_N_S_soc_S_watchdog_60009048
 *
 * Binding (compatible = espressif,esp32-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/espressif,esp32-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_60009048_PATH "/soc/watchdog@60009048"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_60009048_FULL_NAME "watchdog@60009048"
#define DT_N_S_soc_S_watchdog_60009048_FULL_NAME_UNQUOTED watchdog@60009048
#define DT_N_S_soc_S_watchdog_60009048_FULL_NAME_TOKEN watchdog_60009048
#define DT_N_S_soc_S_watchdog_60009048_FULL_NAME_UPPER_TOKEN WATCHDOG_60009048

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_60009048_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_60009048_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_watchdog_60009048_NODELABEL_NUM 1
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_NODELABEL(fn) fn(wdt1)
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdt1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_60009048_CHILD_NUM 0
#define DT_N_S_soc_S_watchdog_60009048_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_watchdog_60009048_HASH bjSIWoH1QQGW33uglgVpQGEpYSZQLCKbTGgEYjcps68

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_60009048_ORD 46
#define DT_N_S_soc_S_watchdog_60009048_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_60009048_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_60009048_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_60009048_EXISTS 1
#define DT_N_INST_1_espressif_esp32_watchdog DT_N_S_soc_S_watchdog_60009048
#define DT_N_NODELABEL_wdt1                  DT_N_S_soc_S_watchdog_60009048

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_60009048_REG_NUM 1
#define DT_N_S_soc_S_watchdog_60009048_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_REG_IDX_0_VAL_ADDRESS 1610649672 /* 0x60009048 */
#define DT_N_S_soc_S_watchdog_60009048_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_watchdog_60009048_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_60009048_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_60009048_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_60009048_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_IRQ_IDX_0_VAL_irq 56
#define DT_N_S_soc_S_watchdog_60009048_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_watchdog_60009048_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_watchdog_60009048_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_watchdog_60009048_IRQ_LEVEL 1
#define DT_N_S_soc_S_watchdog_60009048_COMPAT_MATCHES_espressif_esp32_watchdog 1
#define DT_N_S_soc_S_watchdog_60009048_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_watchdog_60009048_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_COMPAT_MODEL_IDX_0 "esp32-watchdog"
#define DT_N_S_soc_S_watchdog_60009048_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_60009048_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_60009048_P_reg {1610649672 /* 0x60009048 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_watchdog_60009048_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_reg_IDX_0 1610649672
#define DT_N_S_soc_S_watchdog_60009048_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_reg_IDX_1 32
#define DT_N_S_soc_S_watchdog_60009048_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_status "disabled"
#define DT_N_S_soc_S_watchdog_60009048_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_watchdog_60009048_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_watchdog_60009048_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_60009048_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_watchdog_60009048_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_60009048_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_60009048, status, 0)
#define DT_N_S_soc_S_watchdog_60009048_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_60009048, status, 0)
#define DT_N_S_soc_S_watchdog_60009048_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_60009048, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60009048_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_60009048, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60009048_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_60009048_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_compatible {"espressif,esp32-watchdog"}
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_IDX_0 "espressif,esp32-watchdog"
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-watchdog
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_watchdog
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_WATCHDOG
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_60009048, compatible, 0)
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_60009048, compatible, 0)
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_60009048, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_60009048, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_60009048_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_interrupts {56 /* 0x38 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_watchdog_60009048_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_interrupts_IDX_0 56
#define DT_N_S_soc_S_watchdog_60009048_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_watchdog_60009048_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_watchdog_60009048_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_watchdog_60009048_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_watchdog_60009048_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_watchdog_60009048_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_60009048, interrupt_parent, 0)
#define DT_N_S_soc_S_watchdog_60009048_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_60009048, interrupt_parent, 0)
#define DT_N_S_soc_S_watchdog_60009048_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_60009048, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60009048_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_60009048, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60009048_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_watchdog_60009048_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_watchdog_60009048_P_clocks_IDX_0_VAL_offset 7
#define DT_N_S_soc_S_watchdog_60009048_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_60009048, clocks, 0)
#define DT_N_S_soc_S_watchdog_60009048_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_60009048, clocks, 0)
#define DT_N_S_soc_S_watchdog_60009048_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_60009048, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60009048_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_60009048, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_60009048_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_60009048_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_watchdog_60009048_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_60009048_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_60009048_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_60009048_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/counter@60008000
 *
 * Node identifier: DT_N_S_soc_S_counter_60008000
 *
 * Binding (compatible = espressif,esp32-timer):
 *   $ZEPHYR_BASE/dts/bindings/counter/espressif,esp32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_counter_60008000_PATH "/soc/counter@60008000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_counter_60008000_FULL_NAME "counter@60008000"
#define DT_N_S_soc_S_counter_60008000_FULL_NAME_UNQUOTED counter@60008000
#define DT_N_S_soc_S_counter_60008000_FULL_NAME_TOKEN counter_60008000
#define DT_N_S_soc_S_counter_60008000_FULL_NAME_UPPER_TOKEN COUNTER_60008000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_counter_60008000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_counter_60008000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_counter_60008000_NODELABEL_NUM 1
#define DT_N_S_soc_S_counter_60008000_FOREACH_NODELABEL(fn) fn(timer0)
#define DT_N_S_soc_S_counter_60008000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_counter_60008000_CHILD_NUM 1
#define DT_N_S_soc_S_counter_60008000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_counter_60008000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_counter_60008000_S_counter)
#define DT_N_S_soc_S_counter_60008000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60008000_S_counter)
#define DT_N_S_soc_S_counter_60008000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60008000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60008000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_counter_60008000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_counter_60008000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_counter_60008000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_counter_60008000_HASH armuJSNN08Aw8sxCLok8itjeA8lE6OafvqESsq4YRuM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_counter_60008000_ORD 47
#define DT_N_S_soc_S_counter_60008000_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_counter_60008000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_counter_60008000_SUPPORTS_ORDS \
	48, /* /soc/counter@60008000/counter */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_counter_60008000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_timer DT_N_S_soc_S_counter_60008000
#define DT_N_NODELABEL_timer0             DT_N_S_soc_S_counter_60008000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_counter_60008000_REG_NUM 1
#define DT_N_S_soc_S_counter_60008000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_REG_IDX_0_VAL_ADDRESS 1610645504 /* 0x60008000 */
#define DT_N_S_soc_S_counter_60008000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_counter_60008000_RANGES_NUM 0
#define DT_N_S_soc_S_counter_60008000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_counter_60008000_IRQ_NUM 1
#define DT_N_S_soc_S_counter_60008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_counter_60008000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_counter_60008000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_counter_60008000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_counter_60008000_IRQ_LEVEL 1
#define DT_N_S_soc_S_counter_60008000_COMPAT_MATCHES_espressif_esp32_timer 1
#define DT_N_S_soc_S_counter_60008000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_counter_60008000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_COMPAT_MODEL_IDX_0 "esp32-timer"
#define DT_N_S_soc_S_counter_60008000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_counter_60008000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_counter_60008000_P_group 0
#define DT_N_S_soc_S_counter_60008000_P_group_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_counter_60008000_P_group_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_group_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_group_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_group_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_index 0
#define DT_N_S_soc_S_counter_60008000_P_index_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_counter_60008000_P_index_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_index_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_index_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_index_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_prescaler 2
#define DT_N_S_soc_S_counter_60008000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_status "disabled"
#define DT_N_S_soc_S_counter_60008000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_counter_60008000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_counter_60008000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_counter_60008000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_counter_60008000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_counter_60008000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60008000, status, 0)
#define DT_N_S_soc_S_counter_60008000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60008000, status, 0)
#define DT_N_S_soc_S_counter_60008000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60008000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60008000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_P_status_LEN 1
#define DT_N_S_soc_S_counter_60008000_P_status_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_compatible {"espressif,esp32-timer"}
#define DT_N_S_soc_S_counter_60008000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_compatible_IDX_0 "espressif,esp32-timer"
#define DT_N_S_soc_S_counter_60008000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-timer
#define DT_N_S_soc_S_counter_60008000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_timer
#define DT_N_S_soc_S_counter_60008000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_TIMER
#define DT_N_S_soc_S_counter_60008000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60008000, compatible, 0)
#define DT_N_S_soc_S_counter_60008000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60008000, compatible, 0)
#define DT_N_S_soc_S_counter_60008000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_P_compatible_LEN 1
#define DT_N_S_soc_S_counter_60008000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_reg {1610645504 /* 0x60008000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_counter_60008000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_reg_IDX_0 1610645504
#define DT_N_S_soc_S_counter_60008000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_counter_60008000_P_reg_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_interrupts {51 /* 0x33 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_counter_60008000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_counter_60008000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_counter_60008000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_counter_60008000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_counter_60008000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_counter_60008000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_counter_60008000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60008000, interrupt_parent, 0)
#define DT_N_S_soc_S_counter_60008000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60008000, interrupt_parent, 0)
#define DT_N_S_soc_S_counter_60008000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60008000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60008000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_counter_60008000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_counter_60008000_P_clocks_IDX_0_VAL_offset 6
#define DT_N_S_soc_S_counter_60008000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60008000, clocks, 0)
#define DT_N_S_soc_S_counter_60008000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60008000, clocks, 0)
#define DT_N_S_soc_S_counter_60008000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60008000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60008000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_P_clocks_LEN 1
#define DT_N_S_soc_S_counter_60008000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_counter_60008000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_wakeup_source 0
#define DT_N_S_soc_S_counter_60008000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_counter_60008000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/counter@60008000/counter
 *
 * Node identifier: DT_N_S_soc_S_counter_60008000_S_counter
 *
 * Binding (compatible = espressif,esp32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/espressif,esp32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_counter_60008000_S_counter_PATH "/soc/counter@60008000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_counter_60008000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_counter_60008000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_counter_60008000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_counter_60008000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/counter@60008000) identifier: */
#define DT_N_S_soc_S_counter_60008000_S_counter_PARENT DT_N_S_soc_S_counter_60008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_counter_60008000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_counter_60008000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_counter_60008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_counter_60008000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_counter_60008000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_counter_60008000_S_counter_HASH lePWgLnfI9e8m_W_F_KpKiMDsW_NqWCazuNCarFTOPo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_counter_60008000_S_counter_ORD 48
#define DT_N_S_soc_S_counter_60008000_S_counter_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_counter_60008000_S_counter_REQUIRES_ORDS \
	47, /* /soc/counter@60008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_counter_60008000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_counter_60008000_S_counter_EXISTS 1
#define DT_N_INST_0_espressif_esp32_counter DT_N_S_soc_S_counter_60008000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_counter_60008000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_counter_60008000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_counter_60008000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_counter_60008000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_counter_60008000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_counter_60008000_S_counter_COMPAT_MATCHES_espressif_esp32_counter 1
#define DT_N_S_soc_S_counter_60008000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_S_counter_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_counter_60008000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_S_counter_COMPAT_MODEL_IDX_0 "esp32-counter"
#define DT_N_S_soc_S_counter_60008000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_counter_60008000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60008000_S_counter, status, 0)
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60008000_S_counter, status, 0)
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60008000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60008000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_counter_60008000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible {"espressif,esp32-counter"}
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_IDX_0 "espressif,esp32-counter"
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-counter
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_counter
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_COUNTER
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60008000_S_counter, compatible, 0)
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60008000_S_counter, compatible, 0)
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60008000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60008000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_counter_60008000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_counter_60008000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_counter_60008000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_counter_60008000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_counter_60008000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/counter@60009000
 *
 * Node identifier: DT_N_S_soc_S_counter_60009000
 *
 * Binding (compatible = espressif,esp32-timer):
 *   $ZEPHYR_BASE/dts/bindings/counter/espressif,esp32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_counter_60009000_PATH "/soc/counter@60009000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_counter_60009000_FULL_NAME "counter@60009000"
#define DT_N_S_soc_S_counter_60009000_FULL_NAME_UNQUOTED counter@60009000
#define DT_N_S_soc_S_counter_60009000_FULL_NAME_TOKEN counter_60009000
#define DT_N_S_soc_S_counter_60009000_FULL_NAME_UPPER_TOKEN COUNTER_60009000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_counter_60009000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_counter_60009000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_counter_60009000_NODELABEL_NUM 1
#define DT_N_S_soc_S_counter_60009000_FOREACH_NODELABEL(fn) fn(timer1)
#define DT_N_S_soc_S_counter_60009000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer1, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_counter_60009000_CHILD_NUM 1
#define DT_N_S_soc_S_counter_60009000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_counter_60009000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_counter_60009000_S_counter)
#define DT_N_S_soc_S_counter_60009000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60009000_S_counter)
#define DT_N_S_soc_S_counter_60009000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60009000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60009000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_counter_60009000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_counter_60009000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_counter_60009000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_counter_60009000_HASH WxWOMt7xky6G1p8IsUYn9RaCp37mPhe5N6XsmBiFR_g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_counter_60009000_ORD 49
#define DT_N_S_soc_S_counter_60009000_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_counter_60009000_REQUIRES_ORDS \
	11, /* /soc */ \
	12, /* /soc/interrupt-controller@60010000 */ \
	25, /* /clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_counter_60009000_SUPPORTS_ORDS \
	50, /* /soc/counter@60009000/counter */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_counter_60009000_EXISTS 1
#define DT_N_INST_1_espressif_esp32_timer DT_N_S_soc_S_counter_60009000
#define DT_N_NODELABEL_timer1             DT_N_S_soc_S_counter_60009000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_counter_60009000_REG_NUM 1
#define DT_N_S_soc_S_counter_60009000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_REG_IDX_0_VAL_ADDRESS 1610649600 /* 0x60009000 */
#define DT_N_S_soc_S_counter_60009000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_counter_60009000_RANGES_NUM 0
#define DT_N_S_soc_S_counter_60009000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_counter_60009000_IRQ_NUM 1
#define DT_N_S_soc_S_counter_60009000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_counter_60009000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_counter_60009000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_IRQ_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_counter_60009000_IRQ_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_counter_60009000_IRQ_LEVEL 1
#define DT_N_S_soc_S_counter_60009000_COMPAT_MATCHES_espressif_esp32_timer 1
#define DT_N_S_soc_S_counter_60009000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_counter_60009000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_COMPAT_MODEL_IDX_0 "esp32-timer"
#define DT_N_S_soc_S_counter_60009000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_counter_60009000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_counter_60009000_P_group 1
#define DT_N_S_soc_S_counter_60009000_P_group_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_counter_60009000_P_group_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_group_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_group_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_group_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_index 0
#define DT_N_S_soc_S_counter_60009000_P_index_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_counter_60009000_P_index_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_index_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_index_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_index_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_prescaler 2
#define DT_N_S_soc_S_counter_60009000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_status "disabled"
#define DT_N_S_soc_S_counter_60009000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_counter_60009000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_counter_60009000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_counter_60009000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_counter_60009000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_counter_60009000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60009000, status, 0)
#define DT_N_S_soc_S_counter_60009000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60009000, status, 0)
#define DT_N_S_soc_S_counter_60009000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60009000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60009000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_P_status_LEN 1
#define DT_N_S_soc_S_counter_60009000_P_status_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_compatible {"espressif,esp32-timer"}
#define DT_N_S_soc_S_counter_60009000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_compatible_IDX_0 "espressif,esp32-timer"
#define DT_N_S_soc_S_counter_60009000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-timer
#define DT_N_S_soc_S_counter_60009000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_timer
#define DT_N_S_soc_S_counter_60009000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_TIMER
#define DT_N_S_soc_S_counter_60009000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60009000, compatible, 0)
#define DT_N_S_soc_S_counter_60009000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60009000, compatible, 0)
#define DT_N_S_soc_S_counter_60009000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60009000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60009000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_P_compatible_LEN 1
#define DT_N_S_soc_S_counter_60009000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_reg {1610649600 /* 0x60009000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_counter_60009000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_reg_IDX_0 1610649600
#define DT_N_S_soc_S_counter_60009000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_counter_60009000_P_reg_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_interrupts {54 /* 0x36 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_counter_60009000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_counter_60009000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_counter_60009000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_counter_60009000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_counter_60009000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_counter_60009000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_60010000
#define DT_N_S_soc_S_counter_60009000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60009000, interrupt_parent, 0)
#define DT_N_S_soc_S_counter_60009000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60009000, interrupt_parent, 0)
#define DT_N_S_soc_S_counter_60009000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60009000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60009000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_counter_60009000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_clocks_IDX_0_PH DT_N_S_clock
#define DT_N_S_soc_S_counter_60009000_P_clocks_IDX_0_VAL_offset 7
#define DT_N_S_soc_S_counter_60009000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60009000, clocks, 0)
#define DT_N_S_soc_S_counter_60009000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60009000, clocks, 0)
#define DT_N_S_soc_S_counter_60009000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60009000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60009000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_P_clocks_LEN 1
#define DT_N_S_soc_S_counter_60009000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_counter_60009000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_wakeup_source 0
#define DT_N_S_soc_S_counter_60009000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_counter_60009000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/counter@60009000/counter
 *
 * Node identifier: DT_N_S_soc_S_counter_60009000_S_counter
 *
 * Binding (compatible = espressif,esp32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/espressif,esp32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_counter_60009000_S_counter_PATH "/soc/counter@60009000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_counter_60009000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_counter_60009000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_counter_60009000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_counter_60009000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/counter@60009000) identifier: */
#define DT_N_S_soc_S_counter_60009000_S_counter_PARENT DT_N_S_soc_S_counter_60009000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_counter_60009000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_counter_60009000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_counter_60009000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_counter_60009000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_counter_60009000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_counter_60009000_S_counter_HASH 2KkxVhqSQwSrUitP48CNXB9FUAbV4KcBwiKlK_3kHds

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_counter_60009000_S_counter_ORD 50
#define DT_N_S_soc_S_counter_60009000_S_counter_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_counter_60009000_S_counter_REQUIRES_ORDS \
	49, /* /soc/counter@60009000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_counter_60009000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_counter_60009000_S_counter_EXISTS 1
#define DT_N_INST_1_espressif_esp32_counter DT_N_S_soc_S_counter_60009000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_counter_60009000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_counter_60009000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_counter_60009000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_counter_60009000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_counter_60009000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_counter_60009000_S_counter_COMPAT_MATCHES_espressif_esp32_counter 1
#define DT_N_S_soc_S_counter_60009000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_S_counter_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_counter_60009000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_S_counter_COMPAT_MODEL_IDX_0 "esp32-counter"
#define DT_N_S_soc_S_counter_60009000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_counter_60009000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60009000_S_counter, status, 0)
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60009000_S_counter, status, 0)
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60009000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60009000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_counter_60009000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible {"espressif,esp32-counter"}
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_IDX_0 "espressif,esp32-counter"
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-counter
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_counter
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_COUNTER
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_counter_60009000_S_counter, compatible, 0)
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_counter_60009000_S_counter, compatible, 0)
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_counter_60009000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_counter_60009000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_counter_60009000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_counter_60009000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_counter_60009000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_counter_60009000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_counter_60009000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000
 *
 * Binding (compatible = espressif,esp32-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/espressif,esp32-flash-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_PATH "/soc/flash-controller@60002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_FULL_NAME "flash-controller@60002000"
#define DT_N_S_soc_S_flash_controller_60002000_FULL_NAME_UNQUOTED flash-controller@60002000
#define DT_N_S_soc_S_flash_controller_60002000_FULL_NAME_TOKEN flash_controller_60002000
#define DT_N_S_soc_S_flash_controller_60002000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_60002000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_NODELABEL(fn) fn(flash)
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0)
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_HASH yd4D2IggpKw4LyE398Naff07xJbYibUkiq_qk5dUqD8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_ORD 51
#define DT_N_S_soc_S_flash_controller_60002000_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_REQUIRES_ORDS \
	11, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_SUPPORTS_ORDS \
	52, /* /soc/flash-controller@60002000/flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_EXISTS 1
#define DT_N_INST_0_espressif_esp32_flash_controller DT_N_S_soc_S_flash_controller_60002000
#define DT_N_NODELABEL_flash                         DT_N_S_soc_S_flash_controller_60002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_REG_IDX_0_VAL_ADDRESS 1610620928 /* 0x60002000 */
#define DT_N_S_soc_S_flash_controller_60002000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_flash_controller_60002000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_COMPAT_MATCHES_espressif_esp32_flash_controller 1
#define DT_N_S_soc_S_flash_controller_60002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_COMPAT_VENDOR_IDX_0 "Espressif Systems"
#define DT_N_S_soc_S_flash_controller_60002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_COMPAT_MODEL_IDX_0 "esp32-flash-controller"
#define DT_N_S_soc_S_flash_controller_60002000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_P_reg {1610620928 /* 0x60002000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_flash_controller_60002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_P_reg_IDX_0 1610620928
#define DT_N_S_soc_S_flash_controller_60002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_flash_controller_60002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible {"espressif,esp32-flash-controller"}
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_IDX_0 "espressif,esp32-flash-controller"
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_IDX_0_STRING_UNQUOTED espressif,esp32-flash-controller
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_IDX_0_STRING_TOKEN espressif_esp32_flash_controller
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_IDX_0_STRING_UPPER_TOKEN ESPRESSIF_ESP32_FLASH_CONTROLLER
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_60002000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_60002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_60002000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_PATH "/soc/flash-controller@60002000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FULL_NAME "flash@0"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FULL_NAME_UNQUOTED flash@0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FULL_NAME_TOKEN flash_0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FULL_NAME_UPPER_TOKEN FLASH_0

/* Node parent (/soc/flash-controller@60002000) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_PARENT DT_N_S_soc_S_flash_controller_60002000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_HASH D2mNQTsAafBKTZogWP5ZJcwnGR7dkZH4NbPP40TPifI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_ORD 52
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_REQUIRES_ORDS \
	51, /* /soc/flash-controller@60002000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_SUPPORTS_ORDS \
	53, /* /soc/flash-controller@60002000/flash@0/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_60002000_S_flash_0
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_60002000_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_REG_IDX_0_VAL_SIZE 8388608 /* 0x800000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_erase_block_size 4096
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_write_block_size 4
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_reg {0 /* 0x0 */, 8388608 /* 0x800000 */}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_reg_IDX_1 8388608
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_PATH "/soc/flash-controller@60002000/flash@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/flash-controller@60002000/flash@0) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_PARENT DT_N_S_soc_S_flash_controller_60002000_S_flash_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_CHILD_NUM 9
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_CHILD_NUM_STATUS_OKAY 9
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_HASH dNzhNxyK81xeQFYip2CZ9rCb0VdF2BCsUgOYjZqcpMo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_ORD 53
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_REQUIRES_ORDS \
	52, /* /soc/flash-controller@60002000/flash@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_SUPPORTS_ORDS \
	54, /* /soc/flash-controller@60002000/flash@0/partitions/partition@0 */ \
	55, /* /soc/flash-controller@60002000/flash@0/partitions/partition@10000 */ \
	56, /* /soc/flash-controller@60002000/flash@0/partitions/partition@20000 */ \
	57, /* /soc/flash-controller@60002000/flash@0/partitions/partition@1e0000 */ \
	58, /* /soc/flash-controller@60002000/flash@0/partitions/partition@3a0000 */ \
	59, /* /soc/flash-controller@60002000/flash@0/partitions/partition@3a8000 */ \
	60, /* /soc/flash-controller@60002000/flash@0/partitions/partition@3b0000 */ \
	61, /* /soc/flash-controller@60002000/flash@0/partitions/partition@3e0000 */ \
	62, /* /soc/flash-controller@60002000/flash@0/partitions/partition@3ff000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_PATH "/soc/flash-controller@60002000/flash@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/flash-controller@60002000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(boot_partition)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_HASH oDsImwagDdfCPnWV2WOVcSz6DvQuTknj1gY7ra4w5Cw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_ORD 54
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	53, /* /soc/flash-controller@60002000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label "mcuboot"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UNQUOTED mcuboot
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_TOKEN mcuboot
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN MCUBOOT
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0 "mcuboot"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0/partitions/partition@10000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_PATH "/soc/flash-controller@60002000/flash@0/partitions/partition@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME "partition@10000"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_UNQUOTED partition@10000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_TOKEN partition_10000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_UPPER_TOKEN PARTITION_10000

/* Node parent (/soc/flash-controller@60002000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_PARENT DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_NODELABEL(fn) fn(sys_partition)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sys_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_HASH fieo_ZZ_e2gacspwZIAewOHWM7IxeT3uY7EGlWW2yes

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_ORD 55
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_REQUIRES_ORDS \
	53, /* /soc/flash-controller@60002000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_EXISTS 1
#define DT_N_NODELABEL_sys_partition DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_ADDRESS 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label "sys"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_UNQUOTED sys
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_TOKEN sys
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_UPPER_TOKEN SYS
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_IDX_0 "sys"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_reg {65536 /* 0x10000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0/partitions/partition@20000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_PATH "/soc/flash-controller@60002000/flash@0/partitions/partition@20000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FULL_NAME "partition@20000"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FULL_NAME_UNQUOTED partition@20000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FULL_NAME_TOKEN partition_20000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FULL_NAME_UPPER_TOKEN PARTITION_20000

/* Node parent (/soc/flash-controller@60002000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_PARENT DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_NODELABEL(fn) fn(slot0_partition)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot0_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_HASH _RYkLIzjY4UgPmWibu0PcD8f_q1lghSkV21XtY_S_TM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_ORD 56
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_REQUIRES_ORDS \
	53, /* /soc/flash-controller@60002000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_REG_IDX_0_VAL_ADDRESS 131072 /* 0x20000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_REG_IDX_0_VAL_SIZE 1835008 /* 0x1c0000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label "image-0"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_STRING_UNQUOTED image-0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_IDX_0 "image-0"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_reg {131072 /* 0x20000 */, 1835008 /* 0x1c0000 */}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_reg_IDX_0 131072
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_reg_IDX_1 1835008
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0/partitions/partition@1e0000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_PATH "/soc/flash-controller@60002000/flash@0/partitions/partition@1e0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FULL_NAME "partition@1e0000"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FULL_NAME_UNQUOTED partition@1e0000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FULL_NAME_TOKEN partition_1e0000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FULL_NAME_UPPER_TOKEN PARTITION_1E0000

/* Node parent (/soc/flash-controller@60002000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_PARENT DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_NODELABEL(fn) fn(slot1_partition)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot1_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_HASH zGnRyic_GgGaYOPzX1W_zsSZImCndjeqwHYK6O_8WdA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_ORD 57
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_REQUIRES_ORDS \
	53, /* /soc/flash-controller@60002000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_REG_IDX_0_VAL_ADDRESS 1966080 /* 0x1e0000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_REG_IDX_0_VAL_SIZE 1835008 /* 0x1c0000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label "image-1"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_STRING_UNQUOTED image-1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_STRING_TOKEN image_1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_STRING_UPPER_TOKEN IMAGE_1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_IDX_0 "image-1"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_reg {1966080 /* 0x1e0000 */, 1835008 /* 0x1c0000 */}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_reg_IDX_0 1966080
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_reg_IDX_1 1835008
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0/partitions/partition@3a0000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_PATH "/soc/flash-controller@60002000/flash@0/partitions/partition@3a0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FULL_NAME "partition@3a0000"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FULL_NAME_UNQUOTED partition@3a0000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FULL_NAME_TOKEN partition_3a0000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FULL_NAME_UPPER_TOKEN PARTITION_3A0000

/* Node parent (/soc/flash-controller@60002000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_PARENT DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_NODELABEL(fn) fn(slot0_lpcore_partition)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot0_lpcore_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_HASH MFbK2mwgeWhCZwHgtDHUw3nXa2bjAnxM3Em9ay4u2KY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_ORD 58
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_REQUIRES_ORDS \
	53, /* /soc/flash-controller@60002000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_EXISTS 1
#define DT_N_NODELABEL_slot0_lpcore_partition DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_REG_IDX_0_VAL_ADDRESS 3801088 /* 0x3a0000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_PARTITION_ID 4

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label "image-0-lpcore"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_STRING_UNQUOTED image-0-lpcore
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_STRING_TOKEN image_0_lpcore
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_STRING_UPPER_TOKEN IMAGE_0_LPCORE
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_IDX_0 "image-0-lpcore"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_reg {3801088 /* 0x3a0000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_reg_IDX_0 3801088
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0/partitions/partition@3a8000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_PATH "/soc/flash-controller@60002000/flash@0/partitions/partition@3a8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FULL_NAME "partition@3a8000"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FULL_NAME_UNQUOTED partition@3a8000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FULL_NAME_TOKEN partition_3a8000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FULL_NAME_UPPER_TOKEN PARTITION_3A8000

/* Node parent (/soc/flash-controller@60002000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_PARENT DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_NODELABEL(fn) fn(slot1_lpcore_partition)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot1_lpcore_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_HASH H_pMNiTzPzv5CHmjNphsrycI6__KzwyiYJbytejQtTs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_ORD 59
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_REQUIRES_ORDS \
	53, /* /soc/flash-controller@60002000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_EXISTS 1
#define DT_N_NODELABEL_slot1_lpcore_partition DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_REG_IDX_0_VAL_ADDRESS 3833856 /* 0x3a8000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_PARTITION_ID 5

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label "image-1-lpcore"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_STRING_UNQUOTED image-1-lpcore
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_STRING_TOKEN image_1_lpcore
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_STRING_UPPER_TOKEN IMAGE_1_LPCORE
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_IDX_0 "image-1-lpcore"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_reg {3833856 /* 0x3a8000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_reg_IDX_0 3833856
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0/partitions/partition@3b0000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_PATH "/soc/flash-controller@60002000/flash@0/partitions/partition@3b0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FULL_NAME "partition@3b0000"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FULL_NAME_UNQUOTED partition@3b0000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FULL_NAME_TOKEN partition_3b0000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FULL_NAME_UPPER_TOKEN PARTITION_3B0000

/* Node parent (/soc/flash-controller@60002000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_PARENT DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_HASH FwNzLzGEzQBAe3N4r3VO2x4UwK4rCMBOfdTATEQvVjM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_ORD 60
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_REQUIRES_ORDS \
	53, /* /soc/flash-controller@60002000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_REG_IDX_0_VAL_ADDRESS 3866624 /* 0x3b0000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_REG_IDX_0_VAL_SIZE 196608 /* 0x30000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_PARTITION_ID 6

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label "storage"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_reg {3866624 /* 0x3b0000 */, 196608 /* 0x30000 */}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_reg_IDX_0 3866624
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_reg_IDX_1 196608
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0/partitions/partition@3e0000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_PATH "/soc/flash-controller@60002000/flash@0/partitions/partition@3e0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FULL_NAME "partition@3e0000"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FULL_NAME_UNQUOTED partition@3e0000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FULL_NAME_TOKEN partition_3e0000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FULL_NAME_UPPER_TOKEN PARTITION_3E0000

/* Node parent (/soc/flash-controller@60002000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_PARENT DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_NODELABEL(fn) fn(scratch_partition)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(scratch_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_HASH x1ZlLZHhfqkhNm59vRztuqo3qPs7ruj_uO7YXxbgDRI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_ORD 61
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_REQUIRES_ORDS \
	53, /* /soc/flash-controller@60002000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_EXISTS 1
#define DT_N_NODELABEL_scratch_partition DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_REG_IDX_0_VAL_ADDRESS 4063232 /* 0x3e0000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_REG_IDX_0_VAL_SIZE 126976 /* 0x1f000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_PARTITION_ID 7

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label "image-scratch"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_STRING_UNQUOTED image-scratch
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_STRING_TOKEN image_scratch
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_STRING_UPPER_TOKEN IMAGE_SCRATCH
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_IDX_0 "image-scratch"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_reg {4063232 /* 0x3e0000 */, 126976 /* 0x1f000 */}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_reg_IDX_0 4063232
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_reg_IDX_1 126976
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@60002000/flash@0/partitions/partition@3ff000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_PATH "/soc/flash-controller@60002000/flash@0/partitions/partition@3ff000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FULL_NAME "partition@3ff000"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FULL_NAME_UNQUOTED partition@3ff000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FULL_NAME_TOKEN partition_3ff000
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FULL_NAME_UPPER_TOKEN PARTITION_3FF000

/* Node parent (/soc/flash-controller@60002000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_PARENT DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_NODELABEL(fn) fn(coredump_partition)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_NODELABEL_VARGS(fn, ...) fn(coredump_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_HASH 2bpF1B_hYyCbTR1o1QejsFP72ANPsszTta3EJTOEFFU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_ORD 62
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_REQUIRES_ORDS \
	53, /* /soc/flash-controller@60002000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_EXISTS 1
#define DT_N_NODELABEL_coredump_partition DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_REG_IDX_0_VAL_ADDRESS 4190208 /* 0x3ff000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_PARTITION_ID 8

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label "coredump"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_STRING_UNQUOTED coredump
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_STRING_TOKEN coredump
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_STRING_UPPER_TOKEN COREDUMP
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_IDX_0 "coredump"
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000, label, 0)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_reg {4190208 /* 0x3ff000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_reg_IDX_0 4190208
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/memory@50000000
 *
 * Node identifier: DT_N_S_soc_S_memory_50000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_50000000_PATH "/soc/memory@50000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_50000000_FULL_NAME "memory@50000000"
#define DT_N_S_soc_S_memory_50000000_FULL_NAME_UNQUOTED memory@50000000
#define DT_N_S_soc_S_memory_50000000_FULL_NAME_TOKEN memory_50000000
#define DT_N_S_soc_S_memory_50000000_FULL_NAME_UPPER_TOKEN MEMORY_50000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_50000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_50000000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_50000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_50000000_FOREACH_NODELABEL(fn) fn(sramlp)
#define DT_N_S_soc_S_memory_50000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sramlp, __VA_ARGS__)
#define DT_N_S_soc_S_memory_50000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_50000000_CHILD_NUM 1
#define DT_N_S_soc_S_memory_50000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_memory_50000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_50000000_S_memory_0)
#define DT_N_S_soc_S_memory_50000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_memory_50000000_S_memory_0)
#define DT_N_S_soc_S_memory_50000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_50000000_S_memory_0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_50000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_50000000_S_memory_0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_50000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_memory_50000000_S_memory_0)
#define DT_N_S_soc_S_memory_50000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_memory_50000000_S_memory_0)
#define DT_N_S_soc_S_memory_50000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_50000000_S_memory_0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_50000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_50000000_S_memory_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_memory_50000000_HASH lOeq3apePEcrZ9bee_ko8WcMO3ecXZsFPMoWWQvHF2E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_50000000_ORD 63
#define DT_N_S_soc_S_memory_50000000_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_50000000_REQUIRES_ORDS \
	11, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_50000000_SUPPORTS_ORDS \
	64, /* /soc/memory@50000000/memory@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_50000000_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region DT_N_S_soc_S_memory_50000000
#define DT_N_INST_1_mmio_sram            DT_N_S_soc_S_memory_50000000
#define DT_N_NODELABEL_sramlp            DT_N_S_soc_S_memory_50000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_50000000_REG_NUM 1
#define DT_N_S_soc_S_memory_50000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_REG_IDX_0_VAL_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_memory_50000000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_memory_50000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_50000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_50000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_50000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_50000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_memory_50000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_soc_S_memory_50000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_memory_50000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_50000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_50000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region "SRAMLP "
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_STRING_UNQUOTED SRAMLP 
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_STRING_TOKEN SRAMLP_
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAMLP_
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_IDX_0 "SRAMLP "
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_50000000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_50000000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_50000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_50000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_memory_50000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_soc_S_memory_50000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_memory_50000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_memory_50000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_memory_50000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_memory_50000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_memory_50000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_50000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_50000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_50000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_50000000, compatible, 0) \
	fn(DT_N_S_soc_S_memory_50000000, compatible, 1)
#define DT_N_S_soc_S_memory_50000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_50000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_50000000, compatible, 1)
#define DT_N_S_soc_S_memory_50000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_50000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_50000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_50000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_50000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_50000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_50000000_P_compatible_LEN 2
#define DT_N_S_soc_S_memory_50000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_P_reg {1342177280 /* 0x50000000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_memory_50000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_P_reg_IDX_0 1342177280
#define DT_N_S_soc_S_memory_50000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_memory_50000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_50000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_50000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_50000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@50000000/memory@0
 *
 * Node identifier: DT_N_S_soc_S_memory_50000000_S_memory_0
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_PATH "/soc/memory@50000000/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FULL_NAME "memory@0"
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FULL_NAME_UNQUOTED memory@0
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FULL_NAME_TOKEN memory_0
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FULL_NAME_UPPER_TOKEN MEMORY_0

/* Node parent (/soc/memory@50000000) identifier: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_PARENT DT_N_S_soc_S_memory_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_NODELABEL(fn) fn(shmlp)
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(shmlp, __VA_ARGS__)
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_memory_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_CHILD_NUM 0
#define DT_N_S_soc_S_memory_50000000_S_memory_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_HASH NpOuVD_m51KYdZO8jqYnmqF310EIRI6kGKJS56rLaZc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_ORD 64
#define DT_N_S_soc_S_memory_50000000_S_memory_0_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_REQUIRES_ORDS \
	63, /* /soc/memory@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_EXISTS 1
#define DT_N_NODELABEL_shmlp DT_N_S_soc_S_memory_50000000_S_memory_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_REG_NUM 1
#define DT_N_S_soc_S_memory_50000000_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_S_memory_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_RANGES_NUM 0
#define DT_N_S_soc_S_memory_50000000_S_memory_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_50000000_S_memory_0_IRQ_NUM 0
#define DT_N_S_soc_S_memory_50000000_S_memory_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_50000000_S_memory_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_50000000_S_memory_0_P_reg {0 /* 0x0 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_memory_50000000_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_memory_50000000_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_50000000_S_memory_0_P_reg_IDX_1 16
#define DT_N_S_soc_S_memory_50000000_S_memory_0_P_reg_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_canbus                  DT_N_S_soc_S_can_6000b000
#define DT_CHOSEN_zephyr_canbus_EXISTS           1
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_trng_600b2808
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_60002000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_bt_hci                  DT_N_S_esp32_bt_hci
#define DT_CHOSEN_zephyr_bt_hci_EXISTS           1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_soc_S_memory_40800000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_uart_60000000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_uart_60000000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_60002000_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_ieee802154              DT_N_S_ieee802154
#define DT_CHOSEN_zephyr_ieee802154_EXISTS       1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_aliases) fn(DT_N_S_chosen) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_light_sleep) fn(DT_N_S_cpus_S_power_states_S_deep_sleep) fn(DT_N_S_pin_controller) fn(DT_N_S_pin_controller_S_uart0_default) fn(DT_N_S_pin_controller_S_uart0_default_S_group1) fn(DT_N_S_pin_controller_S_uart0_default_S_group2) fn(DT_N_S_pin_controller_S_spim2_default) fn(DT_N_S_pin_controller_S_spim2_default_S_group1) fn(DT_N_S_pin_controller_S_spim2_default_S_group2) fn(DT_N_S_pin_controller_S_i2c0_default) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1) fn(DT_N_S_esp32_bt_hci) fn(DT_N_S_clock) fn(DT_N_S_wifi) fn(DT_N_S_ieee802154) fn(DT_N_S_soc) fn(DT_N_S_soc_S_memory_40800000) fn(DT_N_S_soc_S_memory_50000000) fn(DT_N_S_soc_S_memory_50000000_S_memory_0) fn(DT_N_S_soc_S_interrupt_controller_60010000) fn(DT_N_S_soc_S_systimer_6000a000) fn(DT_N_S_soc_S_counter_60008000) fn(DT_N_S_soc_S_counter_60008000_S_counter) fn(DT_N_S_soc_S_counter_60009000) fn(DT_N_S_soc_S_counter_60009000_S_counter) fn(DT_N_S_soc_S_rtc_timer_600b0c00) fn(DT_N_S_soc_S_trng_600b2808) fn(DT_N_S_soc_S_can_6000b000) fn(DT_N_S_soc_S_can_6000d000) fn(DT_N_S_soc_S_spi_60081000) fn(DT_N_S_soc_S_watchdog_60008048) fn(DT_N_S_soc_S_watchdog_60009048) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000) fn(DT_N_S_soc_S_coretemp_6000e058) fn(DT_N_S_soc_S_adc_6000e000) fn(DT_N_S_soc_S_dma_60080000) fn(DT_N_S_soc_S_gpio_60091000) fn(DT_N_S_soc_S_i2c_60004000) fn(DT_N_S_soc_S_i2s_6000c000) fn(DT_N_S_soc_S_uart_60000000) fn(DT_N_S_soc_S_uart_60001000) fn(DT_N_S_soc_S_uart_600b1400) fn(DT_N_S_soc_S_uart_6000f000) fn(DT_N_S_soc_S_ledc_60007000) fn(DT_N_S_soc_S_mcpwm_60014000) fn(DT_N_S_soc_S_pcnt_60012000) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_aliases) fn(DT_N_S_chosen) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_light_sleep) fn(DT_N_S_cpus_S_power_states_S_deep_sleep) fn(DT_N_S_pin_controller) fn(DT_N_S_pin_controller_S_uart0_default) fn(DT_N_S_pin_controller_S_uart0_default_S_group1) fn(DT_N_S_pin_controller_S_uart0_default_S_group2) fn(DT_N_S_pin_controller_S_spim2_default) fn(DT_N_S_pin_controller_S_spim2_default_S_group1) fn(DT_N_S_pin_controller_S_spim2_default_S_group2) fn(DT_N_S_pin_controller_S_i2c0_default) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1) fn(DT_N_S_esp32_bt_hci) fn(DT_N_S_clock) fn(DT_N_S_wifi) fn(DT_N_S_ieee802154) fn(DT_N_S_soc) fn(DT_N_S_soc_S_memory_40800000) fn(DT_N_S_soc_S_memory_50000000) fn(DT_N_S_soc_S_memory_50000000_S_memory_0) fn(DT_N_S_soc_S_interrupt_controller_60010000) fn(DT_N_S_soc_S_systimer_6000a000) fn(DT_N_S_soc_S_trng_600b2808) fn(DT_N_S_soc_S_spi_60081000) fn(DT_N_S_soc_S_watchdog_60008048) fn(DT_N_S_soc_S_flash_controller_60002000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000) fn(DT_N_S_soc_S_gpio_60091000) fn(DT_N_S_soc_S_i2c_60004000) fn(DT_N_S_soc_S_uart_60000000) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_light_sleep, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_deep_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart0_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart0_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart0_default_S_group2, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spim2_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spim2_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spim2_default_S_group2, __VA_ARGS__) fn(DT_N_S_pin_controller_S_i2c0_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, __VA_ARGS__) fn(DT_N_S_esp32_bt_hci, __VA_ARGS__) fn(DT_N_S_clock, __VA_ARGS__) fn(DT_N_S_wifi, __VA_ARGS__) fn(DT_N_S_ieee802154, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_memory_40800000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_50000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_60010000, __VA_ARGS__) fn(DT_N_S_soc_S_systimer_6000a000, __VA_ARGS__) fn(DT_N_S_soc_S_counter_60008000, __VA_ARGS__) fn(DT_N_S_soc_S_counter_60008000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_counter_60009000, __VA_ARGS__) fn(DT_N_S_soc_S_counter_60009000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_timer_600b0c00, __VA_ARGS__) fn(DT_N_S_soc_S_trng_600b2808, __VA_ARGS__) fn(DT_N_S_soc_S_can_6000b000, __VA_ARGS__) fn(DT_N_S_soc_S_can_6000d000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_60081000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_60008048, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_60009048, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000, __VA_ARGS__) fn(DT_N_S_soc_S_coretemp_6000e058, __VA_ARGS__) fn(DT_N_S_soc_S_adc_6000e000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_60080000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_60091000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_60004000, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_6000c000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_60000000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_60001000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_600b1400, __VA_ARGS__) fn(DT_N_S_soc_S_uart_6000f000, __VA_ARGS__) fn(DT_N_S_soc_S_ledc_60007000, __VA_ARGS__) fn(DT_N_S_soc_S_mcpwm_60014000, __VA_ARGS__) fn(DT_N_S_soc_S_pcnt_60012000, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_light_sleep, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_deep_sleep, __VA_ARGS__) fn(DT_N_S_pin_controller, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart0_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart0_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_uart0_default_S_group2, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spim2_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spim2_default_S_group1, __VA_ARGS__) fn(DT_N_S_pin_controller_S_spim2_default_S_group2, __VA_ARGS__) fn(DT_N_S_pin_controller_S_i2c0_default, __VA_ARGS__) fn(DT_N_S_pin_controller_S_i2c0_default_S_group1, __VA_ARGS__) fn(DT_N_S_esp32_bt_hci, __VA_ARGS__) fn(DT_N_S_clock, __VA_ARGS__) fn(DT_N_S_wifi, __VA_ARGS__) fn(DT_N_S_ieee802154, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_memory_40800000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_50000000_S_memory_0, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_60010000, __VA_ARGS__) fn(DT_N_S_soc_S_systimer_6000a000, __VA_ARGS__) fn(DT_N_S_soc_S_trng_600b2808, __VA_ARGS__) fn(DT_N_S_soc_S_spi_60081000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_60008048, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_60091000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_60004000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_60000000, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_sys DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_10000
#define DT_COMPAT_fixed_partitions_LABEL_sys_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_20000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1 DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_1e0000
#define DT_COMPAT_fixed_partitions_LABEL_image_1_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0_lpcore DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a0000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_lpcore_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1_lpcore DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3a8000
#define DT_COMPAT_fixed_partitions_LABEL_image_1_lpcore_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3b0000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_scratch DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3e0000
#define DT_COMPAT_fixed_partitions_LABEL_image_scratch_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_coredump DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions_S_partition_3ff000
#define DT_COMPAT_fixed_partitions_LABEL_coredump_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_espressif_esp32c6 1
#define DT_COMPAT_HAS_OKAY_espressif_riscv 1
#define DT_COMPAT_HAS_OKAY_zephyr_power_state 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_pinctrl 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_bt_hci 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_clock 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_wifi 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_ieee802154 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_intc 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_systimer 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_trng 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_spi 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_watchdog 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_flash_controller 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_gpio 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_i2c 1
#define DT_COMPAT_HAS_OKAY_espressif_esp32_uart 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_espressif_esp32c6_NUM_OKAY 1
#define DT_N_INST_espressif_riscv_NUM_OKAY 1
#define DT_N_INST_zephyr_power_state_NUM_OKAY 2
#define DT_N_INST_espressif_esp32_pinctrl_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_bt_hci_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_clock_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_wifi_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_ieee802154_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 2
#define DT_N_INST_mmio_sram_NUM_OKAY 2
#define DT_N_INST_espressif_esp32_intc_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_systimer_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_trng_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_spi_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_watchdog_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_flash_controller_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_gpio_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_i2c_NUM_OKAY 1
#define DT_N_INST_espressif_esp32_uart_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_FOREACH_OKAY_espressif_esp32c6(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32c6(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32c6(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32c6(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_riscv(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_espressif_riscv(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_riscv(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_riscv(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_power_state(fn) fn(DT_N_S_cpus_S_power_states_S_light_sleep) fn(DT_N_S_cpus_S_power_states_S_deep_sleep)
#define DT_FOREACH_OKAY_VARGS_zephyr_power_state(fn, ...) fn(DT_N_S_cpus_S_power_states_S_light_sleep, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_deep_sleep, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_power_state(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_power_state(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_pinctrl(fn) fn(DT_N_S_pin_controller)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_pinctrl(fn, ...) fn(DT_N_S_pin_controller, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_bt_hci(fn) fn(DT_N_S_esp32_bt_hci)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_bt_hci(fn, ...) fn(DT_N_S_esp32_bt_hci, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_bt_hci(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_bt_hci(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_clock(fn) fn(DT_N_S_clock)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_clock(fn, ...) fn(DT_N_S_clock, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_wifi(fn) fn(DT_N_S_wifi)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_wifi(fn, ...) fn(DT_N_S_wifi, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_wifi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_wifi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_ieee802154(fn) fn(DT_N_S_ieee802154)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_ieee802154(fn, ...) fn(DT_N_S_ieee802154, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_ieee802154(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_ieee802154(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_soc_S_memory_40800000) fn(DT_N_S_soc_S_memory_50000000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_soc_S_memory_40800000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_50000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_memory_40800000) fn(DT_N_S_soc_S_memory_50000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_memory_40800000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_50000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_intc(fn) fn(DT_N_S_soc_S_interrupt_controller_60010000)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_intc(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_60010000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_intc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_intc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_systimer(fn) fn(DT_N_S_soc_S_systimer_6000a000)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_systimer(fn, ...) fn(DT_N_S_soc_S_systimer_6000a000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_systimer(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_systimer(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_trng(fn) fn(DT_N_S_soc_S_trng_600b2808)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_trng(fn, ...) fn(DT_N_S_soc_S_trng_600b2808, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_trng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_trng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_spi(fn) fn(DT_N_S_soc_S_spi_60081000)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_spi(fn, ...) fn(DT_N_S_soc_S_spi_60081000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_watchdog(fn) fn(DT_N_S_soc_S_watchdog_60008048)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_watchdog(fn, ...) fn(DT_N_S_soc_S_watchdog_60008048, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_watchdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_watchdog(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_flash_controller(fn) fn(DT_N_S_soc_S_flash_controller_60002000)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_flash_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_flash_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_60002000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_gpio(fn) fn(DT_N_S_soc_S_gpio_60091000)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_gpio(fn, ...) fn(DT_N_S_soc_S_gpio_60091000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_gpio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_gpio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_i2c(fn) fn(DT_N_S_soc_S_i2c_60004000)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_i2c(fn, ...) fn(DT_N_S_soc_S_i2c_60004000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_i2c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_i2c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_espressif_esp32_uart(fn) fn(DT_N_S_soc_S_uart_60000000)
#define DT_FOREACH_OKAY_VARGS_espressif_esp32_uart(fn, ...) fn(DT_N_S_soc_S_uart_60000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_espressif_esp32_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_espressif_esp32_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
