#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jun 29 05:33:55 2023
# Process ID: 91869
# Current directory: /home/porterlu/block_design/block_design.runs/design_1_util_vector_logic_2_0_synth_1
# Command line: vivado -log design_1_util_vector_logic_2_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_util_vector_logic_2_0.tcl
# Log file: /home/porterlu/block_design/block_design.runs/design_1_util_vector_logic_2_0_synth_1/design_1_util_vector_logic_2_0.vds
# Journal file: /home/porterlu/block_design/block_design.runs/design_1_util_vector_logic_2_0_synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 4491.561 MHz, CPU Physical cores: 16, Host memory: 16743 MB
#-----------------------------------------------------------
source design_1_util_vector_logic_2_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_vector_logic_2_0
Command: synth_design -top design_1_util_vector_logic_2_0 -part xcku040-ffva1156-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 91998
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3096.410 ; gain = 373.801 ; free physical = 4845 ; free virtual = 7758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_2_0' [/home/porterlu/block_design/block_design.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/synth/design_1_util_vector_logic_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' [/home/porterlu/block_design/block_design.gen/sources_1/bd/design_1/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' (0#1) [/home/porterlu/block_design/block_design.gen/sources_1/bd/design_1/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_2_0' (0#1) [/home/porterlu/block_design/block_design.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/synth/design_1_util_vector_logic_2_0.v:53]
WARNING: [Synth 8-7129] Port Op2[7] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Op2[6] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Op2[5] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Op2[4] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Op2[3] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Op2[2] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Op2[1] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port Op2[0] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3166.316 ; gain = 443.707 ; free physical = 4748 ; free virtual = 7664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3181.160 ; gain = 458.551 ; free physical = 4746 ; free virtual = 7662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3181.160 ; gain = 458.551 ; free physical = 4746 ; free virtual = 7662
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.160 ; gain = 0.000 ; free physical = 4746 ; free virtual = 7662
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3257.066 ; gain = 0.000 ; free physical = 4726 ; free virtual = 7642
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3257.066 ; gain = 0.000 ; free physical = 4725 ; free virtual = 7641
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.066 ; gain = 534.457 ; free physical = 4541 ; free virtual = 7457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.066 ; gain = 534.457 ; free physical = 4540 ; free virtual = 7457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.066 ; gain = 534.457 ; free physical = 4540 ; free virtual = 7457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.066 ; gain = 534.457 ; free physical = 4537 ; free virtual = 7456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.066 ; gain = 534.457 ; free physical = 4529 ; free virtual = 7447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3284.527 ; gain = 561.918 ; free physical = 4454 ; free virtual = 7374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3284.527 ; gain = 561.918 ; free physical = 4454 ; free virtual = 7374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3294.543 ; gain = 571.934 ; free physical = 4445 ; free virtual = 7365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3308.418 ; gain = 585.809 ; free physical = 4421 ; free virtual = 7342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3308.418 ; gain = 585.809 ; free physical = 4421 ; free virtual = 7342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3308.418 ; gain = 585.809 ; free physical = 4421 ; free virtual = 7342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3308.418 ; gain = 585.809 ; free physical = 4421 ; free virtual = 7342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3308.418 ; gain = 585.809 ; free physical = 4421 ; free virtual = 7342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3308.418 ; gain = 585.809 ; free physical = 4421 ; free virtual = 7342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3308.418 ; gain = 585.809 ; free physical = 4421 ; free virtual = 7342
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3308.418 ; gain = 509.902 ; free physical = 4421 ; free virtual = 7341
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3308.426 ; gain = 585.809 ; free physical = 4421 ; free virtual = 7341
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3318.324 ; gain = 0.000 ; free physical = 4689 ; free virtual = 7610
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.105 ; gain = 0.000 ; free physical = 4666 ; free virtual = 7587
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 468a5f31
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3345.105 ; gain = 1201.688 ; free physical = 4666 ; free virtual = 7587
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2515.666; main = 2515.666; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3345.109; main = 3345.109; forked = 0.000
INFO: [Common 17-1381] The checkpoint '/home/porterlu/block_design/block_design.runs/design_1_util_vector_logic_2_0_synth_1/design_1_util_vector_logic_2_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_util_vector_logic_2_0, cache-ID = 9ce773cb6ae409ff
INFO: [Common 17-1381] The checkpoint '/home/porterlu/block_design/block_design.runs/design_1_util_vector_logic_2_0_synth_1/design_1_util_vector_logic_2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_util_vector_logic_2_0_utilization_synth.rpt -pb design_1_util_vector_logic_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 29 05:34:13 2023...
