#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000283d5bfa510 .scope module, "ALU_tb" "ALU_tb" 2 2;
 .timescale -9 -12;
v00000283d5bfd4f0_0 .var "A", 3 0;
v00000283d5bfa8f0_0 .var "B", 3 0;
v00000283d5bfa990_0 .var "opcode", 2 0;
v00000283d5bfaa30_0 .net "result", 3 0, v00000283d5bfd3b0_0;  1 drivers
v00000283d5bfaad0_0 .net "zero", 0 0, v00000283d5bfd450_0;  1 drivers
S_00000283d5bfd180 .scope module, "uut" "ALU" 2 8, 3 1 0, S_00000283d5bfa510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 4 "result";
    .port_info 4 /OUTPUT 1 "zero";
v00000283d5a53400_0 .net "A", 3 0, v00000283d5bfd4f0_0;  1 drivers
v00000283d5a53150_0 .net "B", 3 0, v00000283d5bfa8f0_0;  1 drivers
v00000283d5bfd310_0 .net "opcode", 2 0, v00000283d5bfa990_0;  1 drivers
v00000283d5bfd3b0_0 .var "result", 3 0;
v00000283d5bfd450_0 .var "zero", 0 0;
E_00000283d5bf8aa0 .event anyedge, v00000283d5bfd310_0, v00000283d5a53400_0, v00000283d5a53150_0, v00000283d5bfd3b0_0;
    .scope S_00000283d5bfd180;
T_0 ;
    %wait E_00000283d5bf8aa0;
    %load/vec4 v00000283d5bfd310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000283d5bfd3b0_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v00000283d5a53400_0;
    %load/vec4 v00000283d5a53150_0;
    %add;
    %store/vec4 v00000283d5bfd3b0_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v00000283d5a53400_0;
    %load/vec4 v00000283d5a53150_0;
    %sub;
    %store/vec4 v00000283d5bfd3b0_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v00000283d5a53400_0;
    %load/vec4 v00000283d5a53150_0;
    %and;
    %store/vec4 v00000283d5bfd3b0_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v00000283d5a53400_0;
    %load/vec4 v00000283d5a53150_0;
    %or;
    %store/vec4 v00000283d5bfd3b0_0, 0, 4;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v00000283d5a53400_0;
    %load/vec4 v00000283d5a53150_0;
    %xor;
    %store/vec4 v00000283d5bfd3b0_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v00000283d5a53400_0;
    %inv;
    %store/vec4 v00000283d5bfd3b0_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v00000283d5a53400_0;
    %load/vec4 v00000283d5a53150_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v00000283d5bfd3b0_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v00000283d5a53400_0;
    %load/vec4 v00000283d5a53150_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v00000283d5bfd3b0_0, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v00000283d5bfd3b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000283d5bfd450_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000283d5bfa510;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "outputs/alu.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000283d5bfa510 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000283d5bfd4f0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000283d5bfa8f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000283d5bfa990_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000283d5bfd4f0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000283d5bfa8f0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000283d5bfa990_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000283d5bfd4f0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000283d5bfa8f0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000283d5bfa990_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000283d5bfd4f0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000283d5bfa8f0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000283d5bfa990_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000283d5bfd4f0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000283d5bfa8f0_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000283d5bfa990_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000283d5bfd4f0_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000283d5bfa990_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000283d5bfd4f0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000283d5bfa8f0_0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000283d5bfa990_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000283d5bfd4f0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000283d5bfa8f0_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000283d5bfa990_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/testbench.v";
    "src/alu.v";
