/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [26:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [22:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [24:0] celloutsig_0_25z;
  wire [23:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [35:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [4:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~celloutsig_0_7z;
  assign celloutsig_0_4z = ~in_data[0];
  assign celloutsig_1_6z = ~((celloutsig_1_4z | celloutsig_1_2z[21]) & (celloutsig_1_5z | in_data[102]));
  assign celloutsig_1_12z = ~((celloutsig_1_0z[0] | celloutsig_1_0z[1]) & (celloutsig_1_6z | celloutsig_1_8z[2]));
  assign celloutsig_0_14z = ~((celloutsig_0_13z[1] | celloutsig_0_12z[2]) & (celloutsig_0_7z | celloutsig_0_10z[0]));
  assign celloutsig_0_0z = in_data[70:68] & in_data[42:40];
  assign celloutsig_0_10z = { celloutsig_0_8z[12], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z } & in_data[43:33];
  assign celloutsig_0_22z = celloutsig_0_19z[14:1] & { celloutsig_0_10z[10:6], celloutsig_0_11z[8:7], in_data[11:9], celloutsig_0_11z[3:0] };
  assign celloutsig_0_6z = { celloutsig_0_1z[3], 3'h0, celloutsig_0_5z, celloutsig_0_4z } == celloutsig_0_3z[21:13];
  assign celloutsig_0_33z = { celloutsig_0_8z[5:2], celloutsig_0_23z } == celloutsig_0_17z[16:12];
  assign celloutsig_0_36z = { celloutsig_0_25z[24:22], celloutsig_0_33z, celloutsig_0_30z } === celloutsig_0_27z[14:10];
  assign celloutsig_0_16z = { celloutsig_0_3z[20:16], celloutsig_0_15z, celloutsig_0_14z } === { celloutsig_0_13z[0], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[70:68] === in_data[29:27];
  assign celloutsig_0_23z = { celloutsig_0_9z[4:3], celloutsig_0_12z, celloutsig_0_2z } > { in_data[10:9], celloutsig_0_11z[3:0] };
  assign celloutsig_0_31z = celloutsig_0_3z[33:7] > { celloutsig_0_17z[24:0], celloutsig_0_30z, celloutsig_0_24z };
  assign celloutsig_0_24z = in_data[77:73] <= { celloutsig_0_17z[18:15], celloutsig_0_14z };
  assign celloutsig_1_4z = celloutsig_1_0z[0] & ~(in_data[135]);
  assign celloutsig_1_19z = celloutsig_1_9z[3] & ~(celloutsig_1_8z[0]);
  assign celloutsig_0_7z = celloutsig_0_5z[1] & ~(celloutsig_0_6z);
  assign celloutsig_0_18z = 1'h0 & ~(celloutsig_0_3z[16]);
  assign celloutsig_0_20z = celloutsig_0_2z & ~(celloutsig_0_5z[2]);
  assign celloutsig_0_5z = { celloutsig_0_1z[4:3], 2'h0 } % { 1'h1, celloutsig_0_1z[4:3], 1'h0 };
  assign celloutsig_1_18z = { celloutsig_1_3z[3:2], celloutsig_1_12z, celloutsig_1_5z } % { 1'h1, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[58:23] * { in_data[21:8], celloutsig_0_0z, celloutsig_0_1z[5:3], 3'h0, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z[5:3], 3'h0, celloutsig_0_0z };
  assign celloutsig_0_8z = - { in_data[49:44], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z[5:3], 3'h0 };
  assign celloutsig_0_27z = - { celloutsig_0_25z[21:1], celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[125:105] | { in_data[157:146], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { celloutsig_1_0z[0], celloutsig_1_0z, celloutsig_1_1z } | { in_data[106:103], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_2z[16:15], celloutsig_1_6z, celloutsig_1_0z } | { celloutsig_1_2z[3], celloutsig_1_8z };
  assign celloutsig_0_25z = { celloutsig_0_15z[5:2], celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_6z } | { celloutsig_0_10z[10:1], celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_21z = | celloutsig_0_5z;
  assign celloutsig_0_30z = | { celloutsig_0_8z[8:0], celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_39z = celloutsig_0_16z & celloutsig_0_22z[11];
  assign celloutsig_1_5z = celloutsig_1_1z[6] & in_data[128];
  assign celloutsig_1_3z = celloutsig_1_1z[13:1] >> in_data[110:98];
  assign celloutsig_0_9z = { celloutsig_0_8z[15:14], celloutsig_0_5z } >> { celloutsig_0_1z[5:3], 2'h0, celloutsig_0_7z };
  assign celloutsig_0_17z = { in_data[45:38], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_6z } >> { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_1z[5:3], 3'h0 };
  assign celloutsig_0_19z = { celloutsig_0_8z[16:11], celloutsig_0_13z, celloutsig_0_12z } >> { celloutsig_0_13z[12:2], celloutsig_0_1z[5:3], 3'h0, celloutsig_0_1z[5:3], 3'h0 };
  assign celloutsig_0_13z = { celloutsig_0_5z[2:0], celloutsig_0_10z } <<< celloutsig_0_3z[16:3];
  assign celloutsig_0_40z = { celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_7z } ^ { in_data[11:10], celloutsig_0_36z };
  assign celloutsig_0_15z = { celloutsig_0_12z[2], celloutsig_0_12z, celloutsig_0_12z } ^ { celloutsig_0_3z[34:29], celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[171:169];
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_8z = { celloutsig_1_3z[10:9], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_12z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_12z = in_data[86:84];
  assign celloutsig_0_1z[5:3] = in_data[62:60] ^ in_data[9:7];
  assign { celloutsig_0_11z[8:7], celloutsig_0_11z[3:0] } = { celloutsig_0_1z[4:3], celloutsig_0_5z } | { in_data[13:12], in_data[8:6], celloutsig_0_4z };
  assign celloutsig_0_11z[6:4] = in_data[11:9];
  assign celloutsig_0_1z[2:0] = 3'h0;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
