// Seed: 160847441
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  always @(posedge 1)
    if (1) begin
      id_5 <= id_1[1];
      if (1) begin
        #1;
      end else if (1) begin
        #(id_5);
      end
    end
endmodule
