{
    "config": {
      "items": [
        {
          "infra": {
            "name": "cips_ddr_pl_debug",
            "display": "CIPS DDR PL Debug",
            "revision": "1.0",
            "description": "A Versal example design that demostrates PL Debug along with CIPS and DDR",
            "company": "xilinx.com",
            "company_display": "Xilinx",
            "author": "vanitha",
            "contributors": [
              {
                "group": "Xilinx",
                "url": "www.xilinx.com"
              }
            ],
            "category": "Versal",
            "website": "www.xilinx.com",
            "is_active" : true, 
            "search-keywords": [
              "CIPS DDR PL Debug",
              "xilinx.com",
              "example"             
            ]
          }
        }
      ]
    },
    "_major" : 1,
    "_minor" : 0
}

