============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 12:47:32 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(167)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(187)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(188)
HDL-1007 : undeclared symbol 'pwm_a', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(275)
HDL-1007 : undeclared symbol 'pwm_b', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(275)
HDL-1007 : undeclared symbol 'pwm_c', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(275)
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.241202s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (45.3%)

RUN-1004 : used memory is 239 MB, reserved memory is 213 MB, peak memory is 242 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1053 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 6258 instances
RUN-0007 : 2339 luts, 2747 seqs, 725 mslices, 392 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 8030 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6002 nets have 2 pins
RUN-1001 : 1598 nets have [3 - 5] pins
RUN-1001 : 160 nets have [6 - 10] pins
RUN-1001 : 140 nets have [11 - 20] pins
RUN-1001 : 111 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     576     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1969     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  56   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 64
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6256 instances, 2339 luts, 2747 seqs, 1117 slices, 147 macros(1117 instances: 725 mslices 392 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1823 pins
PHY-0007 : Cell area utilization is 78%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 996152
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 78%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 678168, overlap = 123.594
PHY-3002 : Step(2): len = 633888, overlap = 152.062
PHY-3002 : Step(3): len = 443396, overlap = 203.062
PHY-3002 : Step(4): len = 400364, overlap = 230.031
PHY-3002 : Step(5): len = 354850, overlap = 238.562
PHY-3002 : Step(6): len = 306721, overlap = 250.375
PHY-3002 : Step(7): len = 287488, overlap = 265.969
PHY-3002 : Step(8): len = 262792, overlap = 283.969
PHY-3002 : Step(9): len = 242809, overlap = 288.781
PHY-3002 : Step(10): len = 223976, overlap = 307.656
PHY-3002 : Step(11): len = 205929, overlap = 322.125
PHY-3002 : Step(12): len = 183111, overlap = 331.875
PHY-3002 : Step(13): len = 176232, overlap = 337.188
PHY-3002 : Step(14): len = 174598, overlap = 338
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.06413e-05
PHY-3002 : Step(15): len = 174115, overlap = 314.406
PHY-3002 : Step(16): len = 175243, overlap = 317.469
PHY-3002 : Step(17): len = 180278, overlap = 283.906
PHY-3002 : Step(18): len = 184554, overlap = 267.531
PHY-3002 : Step(19): len = 183406, overlap = 266
PHY-3002 : Step(20): len = 185214, overlap = 265.812
PHY-3002 : Step(21): len = 181859, overlap = 263.594
PHY-3002 : Step(22): len = 180268, overlap = 260.25
PHY-3002 : Step(23): len = 180315, overlap = 246.188
PHY-3002 : Step(24): len = 175545, overlap = 236.5
PHY-3002 : Step(25): len = 173262, overlap = 229.469
PHY-3002 : Step(26): len = 171118, overlap = 223.969
PHY-3002 : Step(27): len = 166909, overlap = 225.688
PHY-3002 : Step(28): len = 164781, overlap = 217
PHY-3002 : Step(29): len = 162126, overlap = 215.812
PHY-3002 : Step(30): len = 161451, overlap = 215.219
PHY-3002 : Step(31): len = 158055, overlap = 207.906
PHY-3002 : Step(32): len = 156756, overlap = 200.469
PHY-3002 : Step(33): len = 156782, overlap = 198.125
PHY-3002 : Step(34): len = 153036, overlap = 193.875
PHY-3002 : Step(35): len = 152478, overlap = 183.719
PHY-3002 : Step(36): len = 152284, overlap = 180.531
PHY-3002 : Step(37): len = 148384, overlap = 176.531
PHY-3002 : Step(38): len = 147950, overlap = 185.812
PHY-3002 : Step(39): len = 148285, overlap = 185.188
PHY-3002 : Step(40): len = 146046, overlap = 180.625
PHY-3002 : Step(41): len = 144618, overlap = 180.5
PHY-3002 : Step(42): len = 145396, overlap = 175.438
PHY-3002 : Step(43): len = 144690, overlap = 176.094
PHY-3002 : Step(44): len = 144584, overlap = 173.469
PHY-3002 : Step(45): len = 142896, overlap = 176.562
PHY-3002 : Step(46): len = 141193, overlap = 186.969
PHY-3002 : Step(47): len = 141084, overlap = 186.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.12825e-05
PHY-3002 : Step(48): len = 141967, overlap = 182.875
PHY-3002 : Step(49): len = 142295, overlap = 179.844
PHY-3002 : Step(50): len = 142867, overlap = 177.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.99859e-05
PHY-3002 : Step(51): len = 145424, overlap = 171
PHY-3002 : Step(52): len = 146103, overlap = 168.938
PHY-3002 : Step(53): len = 149067, overlap = 146.469
PHY-3002 : Step(54): len = 152033, overlap = 142.281
PHY-3002 : Step(55): len = 151584, overlap = 143.906
PHY-3002 : Step(56): len = 152784, overlap = 142.75
PHY-3002 : Step(57): len = 154082, overlap = 139.344
PHY-3002 : Step(58): len = 153383, overlap = 139.781
PHY-3002 : Step(59): len = 153885, overlap = 136.812
PHY-3002 : Step(60): len = 155121, overlap = 134.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.99719e-05
PHY-3002 : Step(61): len = 156450, overlap = 133.156
PHY-3002 : Step(62): len = 157061, overlap = 132.844
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016571s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8030.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 219792, over cnt = 1105(10%), over = 6092, worst = 51
PHY-1001 : End global iterations;  0.495244s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (28.4%)

PHY-1001 : Congestion index: top1 = 93.26, top5 = 82.95, top10 = 74.40, top15 = 68.01.
PHY-3001 : End congestion estimation;  0.579542s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (27.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35119e-06
PHY-3002 : Step(63): len = 176009, overlap = 166.781
PHY-3002 : Step(64): len = 176053, overlap = 167.562
PHY-3002 : Step(65): len = 168010, overlap = 191.156
PHY-3002 : Step(66): len = 166701, overlap = 200.375
PHY-3002 : Step(67): len = 163269, overlap = 234.906
PHY-3002 : Step(68): len = 154534, overlap = 290.594
PHY-3002 : Step(69): len = 147188, overlap = 300.594
PHY-3002 : Step(70): len = 141495, overlap = 303.219
PHY-3002 : Step(71): len = 136605, overlap = 295.719
PHY-3002 : Step(72): len = 135497, overlap = 311.188
PHY-3002 : Step(73): len = 131990, overlap = 319.719
PHY-3002 : Step(74): len = 129650, overlap = 317.125
PHY-3002 : Step(75): len = 129512, overlap = 323.688
PHY-3002 : Step(76): len = 127984, overlap = 307.969
PHY-3002 : Step(77): len = 126684, overlap = 308.594
PHY-3002 : Step(78): len = 125173, overlap = 300.594
PHY-3002 : Step(79): len = 123740, overlap = 286.344
PHY-3002 : Step(80): len = 124420, overlap = 290.781
PHY-3002 : Step(81): len = 124721, overlap = 290.031
PHY-3002 : Step(82): len = 124346, overlap = 289.281
PHY-3002 : Step(83): len = 122426, overlap = 306.688
PHY-3002 : Step(84): len = 121104, overlap = 306.469
PHY-3002 : Step(85): len = 121623, overlap = 307.312
PHY-3002 : Step(86): len = 122051, overlap = 302.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.70238e-06
PHY-3002 : Step(87): len = 120660, overlap = 295.938
PHY-3002 : Step(88): len = 121355, overlap = 293.625
PHY-3002 : Step(89): len = 123998, overlap = 285.75
PHY-3002 : Step(90): len = 124813, overlap = 284.875
PHY-3002 : Step(91): len = 125123, overlap = 278.406
PHY-3002 : Step(92): len = 125819, overlap = 273.344
PHY-3002 : Step(93): len = 124864, overlap = 258.781
PHY-3002 : Step(94): len = 125254, overlap = 257.812
PHY-3002 : Step(95): len = 124087, overlap = 248
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.40475e-06
PHY-3002 : Step(96): len = 129425, overlap = 223.719
PHY-3002 : Step(97): len = 129425, overlap = 223.719
PHY-3002 : Step(98): len = 127550, overlap = 226.312
PHY-3002 : Step(99): len = 127550, overlap = 226.312
PHY-3002 : Step(100): len = 127513, overlap = 224.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.52169e-05
PHY-3002 : Step(101): len = 137359, overlap = 212.25
PHY-3002 : Step(102): len = 147913, overlap = 185.594
PHY-3002 : Step(103): len = 145552, overlap = 184
PHY-3002 : Step(104): len = 140305, overlap = 162.656
PHY-3002 : Step(105): len = 139358, overlap = 161.844
PHY-3002 : Step(106): len = 138494, overlap = 156.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.04338e-05
PHY-3002 : Step(107): len = 141385, overlap = 153.344
PHY-3002 : Step(108): len = 144894, overlap = 149.344
PHY-3002 : Step(109): len = 150053, overlap = 143.062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.08676e-05
PHY-3002 : Step(110): len = 151184, overlap = 139.625
PHY-3002 : Step(111): len = 158798, overlap = 139.031
PHY-3002 : Step(112): len = 160140, overlap = 151.781
PHY-3002 : Step(113): len = 162657, overlap = 142.344
PHY-3002 : Step(114): len = 163728, overlap = 138.719
PHY-3002 : Step(115): len = 161433, overlap = 128.812
PHY-3002 : Step(116): len = 159407, overlap = 122.312
PHY-3002 : Step(117): len = 158376, overlap = 122.438
PHY-3002 : Step(118): len = 159157, overlap = 120.812
PHY-3002 : Step(119): len = 159815, overlap = 118.406
PHY-3002 : Step(120): len = 160348, overlap = 115.812
PHY-3002 : Step(121): len = 159732, overlap = 114.719
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000121735
PHY-3002 : Step(122): len = 162137, overlap = 112.906
PHY-3002 : Step(123): len = 164449, overlap = 106.938
PHY-3002 : Step(124): len = 168071, overlap = 105.312
PHY-3002 : Step(125): len = 169807, overlap = 96.1562
PHY-3002 : Step(126): len = 171321, overlap = 98.4688
PHY-3002 : Step(127): len = 171982, overlap = 100.656
PHY-3002 : Step(128): len = 171685, overlap = 99.75
PHY-3002 : Step(129): len = 170063, overlap = 101.844
PHY-3002 : Step(130): len = 169612, overlap = 101.875
PHY-3002 : Step(131): len = 168156, overlap = 100.438
PHY-3002 : Step(132): len = 167299, overlap = 95.0625
PHY-3002 : Step(133): len = 166102, overlap = 96.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000234959
PHY-3002 : Step(134): len = 167946, overlap = 95.8438
PHY-3002 : Step(135): len = 170476, overlap = 100.844
PHY-3002 : Step(136): len = 172514, overlap = 100.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000434928
PHY-3002 : Step(137): len = 173501, overlap = 101.719
PHY-3002 : Step(138): len = 179431, overlap = 94
PHY-3002 : Step(139): len = 184090, overlap = 96.8125
PHY-3002 : Step(140): len = 185354, overlap = 97.7812
PHY-3002 : Step(141): len = 184395, overlap = 98.5312
PHY-3002 : Step(142): len = 183574, overlap = 80.0625
PHY-3002 : Step(143): len = 183155, overlap = 81.3125
PHY-3002 : Step(144): len = 182009, overlap = 79.2812
PHY-3002 : Step(145): len = 181509, overlap = 78.875
PHY-3002 : Step(146): len = 181438, overlap = 80.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000814712
PHY-3002 : Step(147): len = 182600, overlap = 77.9062
PHY-3002 : Step(148): len = 183780, overlap = 79.9062
PHY-3002 : Step(149): len = 185748, overlap = 78.7812
PHY-3002 : Step(150): len = 187854, overlap = 79.1562
PHY-3002 : Step(151): len = 188273, overlap = 79.375
PHY-3002 : Step(152): len = 188301, overlap = 79.4375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00135597
PHY-3002 : Step(153): len = 188659, overlap = 79.2188
PHY-3002 : Step(154): len = 189504, overlap = 78.8438
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 21/8030.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 221848, over cnt = 1052(9%), over = 5768, worst = 34
PHY-1001 : End global iterations;  0.495624s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (41.0%)

PHY-1001 : Congestion index: top1 = 88.33, top5 = 71.30, top10 = 63.58, top15 = 58.19.
PHY-3001 : End congestion estimation;  0.581655s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (40.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.69973e-05
PHY-3002 : Step(155): len = 183832, overlap = 284.25
PHY-3002 : Step(156): len = 181150, overlap = 236.719
PHY-3002 : Step(157): len = 177276, overlap = 252.406
PHY-3002 : Step(158): len = 174648, overlap = 262.469
PHY-3002 : Step(159): len = 169255, overlap = 245.562
PHY-3002 : Step(160): len = 167371, overlap = 246.375
PHY-3002 : Step(161): len = 163408, overlap = 256.656
PHY-3002 : Step(162): len = 161120, overlap = 256.312
PHY-3002 : Step(163): len = 159485, overlap = 248
PHY-3002 : Step(164): len = 156742, overlap = 251.125
PHY-3002 : Step(165): len = 155252, overlap = 247.312
PHY-3002 : Step(166): len = 153023, overlap = 270.969
PHY-3002 : Step(167): len = 151572, overlap = 279.531
PHY-3002 : Step(168): len = 150743, overlap = 259.25
PHY-3002 : Step(169): len = 150311, overlap = 266.844
PHY-3002 : Step(170): len = 147746, overlap = 281
PHY-3002 : Step(171): len = 147576, overlap = 280.25
PHY-3002 : Step(172): len = 147512, overlap = 271.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.39946e-05
PHY-3002 : Step(173): len = 148522, overlap = 261.969
PHY-3002 : Step(174): len = 149495, overlap = 256.219
PHY-3002 : Step(175): len = 150693, overlap = 248.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000170715
PHY-3002 : Step(176): len = 151843, overlap = 242.562
PHY-3002 : Step(177): len = 152587, overlap = 236.031
PHY-3002 : Step(178): len = 153539, overlap = 228.75
PHY-3002 : Step(179): len = 154549, overlap = 226.656
PHY-3002 : Step(180): len = 157604, overlap = 210.438
PHY-3002 : Step(181): len = 158895, overlap = 202.938
PHY-3002 : Step(182): len = 159315, overlap = 200.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00034143
PHY-3002 : Step(183): len = 160100, overlap = 198.625
PHY-3002 : Step(184): len = 160768, overlap = 198.781
PHY-3002 : Step(185): len = 161367, overlap = 199.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000552434
PHY-3002 : Step(186): len = 161739, overlap = 196.406
PHY-3002 : Step(187): len = 162898, overlap = 192.219
PHY-3002 : Step(188): len = 167232, overlap = 188.188
PHY-3002 : Step(189): len = 169937, overlap = 186.562
PHY-3002 : Step(190): len = 169899, overlap = 184.906
PHY-3002 : Step(191): len = 169402, overlap = 181
PHY-3002 : Step(192): len = 168761, overlap = 182.062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000893838
PHY-3002 : Step(193): len = 169034, overlap = 179.688
PHY-3002 : Step(194): len = 169413, overlap = 181.156
PHY-3002 : Step(195): len = 170082, overlap = 178.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00144623
PHY-3002 : Step(196): len = 170315, overlap = 177.938
PHY-3002 : Step(197): len = 171199, overlap = 174.656
PHY-3002 : Step(198): len = 173032, overlap = 165.5
PHY-3002 : Step(199): len = 173766, overlap = 167.719
PHY-3002 : Step(200): len = 173864, overlap = 167.875
PHY-3002 : Step(201): len = 173921, overlap = 167.719
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00234
PHY-3002 : Step(202): len = 174092, overlap = 168.125
PHY-3002 : Step(203): len = 174947, overlap = 169.438
PHY-3002 : Step(204): len = 175284, overlap = 167.469
PHY-3002 : Step(205): len = 175658, overlap = 167.969
PHY-3002 : Step(206): len = 175862, overlap = 167.969
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 167.97 peak overflow 2.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 197/8030.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 214240, over cnt = 1294(11%), over = 5649, worst = 21
PHY-1001 : End global iterations;  0.568225s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (35.7%)

PHY-1001 : Congestion index: top1 = 76.60, top5 = 65.52, top10 = 59.09, top15 = 55.24.
PHY-1001 : End incremental global routing;  0.646689s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (31.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31728, tnet num: 8028, tinst num: 6256, tnode num: 41992, tedge num: 54161.
TMR-2508 : Levelizing timing graph completed, there are 65 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.631610s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (34.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.415714s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (29.8%)

OPT-1001 : Current memory(MB): used = 344, reserve = 321, peak = 344.
OPT-1001 : End physical optimization;  1.480897s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (29.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2339 LUT to BLE ...
SYN-4008 : Packed 2339 LUT and 835 SEQ to BLE.
SYN-4003 : Packing 1912 remaining SEQ's ...
SYN-4005 : Packed 1352 SEQ with LUT/SLICE
SYN-4006 : 343 single LUT's are left
SYN-4006 : 560 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2899/4141 primitive instances ...
PHY-3001 : End packing;  0.419597s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (44.7%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2783 instances
RUN-1001 : 1364 mslices, 1364 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7282 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5297 nets have 2 pins
RUN-1001 : 1549 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 138 nets have [11 - 20] pins
RUN-1001 : 103 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : design contains 2781 instances, 2728 slices, 147 macros(1117 instances: 725 mslices 392 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1077 pins
PHY-3001 : Cell area utilization is 95%
PHY-3001 : After packing: Len = 179436, Over = 244.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3744/7282.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 225208, over cnt = 1253(11%), over = 3733, worst = 19
PHY-1002 : len = 246976, over cnt = 974(8%), over = 2041, worst = 14
PHY-1002 : len = 265000, over cnt = 580(5%), over = 919, worst = 14
PHY-1002 : len = 286664, over cnt = 87(0%), over = 87, worst = 1
PHY-1002 : len = 292648, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  1.597824s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (43.0%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 58.70, top10 = 55.83, top15 = 53.84.
PHY-3001 : End congestion estimation;  1.706798s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (43.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8413e-05
PHY-3002 : Step(207): len = 165431, overlap = 255
PHY-3002 : Step(208): len = 162572, overlap = 263
PHY-3002 : Step(209): len = 161075, overlap = 273.5
PHY-3002 : Step(210): len = 158817, overlap = 279
PHY-3002 : Step(211): len = 158014, overlap = 280.75
PHY-3002 : Step(212): len = 155308, overlap = 278.75
PHY-3002 : Step(213): len = 152104, overlap = 283.5
PHY-3002 : Step(214): len = 150976, overlap = 287.75
PHY-3002 : Step(215): len = 149245, overlap = 288.75
PHY-3002 : Step(216): len = 149029, overlap = 290.75
PHY-3002 : Step(217): len = 148448, overlap = 280.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.68261e-05
PHY-3002 : Step(218): len = 152378, overlap = 268.25
PHY-3002 : Step(219): len = 154329, overlap = 263.5
PHY-3002 : Step(220): len = 157131, overlap = 258.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.36521e-05
PHY-3002 : Step(221): len = 159835, overlap = 250
PHY-3002 : Step(222): len = 162145, overlap = 244.25
PHY-3002 : Step(223): len = 167635, overlap = 246
PHY-3002 : Step(224): len = 169852, overlap = 227.25
PHY-3002 : Step(225): len = 171055, overlap = 229.25
PHY-3002 : Step(226): len = 171749, overlap = 223.5
PHY-3002 : Step(227): len = 171638, overlap = 225.5
PHY-3002 : Step(228): len = 171506, overlap = 231
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000137609
PHY-3002 : Step(229): len = 174206, overlap = 224
PHY-3002 : Step(230): len = 177633, overlap = 217.25
PHY-3002 : Step(231): len = 178451, overlap = 213.5
PHY-3002 : Step(232): len = 178015, overlap = 205.5
PHY-3002 : Step(233): len = 177947, overlap = 207
PHY-3002 : Step(234): len = 178343, overlap = 207.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000222652
PHY-3002 : Step(235): len = 181191, overlap = 209.75
PHY-3002 : Step(236): len = 184657, overlap = 205
PHY-3002 : Step(237): len = 186286, overlap = 199.25
PHY-3002 : Step(238): len = 185970, overlap = 199.75
PHY-3002 : Step(239): len = 185824, overlap = 199
PHY-3002 : Step(240): len = 186229, overlap = 190.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00036025
PHY-3002 : Step(241): len = 188447, overlap = 191.75
PHY-3002 : Step(242): len = 190019, overlap = 192.5
PHY-3002 : Step(243): len = 193252, overlap = 190.5
PHY-3002 : Step(244): len = 196875, overlap = 186.75
PHY-3002 : Step(245): len = 196781, overlap = 184.5
PHY-3002 : Step(246): len = 196279, overlap = 181
PHY-3002 : Step(247): len = 195706, overlap = 170.5
PHY-3002 : Step(248): len = 195819, overlap = 169.25
PHY-3002 : Step(249): len = 196760, overlap = 168.5
PHY-3002 : Step(250): len = 197617, overlap = 166.75
PHY-3002 : Step(251): len = 198489, overlap = 170.5
PHY-3002 : Step(252): len = 199331, overlap = 173.5
PHY-3002 : Step(253): len = 199664, overlap = 165.25
PHY-3002 : Step(254): len = 199320, overlap = 168.5
PHY-3002 : Step(255): len = 199255, overlap = 164.75
PHY-3002 : Step(256): len = 199767, overlap = 169.75
PHY-3002 : Step(257): len = 200483, overlap = 176
PHY-3002 : Step(258): len = 200829, overlap = 177
PHY-3002 : Step(259): len = 201168, overlap = 176.25
PHY-3002 : Step(260): len = 201253, overlap = 178.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000672698
PHY-3002 : Step(261): len = 202230, overlap = 176.5
PHY-3002 : Step(262): len = 204212, overlap = 176.25
PHY-3002 : Step(263): len = 206731, overlap = 176.25
PHY-3002 : Step(264): len = 208095, overlap = 173
PHY-3002 : Step(265): len = 208278, overlap = 174
PHY-3002 : Step(266): len = 208221, overlap = 175
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00111879
PHY-3002 : Step(267): len = 208686, overlap = 175
PHY-3002 : Step(268): len = 210524, overlap = 172.5
PHY-3002 : Step(269): len = 213515, overlap = 175.25
PHY-3002 : Step(270): len = 214546, overlap = 175.75
PHY-3002 : Step(271): len = 214573, overlap = 174.5
PHY-3002 : Step(272): len = 214471, overlap = 175.75
PHY-3002 : Step(273): len = 214426, overlap = 176.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.207064s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (30.2%)

PHY-3001 : Trial Legalized: Len = 262581
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 160/7282.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 321448, over cnt = 1326(12%), over = 2346, worst = 9
PHY-1002 : len = 335160, over cnt = 781(7%), over = 1067, worst = 6
PHY-1002 : len = 346368, over cnt = 353(3%), over = 399, worst = 5
PHY-1002 : len = 354408, over cnt = 26(0%), over = 26, worst = 1
PHY-1002 : len = 356200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.445159s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (41.1%)

PHY-1001 : Congestion index: top1 = 60.90, top5 = 57.84, top10 = 55.34, top15 = 53.65.
PHY-3001 : End congestion estimation;  1.566979s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (40.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000277865
PHY-3002 : Step(274): len = 248595, overlap = 60.25
PHY-3002 : Step(275): len = 234009, overlap = 122.25
PHY-3002 : Step(276): len = 230261, overlap = 125.5
PHY-3002 : Step(277): len = 228266, overlap = 124.5
PHY-3002 : Step(278): len = 225857, overlap = 127.75
PHY-3002 : Step(279): len = 224056, overlap = 129.75
PHY-3002 : Step(280): len = 222432, overlap = 127.25
PHY-3002 : Step(281): len = 220910, overlap = 126.5
PHY-3002 : Step(282): len = 219433, overlap = 125.75
PHY-3002 : Step(283): len = 218329, overlap = 128.5
PHY-3002 : Step(284): len = 217501, overlap = 127.5
PHY-3002 : Step(285): len = 216932, overlap = 126.75
PHY-3002 : Step(286): len = 216486, overlap = 127
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000488425
PHY-3002 : Step(287): len = 217355, overlap = 125.5
PHY-3002 : Step(288): len = 218362, overlap = 119.25
PHY-3002 : Step(289): len = 219090, overlap = 119.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000837007
PHY-3002 : Step(290): len = 219459, overlap = 118.75
PHY-3002 : Step(291): len = 220259, overlap = 117.25
PHY-3002 : Step(292): len = 221319, overlap = 118.5
PHY-3002 : Step(293): len = 222440, overlap = 116.25
PHY-3002 : Step(294): len = 223187, overlap = 110.5
PHY-3002 : Step(295): len = 223649, overlap = 113.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.093472s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (50.1%)

PHY-3001 : Legalized: Len = 235718, Over = 0
PHY-3001 : Spreading special nets. 77 overflows in 930 tiles.
PHY-3001 : End spreading;  0.035544s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (44.0%)

PHY-3001 : 146 instances has been re-located, deltaX = 99, deltaY = 128, maxDist = 6.
PHY-3001 : Final: Len = 239909, Over = 0
RUN-1003 : finish command "place" in  18.186866s wall, 6.453125s user + 0.671875s system = 7.125000s CPU (39.2%)

RUN-1004 : used memory is 316 MB, reserved memory is 291 MB, peak memory is 346 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.176844s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (87.6%)

RUN-1004 : used memory is 310 MB, reserved memory is 288 MB, peak memory is 389 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2783 instances
RUN-1001 : 1364 mslices, 1364 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7282 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5297 nets have 2 pins
RUN-1001 : 1549 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 138 nets have [11 - 20] pins
RUN-1001 : 103 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27240, tnet num: 7280, tinst num: 2781, tnode num: 34427, tedge num: 48098.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1364 mslices, 1364 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7280 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3276 clock pins, and constraint 7185 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 295584, over cnt = 1335(12%), over = 2361, worst = 8
PHY-1002 : len = 309496, over cnt = 813(7%), over = 1103, worst = 6
PHY-1002 : len = 316768, over cnt = 475(4%), over = 642, worst = 6
PHY-1002 : len = 331320, over cnt = 27(0%), over = 27, worst = 1
PHY-1002 : len = 333528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.521193s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (46.2%)

PHY-1001 : Congestion index: top1 = 60.90, top5 = 57.02, top10 = 54.43, top15 = 52.55.
PHY-1001 : End global routing;  1.645031s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (45.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 405, reserve = 382, peak = 405.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 491, reserve = 469, peak = 491.
PHY-1001 : End build detailed router design. 1.950746s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (31.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 93800, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.478357s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.2%)

PHY-1001 : Current memory(MB): used = 503, reserve = 482, peak = 503.
PHY-1001 : End phase 1; 0.480218s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 795144, over cnt = 1922(0%), over = 1951, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 505, reserve = 484, peak = 505.
PHY-1001 : End initial routed; 7.544181s wall, 3.593750s user + 0.078125s system = 3.671875s CPU (48.7%)

PHY-1001 : Current memory(MB): used = 505, reserve = 484, peak = 505.
PHY-1001 : End phase 2; 7.544234s wall, 3.593750s user + 0.078125s system = 3.671875s CPU (48.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 726856, over cnt = 882(0%), over = 883, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.365938s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (40.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 712784, over cnt = 347(0%), over = 347, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.375594s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (45.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 715480, over cnt = 89(0%), over = 89, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.627223s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (44.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 717416, over cnt = 33(0%), over = 33, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.376776s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (41.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 719104, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.305291s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (30.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 719656, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.255550s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (73.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 719840, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.321652s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (58.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 719872, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.060506s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 719832, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.063638s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.1%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 719864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.051874s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (30.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 412 feed throughs used by 244 nets
PHY-1001 : End commit to database; 1.010348s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (40.2%)

PHY-1001 : Current memory(MB): used = 542, reserve = 522, peak = 542.
PHY-1001 : End phase 3; 8.895980s wall, 3.796875s user + 0.031250s system = 3.828125s CPU (43.0%)

PHY-1003 : Routed, final wirelength = 719864
PHY-1001 : Current memory(MB): used = 544, reserve = 524, peak = 544.
PHY-1001 : End export database. 0.019266s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.1%)

PHY-1001 : End detail routing;  19.043246s wall, 8.250000s user + 0.125000s system = 8.375000s CPU (44.0%)

RUN-1003 : finish command "route" in  21.772831s wall, 9.421875s user + 0.156250s system = 9.578125s CPU (44.0%)

RUN-1004 : used memory is 459 MB, reserved memory is 445 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     4616   out of   5824   79.26%
#reg                     2756   out of   5824   47.32%
#le                      5176
  #lut only              2420   out of   5176   46.75%
  #reg only               560   out of   5176   10.82%
  #lut&reg               2196   out of   5176   42.43%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                  971
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                  654
#3        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               lslice             u_ahb_foc_controller/O_ahb_hrdata_b[31]_syn_113.q0    17
#4        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                    1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |5176   |3499    |1117    |2766    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |5004   |3413    |1031    |2731    |11      |10      |
|    u_foc_controller      |foc_controller     |3954   |2587    |1031    |1726    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |144    |92      |28      |76      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |317    |205     |110     |96      |0       |0       |
|        u_as5600_read     |i2c_register_read  |239    |157     |82      |67      |0       |0       |
|      u_foc_top           |foc_top            |2761   |1881    |750     |1086    |11      |10      |
|        u_cartesian2polar |cartesian2polar    |566    |468     |98      |224     |8       |0       |
|        u_clark_tr        |clark_tr           |153    |58      |42      |91      |0       |0       |
|        u_id_pi           |pi_controller      |636    |397     |223     |203     |0       |3       |
|        u_iq_pi           |pi_controller      |630    |384     |223     |199     |0       |3       |
|        u_park_tr         |park_tr            |196    |150     |44      |89      |2       |4       |
|          u_sincos        |sincos             |134    |107     |26      |59      |2       |0       |
|        u_svpwm           |svpwm              |455    |328     |95      |202     |1       |0       |
|      u_hall_encoder      |hall_encoder       |732    |409     |143     |468     |0       |0       |
|        u_divider         |Divider            |98     |78      |18      |61      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5276  
    #2          2       897   
    #3          3       562   
    #4          4        89   
    #5        5-10      206   
    #6        11-50     202   
    #7       51-100      10   
    #8       101-500     9    
    #9        >500       1    
  Average     2.52            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.404957s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (81.2%)

RUN-1004 : used memory is 472 MB, reserved memory is 457 MB, peak memory is 544 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2781
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7282, pip num: 62291
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 412
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1135 valid insts, and 179986 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.275555s wall, 24.843750s user + 0.234375s system = 25.078125s CPU (586.5%)

RUN-1004 : used memory is 461 MB, reserved memory is 443 MB, peak memory is 642 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_124732.log"
