<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Universal Asynchronous Receiver Transmitter</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Universal Asynchronous Receiver Transmitter<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html">Uart</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> hardware registers.  <a href="struct_uart.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab2193c2bb327b5df1c99da7956a07031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gab2193c2bb327b5df1c99da7956a07031">UART_CR_RSTRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gab2193c2bb327b5df1c99da7956a07031"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Reset Receiver  <a href="#gab2193c2bb327b5df1c99da7956a07031">More...</a><br /></td></tr>
<tr class="separator:gab2193c2bb327b5df1c99da7956a07031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb048d2ffec0172e0845678f564a1b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gadb048d2ffec0172e0845678f564a1b4a">UART_CR_RSTTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gadb048d2ffec0172e0845678f564a1b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Reset Transmitter  <a href="#gadb048d2ffec0172e0845678f564a1b4a">More...</a><br /></td></tr>
<tr class="separator:gadb048d2ffec0172e0845678f564a1b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c00b17618413c54bda1d45350afb693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga5c00b17618413c54bda1d45350afb693">UART_CR_RXEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5c00b17618413c54bda1d45350afb693"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Receiver Enable  <a href="#ga5c00b17618413c54bda1d45350afb693">More...</a><br /></td></tr>
<tr class="separator:ga5c00b17618413c54bda1d45350afb693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc6e9b08440c7c0c79312f16b66b5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga8fc6e9b08440c7c0c79312f16b66b5a8">UART_CR_RXDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga8fc6e9b08440c7c0c79312f16b66b5a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Receiver Disable  <a href="#ga8fc6e9b08440c7c0c79312f16b66b5a8">More...</a><br /></td></tr>
<tr class="separator:ga8fc6e9b08440c7c0c79312f16b66b5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a305762b980c740221e6ead8d8aee87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga8a305762b980c740221e6ead8d8aee87">UART_CR_TXEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga8a305762b980c740221e6ead8d8aee87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Transmitter Enable  <a href="#ga8a305762b980c740221e6ead8d8aee87">More...</a><br /></td></tr>
<tr class="separator:ga8a305762b980c740221e6ead8d8aee87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab822b68f656ad659006963366cd63ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gab822b68f656ad659006963366cd63ce1">UART_CR_TXDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab822b68f656ad659006963366cd63ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Transmitter Disable  <a href="#gab822b68f656ad659006963366cd63ce1">More...</a><br /></td></tr>
<tr class="separator:gab822b68f656ad659006963366cd63ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3208ecbd03dcec5be5637b0b4e117ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gac3208ecbd03dcec5be5637b0b4e117ab">UART_CR_RSTSTA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gac3208ecbd03dcec5be5637b0b4e117ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_CR) Reset Status Bits  <a href="#gac3208ecbd03dcec5be5637b0b4e117ab">More...</a><br /></td></tr>
<tr class="separator:gac3208ecbd03dcec5be5637b0b4e117ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb97930851d207741b391ee435edf0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gadb97930851d207741b391ee435edf0de">UART_MR_PAR_Pos</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gadb97930851d207741b391ee435edf0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6472604aeb31778a318a83233c4d8608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga6472604aeb31778a318a83233c4d8608">UART_MR_PAR_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; UART_MR_PAR_Pos)</td></tr>
<tr class="memdesc:ga6472604aeb31778a318a83233c4d8608"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Parity Type  <a href="#ga6472604aeb31778a318a83233c4d8608">More...</a><br /></td></tr>
<tr class="separator:ga6472604aeb31778a318a83233c4d8608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e1dbcc23c373c5f04c6ab379358667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga58e1dbcc23c373c5f04c6ab379358667">UART_MR_PAR_EVEN</a>&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga58e1dbcc23c373c5f04c6ab379358667"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Even parity  <a href="#ga58e1dbcc23c373c5f04c6ab379358667">More...</a><br /></td></tr>
<tr class="separator:ga58e1dbcc23c373c5f04c6ab379358667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c07ddf3d0b3b5ff6a5da3deb16305c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga8c07ddf3d0b3b5ff6a5da3deb16305c1">UART_MR_PAR_ODD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga8c07ddf3d0b3b5ff6a5da3deb16305c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Odd parity  <a href="#ga8c07ddf3d0b3b5ff6a5da3deb16305c1">More...</a><br /></td></tr>
<tr class="separator:ga8c07ddf3d0b3b5ff6a5da3deb16305c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga317b78316846e62f55091f9efd658ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga317b78316846e62f55091f9efd658ba7">UART_MR_PAR_SPACE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga317b78316846e62f55091f9efd658ba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Space: parity forced to 0  <a href="#ga317b78316846e62f55091f9efd658ba7">More...</a><br /></td></tr>
<tr class="separator:ga317b78316846e62f55091f9efd658ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad544c514b6bd05c616ea9d470b96a72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gad544c514b6bd05c616ea9d470b96a72f">UART_MR_PAR_MARK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gad544c514b6bd05c616ea9d470b96a72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Mark: parity forced to 1  <a href="#gad544c514b6bd05c616ea9d470b96a72f">More...</a><br /></td></tr>
<tr class="separator:gad544c514b6bd05c616ea9d470b96a72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf355d1f016ec0085bc24f4ad2b31bd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaf355d1f016ec0085bc24f4ad2b31bd30">UART_MR_PAR_NO</a>&#160;&#160;&#160;(0x4u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaf355d1f016ec0085bc24f4ad2b31bd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) No parity  <a href="#gaf355d1f016ec0085bc24f4ad2b31bd30">More...</a><br /></td></tr>
<tr class="separator:gaf355d1f016ec0085bc24f4ad2b31bd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe17e107662fa9f0d34d964911eb4bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gadbe17e107662fa9f0d34d964911eb4bb">UART_MR_CHMODE_Pos</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gadbe17e107662fa9f0d34d964911eb4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c24ca9b88ad0fcc45c6525705d23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaae4c24ca9b88ad0fcc45c6525705d23c">UART_MR_CHMODE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; UART_MR_CHMODE_Pos)</td></tr>
<tr class="memdesc:gaae4c24ca9b88ad0fcc45c6525705d23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Channel Mode  <a href="#gaae4c24ca9b88ad0fcc45c6525705d23c">More...</a><br /></td></tr>
<tr class="separator:gaae4c24ca9b88ad0fcc45c6525705d23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2761793c6a7ac89444965deb9147b9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga2761793c6a7ac89444965deb9147b9c7">UART_MR_CHMODE_NORMAL</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga2761793c6a7ac89444965deb9147b9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Normal Mode  <a href="#ga2761793c6a7ac89444965deb9147b9c7">More...</a><br /></td></tr>
<tr class="separator:ga2761793c6a7ac89444965deb9147b9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7e86c1dbd250fe7a0edd0a0bf712d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga3e7e86c1dbd250fe7a0edd0a0bf712d1">UART_MR_CHMODE_AUTOMATIC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga3e7e86c1dbd250fe7a0edd0a0bf712d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Automatic Echo  <a href="#ga3e7e86c1dbd250fe7a0edd0a0bf712d1">More...</a><br /></td></tr>
<tr class="separator:ga3e7e86c1dbd250fe7a0edd0a0bf712d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdee7be5b1c4193e9b5db7a4470af3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaccdee7be5b1c4193e9b5db7a4470af3d">UART_MR_CHMODE_LOCAL_LOOPBACK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaccdee7be5b1c4193e9b5db7a4470af3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Local Loopback  <a href="#gaccdee7be5b1c4193e9b5db7a4470af3d">More...</a><br /></td></tr>
<tr class="separator:gaccdee7be5b1c4193e9b5db7a4470af3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8418adfee235ea37e74a0d9222724c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga8418adfee235ea37e74a0d9222724c13">UART_MR_CHMODE_REMOTE_LOOPBACK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga8418adfee235ea37e74a0d9222724c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_MR) Remote Loopback  <a href="#ga8418adfee235ea37e74a0d9222724c13">More...</a><br /></td></tr>
<tr class="separator:ga8418adfee235ea37e74a0d9222724c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91205d0a3bd44a7b29497c1035725f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gae91205d0a3bd44a7b29497c1035725f5">UART_IER_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae91205d0a3bd44a7b29497c1035725f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable RXRDY Interrupt  <a href="#gae91205d0a3bd44a7b29497c1035725f5">More...</a><br /></td></tr>
<tr class="separator:gae91205d0a3bd44a7b29497c1035725f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7442c681ca6f58db5bfa79fa74942bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga7442c681ca6f58db5bfa79fa74942bc1">UART_IER_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga7442c681ca6f58db5bfa79fa74942bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable TXRDY Interrupt  <a href="#ga7442c681ca6f58db5bfa79fa74942bc1">More...</a><br /></td></tr>
<tr class="separator:ga7442c681ca6f58db5bfa79fa74942bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0035b86bd77cd0773d14164fb030828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gad0035b86bd77cd0773d14164fb030828">UART_IER_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gad0035b86bd77cd0773d14164fb030828"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable End of Receive Transfer Interrupt  <a href="#gad0035b86bd77cd0773d14164fb030828">More...</a><br /></td></tr>
<tr class="separator:gad0035b86bd77cd0773d14164fb030828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69cf2f4ded77a2f01f0d8fd60931477e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga69cf2f4ded77a2f01f0d8fd60931477e">UART_IER_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga69cf2f4ded77a2f01f0d8fd60931477e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable End of Transmit Interrupt  <a href="#ga69cf2f4ded77a2f01f0d8fd60931477e">More...</a><br /></td></tr>
<tr class="separator:ga69cf2f4ded77a2f01f0d8fd60931477e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173a502ba67a72b18825ac86c9d4ab2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga173a502ba67a72b18825ac86c9d4ab2d">UART_IER_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga173a502ba67a72b18825ac86c9d4ab2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Overrun Error Interrupt  <a href="#ga173a502ba67a72b18825ac86c9d4ab2d">More...</a><br /></td></tr>
<tr class="separator:ga173a502ba67a72b18825ac86c9d4ab2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b48d18e45d9044a4b3f05a4cafa2f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga7b48d18e45d9044a4b3f05a4cafa2f47">UART_IER_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga7b48d18e45d9044a4b3f05a4cafa2f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Framing Error Interrupt  <a href="#ga7b48d18e45d9044a4b3f05a4cafa2f47">More...</a><br /></td></tr>
<tr class="separator:ga7b48d18e45d9044a4b3f05a4cafa2f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9ba611c50f7b0bfe1cc1ce07abdbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gacc9ba611c50f7b0bfe1cc1ce07abdbc7">UART_IER_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gacc9ba611c50f7b0bfe1cc1ce07abdbc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Parity Error Interrupt  <a href="#gacc9ba611c50f7b0bfe1cc1ce07abdbc7">More...</a><br /></td></tr>
<tr class="separator:gacc9ba611c50f7b0bfe1cc1ce07abdbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb01f4aeae498bfbf583c41acfbd778a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gafb01f4aeae498bfbf583c41acfbd778a">UART_IER_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gafb01f4aeae498bfbf583c41acfbd778a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable TXEMPTY Interrupt  <a href="#gafb01f4aeae498bfbf583c41acfbd778a">More...</a><br /></td></tr>
<tr class="separator:gafb01f4aeae498bfbf583c41acfbd778a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d77269c182d6f711a41ba4cdb4358e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga76d77269c182d6f711a41ba4cdb4358e">UART_IER_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga76d77269c182d6f711a41ba4cdb4358e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Buffer Empty Interrupt  <a href="#ga76d77269c182d6f711a41ba4cdb4358e">More...</a><br /></td></tr>
<tr class="separator:ga76d77269c182d6f711a41ba4cdb4358e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a595ad6957b1c916ce5da3a3e74c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaa2a595ad6957b1c916ce5da3a3e74c56">UART_IER_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaa2a595ad6957b1c916ce5da3a3e74c56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IER) Enable Buffer Full Interrupt  <a href="#gaa2a595ad6957b1c916ce5da3a3e74c56">More...</a><br /></td></tr>
<tr class="separator:gaa2a595ad6957b1c916ce5da3a3e74c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444de2ead3afe527844d4f09a5f261d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga444de2ead3afe527844d4f09a5f261d7">UART_IDR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga444de2ead3afe527844d4f09a5f261d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable RXRDY Interrupt  <a href="#ga444de2ead3afe527844d4f09a5f261d7">More...</a><br /></td></tr>
<tr class="separator:ga444de2ead3afe527844d4f09a5f261d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d2b444a3c078333a81dc83eb3858fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gab9d2b444a3c078333a81dc83eb3858fa">UART_IDR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gab9d2b444a3c078333a81dc83eb3858fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable TXRDY Interrupt  <a href="#gab9d2b444a3c078333a81dc83eb3858fa">More...</a><br /></td></tr>
<tr class="separator:gab9d2b444a3c078333a81dc83eb3858fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabefac3374b2ccfce6c16b4b2188225c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gabefac3374b2ccfce6c16b4b2188225c2">UART_IDR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gabefac3374b2ccfce6c16b4b2188225c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable End of Receive Transfer Interrupt  <a href="#gabefac3374b2ccfce6c16b4b2188225c2">More...</a><br /></td></tr>
<tr class="separator:gabefac3374b2ccfce6c16b4b2188225c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a66ff73c9177d8997b72f9554c6d51f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga5a66ff73c9177d8997b72f9554c6d51f">UART_IDR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5a66ff73c9177d8997b72f9554c6d51f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable End of Transmit Interrupt  <a href="#ga5a66ff73c9177d8997b72f9554c6d51f">More...</a><br /></td></tr>
<tr class="separator:ga5a66ff73c9177d8997b72f9554c6d51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a2a8e703f4c639df2f6f9dce347f75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga7a2a8e703f4c639df2f6f9dce347f75d">UART_IDR_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga7a2a8e703f4c639df2f6f9dce347f75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Overrun Error Interrupt  <a href="#ga7a2a8e703f4c639df2f6f9dce347f75d">More...</a><br /></td></tr>
<tr class="separator:ga7a2a8e703f4c639df2f6f9dce347f75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad215eb6408b38155430ac6698bfb52ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gad215eb6408b38155430ac6698bfb52ff">UART_IDR_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gad215eb6408b38155430ac6698bfb52ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Framing Error Interrupt  <a href="#gad215eb6408b38155430ac6698bfb52ff">More...</a><br /></td></tr>
<tr class="separator:gad215eb6408b38155430ac6698bfb52ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ea9f957abb40e20caf13095c4b76fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga57ea9f957abb40e20caf13095c4b76fe">UART_IDR_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga57ea9f957abb40e20caf13095c4b76fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Parity Error Interrupt  <a href="#ga57ea9f957abb40e20caf13095c4b76fe">More...</a><br /></td></tr>
<tr class="separator:ga57ea9f957abb40e20caf13095c4b76fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ed1f29d4531264d6986ed673b09445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga94ed1f29d4531264d6986ed673b09445">UART_IDR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga94ed1f29d4531264d6986ed673b09445"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable TXEMPTY Interrupt  <a href="#ga94ed1f29d4531264d6986ed673b09445">More...</a><br /></td></tr>
<tr class="separator:ga94ed1f29d4531264d6986ed673b09445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff146cf4c6bf37df6c52a1968fe387f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gafff146cf4c6bf37df6c52a1968fe387f">UART_IDR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gafff146cf4c6bf37df6c52a1968fe387f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Buffer Empty Interrupt  <a href="#gafff146cf4c6bf37df6c52a1968fe387f">More...</a><br /></td></tr>
<tr class="separator:gafff146cf4c6bf37df6c52a1968fe387f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564b4ee1b0ad6a4f131fd88604b0754b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga564b4ee1b0ad6a4f131fd88604b0754b">UART_IDR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga564b4ee1b0ad6a4f131fd88604b0754b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IDR) Disable Buffer Full Interrupt  <a href="#ga564b4ee1b0ad6a4f131fd88604b0754b">More...</a><br /></td></tr>
<tr class="separator:ga564b4ee1b0ad6a4f131fd88604b0754b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd034049fe946b9f5c0621371cb3d679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gadd034049fe946b9f5c0621371cb3d679">UART_IMR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gadd034049fe946b9f5c0621371cb3d679"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask RXRDY Interrupt  <a href="#gadd034049fe946b9f5c0621371cb3d679">More...</a><br /></td></tr>
<tr class="separator:gadd034049fe946b9f5c0621371cb3d679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e5fea302bac49877aec951e51e9b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaa2e5fea302bac49877aec951e51e9b0c">UART_IMR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaa2e5fea302bac49877aec951e51e9b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Disable TXRDY Interrupt  <a href="#gaa2e5fea302bac49877aec951e51e9b0c">More...</a><br /></td></tr>
<tr class="separator:gaa2e5fea302bac49877aec951e51e9b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47198ddadf0afd8e33b5348a18811692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga47198ddadf0afd8e33b5348a18811692">UART_IMR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga47198ddadf0afd8e33b5348a18811692"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask End of Receive Transfer Interrupt  <a href="#ga47198ddadf0afd8e33b5348a18811692">More...</a><br /></td></tr>
<tr class="separator:ga47198ddadf0afd8e33b5348a18811692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ad630ad82e95b994e08cd7196df7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gae3ad630ad82e95b994e08cd7196df7a3">UART_IMR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae3ad630ad82e95b994e08cd7196df7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask End of Transmit Interrupt  <a href="#gae3ad630ad82e95b994e08cd7196df7a3">More...</a><br /></td></tr>
<tr class="separator:gae3ad630ad82e95b994e08cd7196df7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82ecc6b26ab61b19a3429c3c6e5db9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaa82ecc6b26ab61b19a3429c3c6e5db9d">UART_IMR_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaa82ecc6b26ab61b19a3429c3c6e5db9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask Overrun Error Interrupt  <a href="#gaa82ecc6b26ab61b19a3429c3c6e5db9d">More...</a><br /></td></tr>
<tr class="separator:gaa82ecc6b26ab61b19a3429c3c6e5db9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e344ba0f5ba7b6260231fd76e930139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga8e344ba0f5ba7b6260231fd76e930139">UART_IMR_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga8e344ba0f5ba7b6260231fd76e930139"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask Framing Error Interrupt  <a href="#ga8e344ba0f5ba7b6260231fd76e930139">More...</a><br /></td></tr>
<tr class="separator:ga8e344ba0f5ba7b6260231fd76e930139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e99651b173e6d5068be7926e28f446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaa0e99651b173e6d5068be7926e28f446">UART_IMR_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa0e99651b173e6d5068be7926e28f446"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask Parity Error Interrupt  <a href="#gaa0e99651b173e6d5068be7926e28f446">More...</a><br /></td></tr>
<tr class="separator:gaa0e99651b173e6d5068be7926e28f446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab691d22dc36d8eb128e61dd8fbc10bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gab691d22dc36d8eb128e61dd8fbc10bd4">UART_IMR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gab691d22dc36d8eb128e61dd8fbc10bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask TXEMPTY Interrupt  <a href="#gab691d22dc36d8eb128e61dd8fbc10bd4">More...</a><br /></td></tr>
<tr class="separator:gab691d22dc36d8eb128e61dd8fbc10bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485c739b8d0ae4ecc45f7318e32fd4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga485c739b8d0ae4ecc45f7318e32fd4be">UART_IMR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga485c739b8d0ae4ecc45f7318e32fd4be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask TXBUFE Interrupt  <a href="#ga485c739b8d0ae4ecc45f7318e32fd4be">More...</a><br /></td></tr>
<tr class="separator:ga485c739b8d0ae4ecc45f7318e32fd4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4475be35b13fa457a582185baf7784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gacf4475be35b13fa457a582185baf7784">UART_IMR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gacf4475be35b13fa457a582185baf7784"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_IMR) Mask RXBUFF Interrupt  <a href="#gacf4475be35b13fa457a582185baf7784">More...</a><br /></td></tr>
<tr class="separator:gacf4475be35b13fa457a582185baf7784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144517d950871c354322cafadf8a656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga144517d950871c354322cafadf8a656e">UART_SR_RXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga144517d950871c354322cafadf8a656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Receiver Ready  <a href="#ga144517d950871c354322cafadf8a656e">More...</a><br /></td></tr>
<tr class="separator:ga144517d950871c354322cafadf8a656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce32ca7b40e0f97c1c9893069aeba09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga3ce32ca7b40e0f97c1c9893069aeba09">UART_SR_TXRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga3ce32ca7b40e0f97c1c9893069aeba09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Transmitter Ready  <a href="#ga3ce32ca7b40e0f97c1c9893069aeba09">More...</a><br /></td></tr>
<tr class="separator:ga3ce32ca7b40e0f97c1c9893069aeba09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d01c682edb834347d17b048a8560a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gac7d01c682edb834347d17b048a8560a9">UART_SR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac7d01c682edb834347d17b048a8560a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) End of Receiver Transfer  <a href="#gac7d01c682edb834347d17b048a8560a9">More...</a><br /></td></tr>
<tr class="separator:gac7d01c682edb834347d17b048a8560a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866882a28b167c7836f1dd4891de1348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga866882a28b167c7836f1dd4891de1348">UART_SR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga866882a28b167c7836f1dd4891de1348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) End of Transmitter Transfer  <a href="#ga866882a28b167c7836f1dd4891de1348">More...</a><br /></td></tr>
<tr class="separator:ga866882a28b167c7836f1dd4891de1348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dea3a99cae075ae43e33867451246f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga0dea3a99cae075ae43e33867451246f3">UART_SR_OVRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga0dea3a99cae075ae43e33867451246f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Overrun Error  <a href="#ga0dea3a99cae075ae43e33867451246f3">More...</a><br /></td></tr>
<tr class="separator:ga0dea3a99cae075ae43e33867451246f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41ad9c2fa5c5be16c53b845917b48e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gad41ad9c2fa5c5be16c53b845917b48e0">UART_SR_FRAME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gad41ad9c2fa5c5be16c53b845917b48e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Framing Error  <a href="#gad41ad9c2fa5c5be16c53b845917b48e0">More...</a><br /></td></tr>
<tr class="separator:gad41ad9c2fa5c5be16c53b845917b48e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937c55851deda799bb2f2ee96e6fd81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga937c55851deda799bb2f2ee96e6fd81b">UART_SR_PARE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga937c55851deda799bb2f2ee96e6fd81b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Parity Error  <a href="#ga937c55851deda799bb2f2ee96e6fd81b">More...</a><br /></td></tr>
<tr class="separator:ga937c55851deda799bb2f2ee96e6fd81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c2d147ce2624a3f11c45d2051828af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gab3c2d147ce2624a3f11c45d2051828af">UART_SR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gab3c2d147ce2624a3f11c45d2051828af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Transmitter Empty  <a href="#gab3c2d147ce2624a3f11c45d2051828af">More...</a><br /></td></tr>
<tr class="separator:gab3c2d147ce2624a3f11c45d2051828af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c5eb0ac470b0f7f443e73644dfb1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga09c5eb0ac470b0f7f443e73644dfb1ab">UART_SR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga09c5eb0ac470b0f7f443e73644dfb1ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Transmission Buffer Empty  <a href="#ga09c5eb0ac470b0f7f443e73644dfb1ab">More...</a><br /></td></tr>
<tr class="separator:ga09c5eb0ac470b0f7f443e73644dfb1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1276ea3454fbdd33fcf99436db93506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gad1276ea3454fbdd33fcf99436db93506">UART_SR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad1276ea3454fbdd33fcf99436db93506"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_SR) Receive Buffer Full  <a href="#gad1276ea3454fbdd33fcf99436db93506">More...</a><br /></td></tr>
<tr class="separator:gad1276ea3454fbdd33fcf99436db93506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f6c82f55b0652c7200494c2ab2b271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga28f6c82f55b0652c7200494c2ab2b271">UART_RHR_RXCHR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga28f6c82f55b0652c7200494c2ab2b271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba17d1d8d32862be836e832b08b8a269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaba17d1d8d32862be836e832b08b8a269">UART_RHR_RXCHR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; UART_RHR_RXCHR_Pos)</td></tr>
<tr class="memdesc:gaba17d1d8d32862be836e832b08b8a269"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RHR) Received Character  <a href="#gaba17d1d8d32862be836e832b08b8a269">More...</a><br /></td></tr>
<tr class="separator:gaba17d1d8d32862be836e832b08b8a269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576a896cd32287d9b6c3b8d19a70b6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga576a896cd32287d9b6c3b8d19a70b6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81879da01aac4e5cf429e9707ab48983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga81879da01aac4e5cf429e9707ab48983">UART_THR_TXCHR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; UART_THR_TXCHR_Pos)</td></tr>
<tr class="memdesc:ga81879da01aac4e5cf429e9707ab48983"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_THR) Character to be Transmitted  <a href="#ga81879da01aac4e5cf429e9707ab48983">More...</a><br /></td></tr>
<tr class="separator:ga81879da01aac4e5cf429e9707ab48983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2234b30af6b81e5870b59df7c2de935d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga2234b30af6b81e5870b59df7c2de935d">UART_THR_TXCHR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga81879da01aac4e5cf429e9707ab48983">UART_THR_TXCHR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>)))</td></tr>
<tr class="separator:ga2234b30af6b81e5870b59df7c2de935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3a466943beb76f450710c221602c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gabe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabe3a466943beb76f450710c221602c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b3dd57455736468a4feb1ac356ccf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga73b3dd57455736468a4feb1ac356ccf5">UART_BRGR_CD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; UART_BRGR_CD_Pos)</td></tr>
<tr class="memdesc:ga73b3dd57455736468a4feb1ac356ccf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_BRGR) Clock Divisor  <a href="#ga73b3dd57455736468a4feb1ac356ccf5">More...</a><br /></td></tr>
<tr class="separator:ga73b3dd57455736468a4feb1ac356ccf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9dea7b4cd4fbe4efc6c09f21aff1b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gac9dea7b4cd4fbe4efc6c09f21aff1b9d">UART_BRGR_CD</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga73b3dd57455736468a4feb1ac356ccf5">UART_BRGR_CD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gabe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>)))</td></tr>
<tr class="separator:gac9dea7b4cd4fbe4efc6c09f21aff1b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4162346ca936e9a8da1aacd3844667c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga4162346ca936e9a8da1aacd3844667c0">UART_RPR_RXPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4162346ca936e9a8da1aacd3844667c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61736cc8caca3ca62cf04b1daf4844e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga61736cc8caca3ca62cf04b1daf4844e3">UART_RPR_RXPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_RPR_RXPTR_Pos)</td></tr>
<tr class="memdesc:ga61736cc8caca3ca62cf04b1daf4844e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RPR) Receive Pointer Register  <a href="#ga61736cc8caca3ca62cf04b1daf4844e3">More...</a><br /></td></tr>
<tr class="separator:ga61736cc8caca3ca62cf04b1daf4844e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f88020eadb0b472ff7b31a5863d203e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga3f88020eadb0b472ff7b31a5863d203e">UART_RPR_RXPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga61736cc8caca3ca62cf04b1daf4844e3">UART_RPR_RXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga4162346ca936e9a8da1aacd3844667c0">UART_RPR_RXPTR_Pos</a>)))</td></tr>
<tr class="separator:ga3f88020eadb0b472ff7b31a5863d203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1642bc4ca748d6abddb0a102d0706f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga1642bc4ca748d6abddb0a102d0706f6c">UART_RCR_RXCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1642bc4ca748d6abddb0a102d0706f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14117f3fa1e47be3e415cac06ea04faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga14117f3fa1e47be3e415cac06ea04faf">UART_RCR_RXCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; UART_RCR_RXCTR_Pos)</td></tr>
<tr class="memdesc:ga14117f3fa1e47be3e415cac06ea04faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RCR) Receive Counter Register  <a href="#ga14117f3fa1e47be3e415cac06ea04faf">More...</a><br /></td></tr>
<tr class="separator:ga14117f3fa1e47be3e415cac06ea04faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77e664271427805b86193077bd93263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gad77e664271427805b86193077bd93263">UART_RCR_RXCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga14117f3fa1e47be3e415cac06ea04faf">UART_RCR_RXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga1642bc4ca748d6abddb0a102d0706f6c">UART_RCR_RXCTR_Pos</a>)))</td></tr>
<tr class="separator:gad77e664271427805b86193077bd93263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4d43620b9379a6e91878565e8be0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gacd4d43620b9379a6e91878565e8be0a7">UART_TPR_TXPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacd4d43620b9379a6e91878565e8be0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11efe6a1b83cdf43dfcc8fdd8fd117a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga11efe6a1b83cdf43dfcc8fdd8fd117a3">UART_TPR_TXPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_TPR_TXPTR_Pos)</td></tr>
<tr class="memdesc:ga11efe6a1b83cdf43dfcc8fdd8fd117a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_TPR) Transmit Counter Register  <a href="#ga11efe6a1b83cdf43dfcc8fdd8fd117a3">More...</a><br /></td></tr>
<tr class="separator:ga11efe6a1b83cdf43dfcc8fdd8fd117a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f3827174563b214fbfc435767ba182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga40f3827174563b214fbfc435767ba182">UART_TPR_TXPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga11efe6a1b83cdf43dfcc8fdd8fd117a3">UART_TPR_TXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gacd4d43620b9379a6e91878565e8be0a7">UART_TPR_TXPTR_Pos</a>)))</td></tr>
<tr class="separator:ga40f3827174563b214fbfc435767ba182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7128ff6e67c05afe575cb533c317c605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga7128ff6e67c05afe575cb533c317c605">UART_TCR_TXCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7128ff6e67c05afe575cb533c317c605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac06dbb650815afa9d208190e5e41ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gac06dbb650815afa9d208190e5e41ed5f">UART_TCR_TXCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; UART_TCR_TXCTR_Pos)</td></tr>
<tr class="memdesc:gac06dbb650815afa9d208190e5e41ed5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_TCR) Transmit Counter Register  <a href="#gac06dbb650815afa9d208190e5e41ed5f">More...</a><br /></td></tr>
<tr class="separator:gac06dbb650815afa9d208190e5e41ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f1a81f7ba3149c5d17715f1c318d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaf4f1a81f7ba3149c5d17715f1c318d87">UART_TCR_TXCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gac06dbb650815afa9d208190e5e41ed5f">UART_TCR_TXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga7128ff6e67c05afe575cb533c317c605">UART_TCR_TXCTR_Pos</a>)))</td></tr>
<tr class="separator:gaf4f1a81f7ba3149c5d17715f1c318d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a27bfb453d98db01c6fe8ad3712c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gab1a27bfb453d98db01c6fe8ad3712c97">UART_RNPR_RXNPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab1a27bfb453d98db01c6fe8ad3712c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d44378f4c04ddec54733ce9ccc03345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga1d44378f4c04ddec54733ce9ccc03345">UART_RNPR_RXNPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_RNPR_RXNPTR_Pos)</td></tr>
<tr class="memdesc:ga1d44378f4c04ddec54733ce9ccc03345"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RNPR) Receive Next Pointer  <a href="#ga1d44378f4c04ddec54733ce9ccc03345">More...</a><br /></td></tr>
<tr class="separator:ga1d44378f4c04ddec54733ce9ccc03345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0357a9690a38bb7f3ee6f77cffb85f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga0357a9690a38bb7f3ee6f77cffb85f2a">UART_RNPR_RXNPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga1d44378f4c04ddec54733ce9ccc03345">UART_RNPR_RXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gab1a27bfb453d98db01c6fe8ad3712c97">UART_RNPR_RXNPTR_Pos</a>)))</td></tr>
<tr class="separator:ga0357a9690a38bb7f3ee6f77cffb85f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33de79f8e69df1932679185607b89e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga33de79f8e69df1932679185607b89e17">UART_RNCR_RXNCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga33de79f8e69df1932679185607b89e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae370f2040348b800f11fe8da029773bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gae370f2040348b800f11fe8da029773bf">UART_RNCR_RXNCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; UART_RNCR_RXNCTR_Pos)</td></tr>
<tr class="memdesc:gae370f2040348b800f11fe8da029773bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_RNCR) Receive Next Counter  <a href="#gae370f2040348b800f11fe8da029773bf">More...</a><br /></td></tr>
<tr class="separator:gae370f2040348b800f11fe8da029773bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc1a3ca612cc05bf6c9a4e2d8591341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga2dc1a3ca612cc05bf6c9a4e2d8591341">UART_RNCR_RXNCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gae370f2040348b800f11fe8da029773bf">UART_RNCR_RXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga33de79f8e69df1932679185607b89e17">UART_RNCR_RXNCTR_Pos</a>)))</td></tr>
<tr class="separator:ga2dc1a3ca612cc05bf6c9a4e2d8591341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f72a0f47fe171f112e12790f268799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga93f72a0f47fe171f112e12790f268799">UART_TNPR_TXNPTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga93f72a0f47fe171f112e12790f268799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e196ab1a1fccb34028e5c4824580dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga0e196ab1a1fccb34028e5c4824580dcf">UART_TNPR_TXNPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_TNPR_TXNPTR_Pos)</td></tr>
<tr class="memdesc:ga0e196ab1a1fccb34028e5c4824580dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_TNPR) Transmit Next Pointer  <a href="#ga0e196ab1a1fccb34028e5c4824580dcf">More...</a><br /></td></tr>
<tr class="separator:ga0e196ab1a1fccb34028e5c4824580dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb62102866f95b63c793978c2fd22dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gacfb62102866f95b63c793978c2fd22dc">UART_TNPR_TXNPTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga0e196ab1a1fccb34028e5c4824580dcf">UART_TNPR_TXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga93f72a0f47fe171f112e12790f268799">UART_TNPR_TXNPTR_Pos</a>)))</td></tr>
<tr class="separator:gacfb62102866f95b63c793978c2fd22dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0ee098f115ea0323ccf0fe8389b31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga6d0ee098f115ea0323ccf0fe8389b31b">UART_TNCR_TXNCTR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6d0ee098f115ea0323ccf0fe8389b31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2f8b16148ae4d79e143c64d0daa2fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga4a2f8b16148ae4d79e143c64d0daa2fa">UART_TNCR_TXNCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; UART_TNCR_TXNCTR_Pos)</td></tr>
<tr class="memdesc:ga4a2f8b16148ae4d79e143c64d0daa2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_TNCR) Transmit Counter Next  <a href="#ga4a2f8b16148ae4d79e143c64d0daa2fa">More...</a><br /></td></tr>
<tr class="separator:ga4a2f8b16148ae4d79e143c64d0daa2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee76f75779c4ef18ff43265e0a9528b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaee76f75779c4ef18ff43265e0a9528b1">UART_TNCR_TXNCTR</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga4a2f8b16148ae4d79e143c64d0daa2fa">UART_TNCR_TXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga6d0ee098f115ea0323ccf0fe8389b31b">UART_TNCR_TXNCTR_Pos</a>)))</td></tr>
<tr class="separator:gaee76f75779c4ef18ff43265e0a9528b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e9f41bf67a90347e33909715720986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gac4e9f41bf67a90347e33909715720986">UART_PTCR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac4e9f41bf67a90347e33909715720986"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Receiver Transfer Enable  <a href="#gac4e9f41bf67a90347e33909715720986">More...</a><br /></td></tr>
<tr class="separator:gac4e9f41bf67a90347e33909715720986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad809d6c8796ff338c61986ffd58c6445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gad809d6c8796ff338c61986ffd58c6445">UART_PTCR_RXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gad809d6c8796ff338c61986ffd58c6445"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Receiver Transfer Disable  <a href="#gad809d6c8796ff338c61986ffd58c6445">More...</a><br /></td></tr>
<tr class="separator:gad809d6c8796ff338c61986ffd58c6445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b149ffd78a365de3bf2b9a78a10fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga79b149ffd78a365de3bf2b9a78a10fb2">UART_PTCR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga79b149ffd78a365de3bf2b9a78a10fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Transmitter Transfer Enable  <a href="#ga79b149ffd78a365de3bf2b9a78a10fb2">More...</a><br /></td></tr>
<tr class="separator:ga79b149ffd78a365de3bf2b9a78a10fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa541f12bfd596546020041a1484f8b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gaa541f12bfd596546020041a1484f8b1e">UART_PTCR_TXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaa541f12bfd596546020041a1484f8b1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTCR) Transmitter Transfer Disable  <a href="#gaa541f12bfd596546020041a1484f8b1e">More...</a><br /></td></tr>
<tr class="separator:gaa541f12bfd596546020041a1484f8b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18450feaedc7a783b2be2a6e20dbf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gad18450feaedc7a783b2be2a6e20dbf79">UART_PTSR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad18450feaedc7a783b2be2a6e20dbf79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTSR) Receiver Transfer Enable  <a href="#gad18450feaedc7a783b2be2a6e20dbf79">More...</a><br /></td></tr>
<tr class="separator:gad18450feaedc7a783b2be2a6e20dbf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046421319483d432fa5f5d07ced37dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga046421319483d432fa5f5d07ced37dc1">UART_PTSR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga046421319483d432fa5f5d07ced37dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(UART_PTSR) Transmitter Transfer Enable  <a href="#ga046421319483d432fa5f5d07ced37dc1">More...</a><br /></td></tr>
<tr class="separator:ga046421319483d432fa5f5d07ced37dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Universal Asynchronous Receiver Transmitter </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac9dea7b4cd4fbe4efc6c09f21aff1b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9dea7b4cd4fbe4efc6c09f21aff1b9d">&#9670;&nbsp;</a></span>UART_BRGR_CD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR_CD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga73b3dd57455736468a4feb1ac356ccf5">UART_BRGR_CD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gabe3a466943beb76f450710c221602c20">UART_BRGR_CD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00145">145</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga73b3dd57455736468a4feb1ac356ccf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73b3dd57455736468a4feb1ac356ccf5">&#9670;&nbsp;</a></span>UART_BRGR_CD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR_CD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; UART_BRGR_CD_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_BRGR) Clock Divisor </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00144">144</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gabe3a466943beb76f450710c221602c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe3a466943beb76f450710c221602c20">&#9670;&nbsp;</a></span>UART_BRGR_CD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR_CD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00143">143</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gab2193c2bb327b5df1c99da7956a07031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2193c2bb327b5df1c99da7956a07031">&#9670;&nbsp;</a></span>UART_CR_RSTRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTRX&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Reset Receiver </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00070">70</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gac3208ecbd03dcec5be5637b0b4e117ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3208ecbd03dcec5be5637b0b4e117ab">&#9670;&nbsp;</a></span>UART_CR_RSTSTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTSTA&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Reset Status Bits </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00076">76</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gadb048d2ffec0172e0845678f564a1b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb048d2ffec0172e0845678f564a1b4a">&#9670;&nbsp;</a></span>UART_CR_RSTTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTTX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Reset Transmitter </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00071">71</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga8fc6e9b08440c7c0c79312f16b66b5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc6e9b08440c7c0c79312f16b66b5a8">&#9670;&nbsp;</a></span>UART_CR_RXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RXDIS&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Receiver Disable </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00073">73</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga5c00b17618413c54bda1d45350afb693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c00b17618413c54bda1d45350afb693">&#9670;&nbsp;</a></span>UART_CR_RXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RXEN&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Receiver Enable </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00072">72</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gab822b68f656ad659006963366cd63ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab822b68f656ad659006963366cd63ce1">&#9670;&nbsp;</a></span>UART_CR_TXDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_TXDIS&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Transmitter Disable </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00075">75</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga8a305762b980c740221e6ead8d8aee87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a305762b980c740221e6ead8d8aee87">&#9670;&nbsp;</a></span>UART_CR_TXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_TXEN&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_CR) Transmitter Enable </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00074">74</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gabefac3374b2ccfce6c16b4b2188225c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabefac3374b2ccfce6c16b4b2188225c2">&#9670;&nbsp;</a></span>UART_IDR_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable End of Receive Transfer Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00105">105</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga5a66ff73c9177d8997b72f9554c6d51f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a66ff73c9177d8997b72f9554c6d51f">&#9670;&nbsp;</a></span>UART_IDR_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable End of Transmit Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00106">106</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gad215eb6408b38155430ac6698bfb52ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad215eb6408b38155430ac6698bfb52ff">&#9670;&nbsp;</a></span>UART_IDR_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Framing Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00108">108</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga7a2a8e703f4c639df2f6f9dce347f75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a2a8e703f4c639df2f6f9dce347f75d">&#9670;&nbsp;</a></span>UART_IDR_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Overrun Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00107">107</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga57ea9f957abb40e20caf13095c4b76fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57ea9f957abb40e20caf13095c4b76fe">&#9670;&nbsp;</a></span>UART_IDR_PARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Parity Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00109">109</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga564b4ee1b0ad6a4f131fd88604b0754b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga564b4ee1b0ad6a4f131fd88604b0754b">&#9670;&nbsp;</a></span>UART_IDR_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Buffer Full Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00112">112</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga444de2ead3afe527844d4f09a5f261d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga444de2ead3afe527844d4f09a5f261d7">&#9670;&nbsp;</a></span>UART_IDR_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable RXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00103">103</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gafff146cf4c6bf37df6c52a1968fe387f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafff146cf4c6bf37df6c52a1968fe387f">&#9670;&nbsp;</a></span>UART_IDR_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable Buffer Empty Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00111">111</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga94ed1f29d4531264d6986ed673b09445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94ed1f29d4531264d6986ed673b09445">&#9670;&nbsp;</a></span>UART_IDR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable TXEMPTY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00110">110</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gab9d2b444a3c078333a81dc83eb3858fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9d2b444a3c078333a81dc83eb3858fa">&#9670;&nbsp;</a></span>UART_IDR_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IDR) Disable TXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00104">104</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gad0035b86bd77cd0773d14164fb030828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0035b86bd77cd0773d14164fb030828">&#9670;&nbsp;</a></span>UART_IER_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable End of Receive Transfer Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00094">94</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga69cf2f4ded77a2f01f0d8fd60931477e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69cf2f4ded77a2f01f0d8fd60931477e">&#9670;&nbsp;</a></span>UART_IER_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable End of Transmit Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00095">95</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga7b48d18e45d9044a4b3f05a4cafa2f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b48d18e45d9044a4b3f05a4cafa2f47">&#9670;&nbsp;</a></span>UART_IER_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Framing Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00097">97</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga173a502ba67a72b18825ac86c9d4ab2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga173a502ba67a72b18825ac86c9d4ab2d">&#9670;&nbsp;</a></span>UART_IER_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Overrun Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00096">96</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gacc9ba611c50f7b0bfe1cc1ce07abdbc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc9ba611c50f7b0bfe1cc1ce07abdbc7">&#9670;&nbsp;</a></span>UART_IER_PARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Parity Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00098">98</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaa2a595ad6957b1c916ce5da3a3e74c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a595ad6957b1c916ce5da3a3e74c56">&#9670;&nbsp;</a></span>UART_IER_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Buffer Full Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00101">101</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gae91205d0a3bd44a7b29497c1035725f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae91205d0a3bd44a7b29497c1035725f5">&#9670;&nbsp;</a></span>UART_IER_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable RXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00092">92</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga76d77269c182d6f711a41ba4cdb4358e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76d77269c182d6f711a41ba4cdb4358e">&#9670;&nbsp;</a></span>UART_IER_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable Buffer Empty Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00100">100</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gafb01f4aeae498bfbf583c41acfbd778a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb01f4aeae498bfbf583c41acfbd778a">&#9670;&nbsp;</a></span>UART_IER_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable TXEMPTY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00099">99</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga7442c681ca6f58db5bfa79fa74942bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7442c681ca6f58db5bfa79fa74942bc1">&#9670;&nbsp;</a></span>UART_IER_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IER) Enable TXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00093">93</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga47198ddadf0afd8e33b5348a18811692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47198ddadf0afd8e33b5348a18811692">&#9670;&nbsp;</a></span>UART_IMR_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask End of Receive Transfer Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00116">116</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gae3ad630ad82e95b994e08cd7196df7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3ad630ad82e95b994e08cd7196df7a3">&#9670;&nbsp;</a></span>UART_IMR_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask End of Transmit Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00117">117</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga8e344ba0f5ba7b6260231fd76e930139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e344ba0f5ba7b6260231fd76e930139">&#9670;&nbsp;</a></span>UART_IMR_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask Framing Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00119">119</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaa82ecc6b26ab61b19a3429c3c6e5db9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa82ecc6b26ab61b19a3429c3c6e5db9d">&#9670;&nbsp;</a></span>UART_IMR_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask Overrun Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00118">118</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaa0e99651b173e6d5068be7926e28f446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e99651b173e6d5068be7926e28f446">&#9670;&nbsp;</a></span>UART_IMR_PARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask Parity Error Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00120">120</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gacf4475be35b13fa457a582185baf7784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf4475be35b13fa457a582185baf7784">&#9670;&nbsp;</a></span>UART_IMR_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask RXBUFF Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00123">123</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gadd034049fe946b9f5c0621371cb3d679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd034049fe946b9f5c0621371cb3d679">&#9670;&nbsp;</a></span>UART_IMR_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask RXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00114">114</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga485c739b8d0ae4ecc45f7318e32fd4be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga485c739b8d0ae4ecc45f7318e32fd4be">&#9670;&nbsp;</a></span>UART_IMR_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask TXBUFE Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00122">122</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gab691d22dc36d8eb128e61dd8fbc10bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab691d22dc36d8eb128e61dd8fbc10bd4">&#9670;&nbsp;</a></span>UART_IMR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Mask TXEMPTY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00121">121</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaa2e5fea302bac49877aec951e51e9b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2e5fea302bac49877aec951e51e9b0c">&#9670;&nbsp;</a></span>UART_IMR_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_IMR) Disable TXRDY Interrupt </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00115">115</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga3e7e86c1dbd250fe7a0edd0a0bf712d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7e86c1dbd250fe7a0edd0a0bf712d1">&#9670;&nbsp;</a></span>UART_MR_CHMODE_AUTOMATIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_AUTOMATIC&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Automatic Echo </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00088">88</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaccdee7be5b1c4193e9b5db7a4470af3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccdee7be5b1c4193e9b5db7a4470af3d">&#9670;&nbsp;</a></span>UART_MR_CHMODE_LOCAL_LOOPBACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_LOCAL_LOOPBACK&#160;&#160;&#160;(0x2u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Local Loopback </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00089">89</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaae4c24ca9b88ad0fcc45c6525705d23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae4c24ca9b88ad0fcc45c6525705d23c">&#9670;&nbsp;</a></span>UART_MR_CHMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; UART_MR_CHMODE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Channel Mode </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00086">86</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga2761793c6a7ac89444965deb9147b9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2761793c6a7ac89444965deb9147b9c7">&#9670;&nbsp;</a></span>UART_MR_CHMODE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_NORMAL&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Normal Mode </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00087">87</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gadbe17e107662fa9f0d34d964911eb4bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe17e107662fa9f0d34d964911eb4bb">&#9670;&nbsp;</a></span>UART_MR_CHMODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_Pos&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00085">85</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga8418adfee235ea37e74a0d9222724c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8418adfee235ea37e74a0d9222724c13">&#9670;&nbsp;</a></span>UART_MR_CHMODE_REMOTE_LOOPBACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_CHMODE_REMOTE_LOOPBACK&#160;&#160;&#160;(0x3u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Remote Loopback </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00090">90</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga58e1dbcc23c373c5f04c6ab379358667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58e1dbcc23c373c5f04c6ab379358667">&#9670;&nbsp;</a></span>UART_MR_PAR_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_EVEN&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Even parity </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00080">80</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gad544c514b6bd05c616ea9d470b96a72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad544c514b6bd05c616ea9d470b96a72f">&#9670;&nbsp;</a></span>UART_MR_PAR_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_MARK&#160;&#160;&#160;(0x3u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Mark: parity forced to 1 </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00083">83</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga6472604aeb31778a318a83233c4d8608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6472604aeb31778a318a83233c4d8608">&#9670;&nbsp;</a></span>UART_MR_PAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_Msk&#160;&#160;&#160;(0x7u &lt;&lt; UART_MR_PAR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Parity Type </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00079">79</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaf355d1f016ec0085bc24f4ad2b31bd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf355d1f016ec0085bc24f4ad2b31bd30">&#9670;&nbsp;</a></span>UART_MR_PAR_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_NO&#160;&#160;&#160;(0x4u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) No parity </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00084">84</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga8c07ddf3d0b3b5ff6a5da3deb16305c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c07ddf3d0b3b5ff6a5da3deb16305c1">&#9670;&nbsp;</a></span>UART_MR_PAR_ODD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_ODD&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Odd parity </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00081">81</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gadb97930851d207741b391ee435edf0de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb97930851d207741b391ee435edf0de">&#9670;&nbsp;</a></span>UART_MR_PAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_Pos&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00078">78</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga317b78316846e62f55091f9efd658ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga317b78316846e62f55091f9efd658ba7">&#9670;&nbsp;</a></span>UART_MR_PAR_SPACE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_PAR_SPACE&#160;&#160;&#160;(0x2u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_MR) Space: parity forced to 0 </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00082">82</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gad809d6c8796ff338c61986ffd58c6445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad809d6c8796ff338c61986ffd58c6445">&#9670;&nbsp;</a></span>UART_PTCR_RXTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_RXTDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Receiver Transfer Disable </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00180">180</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gac4e9f41bf67a90347e33909715720986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4e9f41bf67a90347e33909715720986">&#9670;&nbsp;</a></span>UART_PTCR_RXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_RXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Receiver Transfer Enable </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00179">179</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaa541f12bfd596546020041a1484f8b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa541f12bfd596546020041a1484f8b1e">&#9670;&nbsp;</a></span>UART_PTCR_TXTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_TXTDIS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Transmitter Transfer Disable </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00182">182</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga79b149ffd78a365de3bf2b9a78a10fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79b149ffd78a365de3bf2b9a78a10fb2">&#9670;&nbsp;</a></span>UART_PTCR_TXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_TXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTCR) Transmitter Transfer Enable </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00181">181</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gad18450feaedc7a783b2be2a6e20dbf79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad18450feaedc7a783b2be2a6e20dbf79">&#9670;&nbsp;</a></span>UART_PTSR_RXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTSR_RXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTSR) Receiver Transfer Enable </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00184">184</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga046421319483d432fa5f5d07ced37dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga046421319483d432fa5f5d07ced37dc1">&#9670;&nbsp;</a></span>UART_PTSR_TXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTSR_TXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_PTSR) Transmitter Transfer Enable </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00185">185</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gad77e664271427805b86193077bd93263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad77e664271427805b86193077bd93263">&#9670;&nbsp;</a></span>UART_RCR_RXCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCR_RXCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga14117f3fa1e47be3e415cac06ea04faf">UART_RCR_RXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga1642bc4ca748d6abddb0a102d0706f6c">UART_RCR_RXCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00153">153</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga14117f3fa1e47be3e415cac06ea04faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14117f3fa1e47be3e415cac06ea04faf">&#9670;&nbsp;</a></span>UART_RCR_RXCTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCR_RXCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; UART_RCR_RXCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RCR) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00152">152</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga1642bc4ca748d6abddb0a102d0706f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1642bc4ca748d6abddb0a102d0706f6c">&#9670;&nbsp;</a></span>UART_RCR_RXCTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCR_RXCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00151">151</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaba17d1d8d32862be836e832b08b8a269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba17d1d8d32862be836e832b08b8a269">&#9670;&nbsp;</a></span>UART_RHR_RXCHR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RHR_RXCHR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; UART_RHR_RXCHR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RHR) Received Character </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00137">137</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga28f6c82f55b0652c7200494c2ab2b271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f6c82f55b0652c7200494c2ab2b271">&#9670;&nbsp;</a></span>UART_RHR_RXCHR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RHR_RXCHR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00136">136</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga2dc1a3ca612cc05bf6c9a4e2d8591341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc1a3ca612cc05bf6c9a4e2d8591341">&#9670;&nbsp;</a></span>UART_RNCR_RXNCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNCR_RXNCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gae370f2040348b800f11fe8da029773bf">UART_RNCR_RXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga33de79f8e69df1932679185607b89e17">UART_RNCR_RXNCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00169">169</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gae370f2040348b800f11fe8da029773bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae370f2040348b800f11fe8da029773bf">&#9670;&nbsp;</a></span>UART_RNCR_RXNCTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNCR_RXNCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; UART_RNCR_RXNCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RNCR) Receive Next Counter </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00168">168</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga33de79f8e69df1932679185607b89e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33de79f8e69df1932679185607b89e17">&#9670;&nbsp;</a></span>UART_RNCR_RXNCTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNCR_RXNCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00167">167</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga0357a9690a38bb7f3ee6f77cffb85f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0357a9690a38bb7f3ee6f77cffb85f2a">&#9670;&nbsp;</a></span>UART_RNPR_RXNPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNPR_RXNPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga1d44378f4c04ddec54733ce9ccc03345">UART_RNPR_RXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gab1a27bfb453d98db01c6fe8ad3712c97">UART_RNPR_RXNPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00165">165</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga1d44378f4c04ddec54733ce9ccc03345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d44378f4c04ddec54733ce9ccc03345">&#9670;&nbsp;</a></span>UART_RNPR_RXNPTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNPR_RXNPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_RNPR_RXNPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RNPR) Receive Next Pointer </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00164">164</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gab1a27bfb453d98db01c6fe8ad3712c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a27bfb453d98db01c6fe8ad3712c97">&#9670;&nbsp;</a></span>UART_RNPR_RXNPTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNPR_RXNPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00163">163</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga3f88020eadb0b472ff7b31a5863d203e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f88020eadb0b472ff7b31a5863d203e">&#9670;&nbsp;</a></span>UART_RPR_RXPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RPR_RXPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga61736cc8caca3ca62cf04b1daf4844e3">UART_RPR_RXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga4162346ca936e9a8da1aacd3844667c0">UART_RPR_RXPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00149">149</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga61736cc8caca3ca62cf04b1daf4844e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61736cc8caca3ca62cf04b1daf4844e3">&#9670;&nbsp;</a></span>UART_RPR_RXPTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RPR_RXPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_RPR_RXPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_RPR) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00148">148</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga4162346ca936e9a8da1aacd3844667c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4162346ca936e9a8da1aacd3844667c0">&#9670;&nbsp;</a></span>UART_RPR_RXPTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RPR_RXPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00147">147</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gac7d01c682edb834347d17b048a8560a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7d01c682edb834347d17b048a8560a9">&#9670;&nbsp;</a></span>UART_SR_ENDRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_ENDRX&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) End of Receiver Transfer </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00127">127</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga866882a28b167c7836f1dd4891de1348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga866882a28b167c7836f1dd4891de1348">&#9670;&nbsp;</a></span>UART_SR_ENDTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_ENDTX&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) End of Transmitter Transfer </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00128">128</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gad41ad9c2fa5c5be16c53b845917b48e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad41ad9c2fa5c5be16c53b845917b48e0">&#9670;&nbsp;</a></span>UART_SR_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_FRAME&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Framing Error </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00130">130</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga0dea3a99cae075ae43e33867451246f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dea3a99cae075ae43e33867451246f3">&#9670;&nbsp;</a></span>UART_SR_OVRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_OVRE&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Overrun Error </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00129">129</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga937c55851deda799bb2f2ee96e6fd81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga937c55851deda799bb2f2ee96e6fd81b">&#9670;&nbsp;</a></span>UART_SR_PARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_PARE&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Parity Error </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00131">131</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gad1276ea3454fbdd33fcf99436db93506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1276ea3454fbdd33fcf99436db93506">&#9670;&nbsp;</a></span>UART_SR_RXBUFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_RXBUFF&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Receive Buffer Full </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00134">134</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga144517d950871c354322cafadf8a656e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga144517d950871c354322cafadf8a656e">&#9670;&nbsp;</a></span>UART_SR_RXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_RXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Receiver Ready </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00125">125</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga09c5eb0ac470b0f7f443e73644dfb1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09c5eb0ac470b0f7f443e73644dfb1ab">&#9670;&nbsp;</a></span>UART_SR_TXBUFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_TXBUFE&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Transmission Buffer Empty </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00133">133</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gab3c2d147ce2624a3f11c45d2051828af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c2d147ce2624a3f11c45d2051828af">&#9670;&nbsp;</a></span>UART_SR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Transmitter Empty </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00132">132</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga3ce32ca7b40e0f97c1c9893069aeba09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ce32ca7b40e0f97c1c9893069aeba09">&#9670;&nbsp;</a></span>UART_SR_TXRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_TXRDY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_SR) Transmitter Ready </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00126">126</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaf4f1a81f7ba3149c5d17715f1c318d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4f1a81f7ba3149c5d17715f1c318d87">&#9670;&nbsp;</a></span>UART_TCR_TXCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCR_TXCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gac06dbb650815afa9d208190e5e41ed5f">UART_TCR_TXCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga7128ff6e67c05afe575cb533c317c605">UART_TCR_TXCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00161">161</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gac06dbb650815afa9d208190e5e41ed5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac06dbb650815afa9d208190e5e41ed5f">&#9670;&nbsp;</a></span>UART_TCR_TXCTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCR_TXCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; UART_TCR_TXCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_TCR) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00160">160</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga7128ff6e67c05afe575cb533c317c605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7128ff6e67c05afe575cb533c317c605">&#9670;&nbsp;</a></span>UART_TCR_TXCTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCR_TXCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00159">159</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga2234b30af6b81e5870b59df7c2de935d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2234b30af6b81e5870b59df7c2de935d">&#9670;&nbsp;</a></span>UART_THR_TXCHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_TXCHR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga81879da01aac4e5cf429e9707ab48983">UART_THR_TXCHR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga576a896cd32287d9b6c3b8d19a70b6f1">UART_THR_TXCHR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00141">141</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga81879da01aac4e5cf429e9707ab48983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81879da01aac4e5cf429e9707ab48983">&#9670;&nbsp;</a></span>UART_THR_TXCHR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_TXCHR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; UART_THR_TXCHR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_THR) Character to be Transmitted </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00140">140</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga576a896cd32287d9b6c3b8d19a70b6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga576a896cd32287d9b6c3b8d19a70b6f1">&#9670;&nbsp;</a></span>UART_THR_TXCHR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_TXCHR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00139">139</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gaee76f75779c4ef18ff43265e0a9528b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee76f75779c4ef18ff43265e0a9528b1">&#9670;&nbsp;</a></span>UART_TNCR_TXNCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNCR_TXNCTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga4a2f8b16148ae4d79e143c64d0daa2fa">UART_TNCR_TXNCTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga6d0ee098f115ea0323ccf0fe8389b31b">UART_TNCR_TXNCTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00177">177</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga4a2f8b16148ae4d79e143c64d0daa2fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a2f8b16148ae4d79e143c64d0daa2fa">&#9670;&nbsp;</a></span>UART_TNCR_TXNCTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNCR_TXNCTR_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; UART_TNCR_TXNCTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_TNCR) Transmit Counter Next </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00176">176</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga6d0ee098f115ea0323ccf0fe8389b31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d0ee098f115ea0323ccf0fe8389b31b">&#9670;&nbsp;</a></span>UART_TNCR_TXNCTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNCR_TXNCTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00175">175</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gacfb62102866f95b63c793978c2fd22dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfb62102866f95b63c793978c2fd22dc">&#9670;&nbsp;</a></span>UART_TNPR_TXNPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNPR_TXNPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga0e196ab1a1fccb34028e5c4824580dcf">UART_TNPR_TXNPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga93f72a0f47fe171f112e12790f268799">UART_TNPR_TXNPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00173">173</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga0e196ab1a1fccb34028e5c4824580dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e196ab1a1fccb34028e5c4824580dcf">&#9670;&nbsp;</a></span>UART_TNPR_TXNPTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNPR_TXNPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_TNPR_TXNPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_TNPR) Transmit Next Pointer </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00172">172</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga93f72a0f47fe171f112e12790f268799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f72a0f47fe171f112e12790f268799">&#9670;&nbsp;</a></span>UART_TNPR_TXNPTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNPR_TXNPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00171">171</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga40f3827174563b214fbfc435767ba182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40f3827174563b214fbfc435767ba182">&#9670;&nbsp;</a></span>UART_TPR_TXPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TPR_TXPTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#ga11efe6a1b83cdf43dfcc8fdd8fd117a3">UART_TPR_TXPTR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html#gacd4d43620b9379a6e91878565e8be0a7">UART_TPR_TXPTR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00157">157</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ga11efe6a1b83cdf43dfcc8fdd8fd117a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11efe6a1b83cdf43dfcc8fdd8fd117a3">&#9670;&nbsp;</a></span>UART_TPR_TXPTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TPR_TXPTR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; UART_TPR_TXPTR_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(UART_TPR) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00156">156</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="gacd4d43620b9379a6e91878565e8be0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4d43620b9379a6e91878565e8be0a7">&#9670;&nbsp;</a></span>UART_TPR_TXPTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TPR_TXPTR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00155">155</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:48 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
