\hypertarget{cmsis__iccarm_8h_source}{}\doxysection{cmsis\+\_\+iccarm.\+h}
\label{cmsis__iccarm_8h_source}\index{SDK/CMSIS/cmsis\_iccarm.h@{SDK/CMSIS/cmsis\_iccarm.h}}
\mbox{\hyperlink{cmsis__iccarm_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{8 \textcolor{comment}{//-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{9 \textcolor{comment}{//}}
\DoxyCodeLine{10 \textcolor{comment}{// Copyright (c) 2017-\/2018 IAR Systems}}
\DoxyCodeLine{11 \textcolor{comment}{//}}
\DoxyCodeLine{12 \textcolor{comment}{// Licensed under the Apache License, Version 2.0 (the "{}License"{})}}
\DoxyCodeLine{13 \textcolor{comment}{// you may not use this file except in compliance with the License.}}
\DoxyCodeLine{14 \textcolor{comment}{// You may obtain a copy of the License at}}
\DoxyCodeLine{15 \textcolor{comment}{//     http://www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{16 \textcolor{comment}{//}}
\DoxyCodeLine{17 \textcolor{comment}{// Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{18 \textcolor{comment}{// distributed under the License is distributed on an "{}AS IS"{} BASIS,}}
\DoxyCodeLine{19 \textcolor{comment}{// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{20 \textcolor{comment}{// See the License for the specific language governing permissions and}}
\DoxyCodeLine{21 \textcolor{comment}{// limitations under the License.}}
\DoxyCodeLine{22 \textcolor{comment}{//}}
\DoxyCodeLine{23 \textcolor{comment}{//-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 }
\DoxyCodeLine{26 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_ICCARM\_H\_\_}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#define \_\_CMSIS\_ICCARM\_H\_\_}}
\DoxyCodeLine{28 }
\DoxyCodeLine{29 \textcolor{preprocessor}{\#ifndef \_\_ICCARM\_\_}}
\DoxyCodeLine{30 \textcolor{preprocessor}{  \#error This file should only be compiled by ICCARM}}
\DoxyCodeLine{31 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{32 }
\DoxyCodeLine{33 \textcolor{preprocessor}{\#pragma system\_include}}
\DoxyCodeLine{34 }
\DoxyCodeLine{35 \textcolor{preprocessor}{\#define \_\_IAR\_FT \_Pragma("{}inline=forced"{}}) \_\_intrinsic}
\DoxyCodeLine{36 }
\DoxyCodeLine{37 \textcolor{preprocessor}{\#if (\_\_VER\_\_ >= 8000000)}}
\DoxyCodeLine{38 \textcolor{preprocessor}{  \#define \_\_ICCARM\_V8 1}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{40 \textcolor{preprocessor}{  \#define \_\_ICCARM\_V8 0}}
\DoxyCodeLine{41 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{42 }
\DoxyCodeLine{43 \textcolor{preprocessor}{\#ifndef \_\_ALIGNED}}
\DoxyCodeLine{44 \textcolor{preprocessor}{  \#if \_\_ICCARM\_V8}}
\DoxyCodeLine{45 \textcolor{preprocessor}{    \#define \_\_ALIGNED(x) \_\_attribute\_\_((aligned(x)))}}
\DoxyCodeLine{46 \textcolor{preprocessor}{  \#elif (\_\_VER\_\_ >= 7080000)}}
\DoxyCodeLine{47     \textcolor{comment}{/* Needs IAR language extensions */}}
\DoxyCodeLine{48 \textcolor{preprocessor}{    \#define \_\_ALIGNED(x) \_\_attribute\_\_((aligned(x)))}}
\DoxyCodeLine{49 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{50 \textcolor{preprocessor}{    \#warning No compiler specific solution for \_\_ALIGNED.\_\_ALIGNED is ignored.}}
\DoxyCodeLine{51 \textcolor{preprocessor}{    \#define \_\_ALIGNED(x)}}
\DoxyCodeLine{52 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{53 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{54 }
\DoxyCodeLine{55 }
\DoxyCodeLine{56 \textcolor{comment}{/* Define compiler macros for CPU architecture, used in CMSIS 5.}}
\DoxyCodeLine{57 \textcolor{comment}{ */}}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#if \_\_ARM\_ARCH\_6M\_\_ || \_\_ARM\_ARCH\_7M\_\_ || \_\_ARM\_ARCH\_7EM\_\_ || \_\_ARM\_ARCH\_8M\_BASE\_\_ || \_\_ARM\_ARCH\_8M\_MAIN\_\_}}
\DoxyCodeLine{59 \textcolor{comment}{/* Macros already defined */}}
\DoxyCodeLine{60 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{61 \textcolor{preprocessor}{  \#if defined(\_\_ARM8M\_MAINLINE\_\_) || defined(\_\_ARM8EM\_MAINLINE\_\_)}}
\DoxyCodeLine{62 \textcolor{preprocessor}{    \#define \_\_ARM\_ARCH\_8M\_MAIN\_\_ 1}}
\DoxyCodeLine{63 \textcolor{preprocessor}{  \#elif defined(\_\_ARM8M\_BASELINE\_\_)}}
\DoxyCodeLine{64 \textcolor{preprocessor}{    \#define \_\_ARM\_ARCH\_8M\_BASE\_\_ 1}}
\DoxyCodeLine{65 \textcolor{preprocessor}{  \#elif defined(\_\_ARM\_ARCH\_PROFILE) \&\& \_\_ARM\_ARCH\_PROFILE == 'M'}}
\DoxyCodeLine{66 \textcolor{preprocessor}{    \#if \_\_ARM\_ARCH == 6}}
\DoxyCodeLine{67 \textcolor{preprocessor}{      \#define \_\_ARM\_ARCH\_6M\_\_ 1}}
\DoxyCodeLine{68 \textcolor{preprocessor}{    \#elif \_\_ARM\_ARCH == 7}}
\DoxyCodeLine{69 \textcolor{preprocessor}{      \#if \_\_ARM\_FEATURE\_DSP}}
\DoxyCodeLine{70 \textcolor{preprocessor}{        \#define \_\_ARM\_ARCH\_7EM\_\_ 1}}
\DoxyCodeLine{71 \textcolor{preprocessor}{      \#else}}
\DoxyCodeLine{72 \textcolor{preprocessor}{        \#define \_\_ARM\_ARCH\_7M\_\_ 1}}
\DoxyCodeLine{73 \textcolor{preprocessor}{      \#endif}}
\DoxyCodeLine{74 \textcolor{preprocessor}{    \#endif }\textcolor{comment}{/* \_\_ARM\_ARCH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{75 \textcolor{preprocessor}{  \#endif }\textcolor{comment}{/* \_\_ARM\_ARCH\_PROFILE == 'M' */}\textcolor{preprocessor}{}}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{77 }
\DoxyCodeLine{78 \textcolor{comment}{/* Alternativ core deduction for older ICCARM's */}}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#if !defined(\_\_ARM\_ARCH\_6M\_\_) \&\& !defined(\_\_ARM\_ARCH\_7M\_\_) \&\& !defined(\_\_ARM\_ARCH\_7EM\_\_) \&\& \(\backslash\)}}
\DoxyCodeLine{80 \textcolor{preprocessor}{    !defined(\_\_ARM\_ARCH\_8M\_BASE\_\_) \&\& !defined(\_\_ARM\_ARCH\_8M\_MAIN\_\_)}}
\DoxyCodeLine{81 \textcolor{preprocessor}{  \#if defined(\_\_ARM6M\_\_) \&\& (\_\_CORE\_\_ == \_\_ARM6M\_\_)}}
\DoxyCodeLine{82 \textcolor{preprocessor}{    \#define \_\_ARM\_ARCH\_6M\_\_ 1}}
\DoxyCodeLine{83 \textcolor{preprocessor}{  \#elif defined(\_\_ARM7M\_\_) \&\& (\_\_CORE\_\_ == \_\_ARM7M\_\_)}}
\DoxyCodeLine{84 \textcolor{preprocessor}{    \#define \_\_ARM\_ARCH\_7M\_\_ 1}}
\DoxyCodeLine{85 \textcolor{preprocessor}{  \#elif defined(\_\_ARM7EM\_\_) \&\& (\_\_CORE\_\_ == \_\_ARM7EM\_\_)}}
\DoxyCodeLine{86 \textcolor{preprocessor}{    \#define \_\_ARM\_ARCH\_7EM\_\_  1}}
\DoxyCodeLine{87 \textcolor{preprocessor}{  \#elif defined(\_\_ARM8M\_BASELINE\_\_) \&\& (\_\_CORE == \_\_ARM8M\_BASELINE\_\_)}}
\DoxyCodeLine{88 \textcolor{preprocessor}{    \#define \_\_ARM\_ARCH\_8M\_BASE\_\_ 1}}
\DoxyCodeLine{89 \textcolor{preprocessor}{  \#elif defined(\_\_ARM8M\_MAINLINE\_\_) \&\& (\_\_CORE == \_\_ARM8M\_MAINLINE\_\_)}}
\DoxyCodeLine{90 \textcolor{preprocessor}{    \#define \_\_ARM\_ARCH\_8M\_MAIN\_\_ 1}}
\DoxyCodeLine{91 \textcolor{preprocessor}{  \#elif defined(\_\_ARM8EM\_MAINLINE\_\_) \&\& (\_\_CORE == \_\_ARM8EM\_MAINLINE\_\_)}}
\DoxyCodeLine{92 \textcolor{preprocessor}{    \#define \_\_ARM\_ARCH\_8M\_MAIN\_\_ 1}}
\DoxyCodeLine{93 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{94 \textcolor{preprocessor}{    \#error "{}Unknown target."{}}}
\DoxyCodeLine{95 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{96 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{97 }
\DoxyCodeLine{98 }
\DoxyCodeLine{99 }
\DoxyCodeLine{100 \textcolor{preprocessor}{\#if defined(\_\_ARM\_ARCH\_6M\_\_) \&\& \_\_ARM\_ARCH\_6M\_\_==1}}
\DoxyCodeLine{101 \textcolor{preprocessor}{  \#define \_\_IAR\_M0\_FAMILY  1}}
\DoxyCodeLine{102 \textcolor{preprocessor}{\#elif defined(\_\_ARM\_ARCH\_8M\_BASE\_\_) \&\& \_\_ARM\_ARCH\_8M\_BASE\_\_==1}}
\DoxyCodeLine{103 \textcolor{preprocessor}{  \#define \_\_IAR\_M0\_FAMILY  1}}
\DoxyCodeLine{104 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{105 \textcolor{preprocessor}{  \#define \_\_IAR\_M0\_FAMILY  0}}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{107 }
\DoxyCodeLine{108 }
\DoxyCodeLine{109 \textcolor{preprocessor}{\#ifndef \_\_ASM}}
\DoxyCodeLine{110 \textcolor{preprocessor}{  \#define \_\_ASM \_\_asm}}
\DoxyCodeLine{111 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{112 }
\DoxyCodeLine{113 \textcolor{preprocessor}{\#ifndef \_\_INLINE}}
\DoxyCodeLine{114 \textcolor{preprocessor}{  \#define \_\_INLINE inline}}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{116 }
\DoxyCodeLine{117 \textcolor{preprocessor}{\#ifndef   \_\_NO\_RETURN}}
\DoxyCodeLine{118 \textcolor{preprocessor}{  \#if \_\_ICCARM\_V8}}
\DoxyCodeLine{119 \textcolor{preprocessor}{    \#define \_\_NO\_RETURN \_\_attribute\_\_((\_\_noreturn\_\_))}}
\DoxyCodeLine{120 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{121 \textcolor{preprocessor}{    \#define \_\_NO\_RETURN \_Pragma("{}object\_attribute=\_\_noreturn"{}})}
\DoxyCodeLine{122 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{124 }
\DoxyCodeLine{125 \textcolor{preprocessor}{\#ifndef   \_\_PACKED}}
\DoxyCodeLine{126 \textcolor{preprocessor}{  \#if \_\_ICCARM\_V8}}
\DoxyCodeLine{127 \textcolor{preprocessor}{    \#define \_\_PACKED \_\_attribute\_\_((packed, aligned(1)))}}
\DoxyCodeLine{128 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{129     \textcolor{comment}{/* Needs IAR language extensions */}}
\DoxyCodeLine{130 \textcolor{preprocessor}{    \#define \_\_PACKED \_\_packed}}
\DoxyCodeLine{131 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{133 }
\DoxyCodeLine{134 \textcolor{preprocessor}{\#ifndef   \_\_PACKED\_STRUCT}}
\DoxyCodeLine{135 \textcolor{preprocessor}{  \#if \_\_ICCARM\_V8}}
\DoxyCodeLine{136 \textcolor{preprocessor}{    \#define \_\_PACKED\_STRUCT struct \_\_attribute\_\_((packed, aligned(1)))}}
\DoxyCodeLine{137 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{138     \textcolor{comment}{/* Needs IAR language extensions */}}
\DoxyCodeLine{139 \textcolor{preprocessor}{    \#define \_\_PACKED\_STRUCT \_\_packed struct}}
\DoxyCodeLine{140 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{141 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{142 }
\DoxyCodeLine{143 \textcolor{preprocessor}{\#ifndef   \_\_PACKED\_UNION}}
\DoxyCodeLine{144 \textcolor{preprocessor}{  \#if \_\_ICCARM\_V8}}
\DoxyCodeLine{145 \textcolor{preprocessor}{    \#define \_\_PACKED\_UNION union \_\_attribute\_\_((packed, aligned(1)))}}
\DoxyCodeLine{146 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{147     \textcolor{comment}{/* Needs IAR language extensions */}}
\DoxyCodeLine{148 \textcolor{preprocessor}{    \#define \_\_PACKED\_UNION \_\_packed union}}
\DoxyCodeLine{149 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{151 }
\DoxyCodeLine{152 \textcolor{preprocessor}{\#ifndef   \_\_RESTRICT}}
\DoxyCodeLine{153 \textcolor{preprocessor}{  \#define \_\_RESTRICT            restrict}}
\DoxyCodeLine{154 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{155 }
\DoxyCodeLine{156 \textcolor{preprocessor}{\#ifndef   \_\_STATIC\_INLINE}}
\DoxyCodeLine{157 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE       static inline}}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{159 }
\DoxyCodeLine{160 \textcolor{preprocessor}{\#ifndef   \_\_FORCEINLINE}}
\DoxyCodeLine{161 \textcolor{preprocessor}{  \#define \_\_FORCEINLINE         \_Pragma("{}inline=forced"{}})}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{163 }
\DoxyCodeLine{164 \textcolor{preprocessor}{\#ifndef   \_\_STATIC\_FORCEINLINE}}
\DoxyCodeLine{165 \textcolor{preprocessor}{  \#define \_\_STATIC\_FORCEINLINE  \_\_FORCEINLINE \_\_STATIC\_INLINE}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{167 }
\DoxyCodeLine{168 \textcolor{preprocessor}{\#ifndef \_\_UNALIGNED\_UINT16\_READ}}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#pragma language=save}}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#pragma language=extended}}
\DoxyCodeLine{171 \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint16\_t \mbox{\hyperlink{cmsis__iccarm_8h_a1305dc7358478164e7ae459adad136d9}{\_\_iar\_uint16\_read}}(\textcolor{keywordtype}{void} \textcolor{keyword}{const} *ptr)}
\DoxyCodeLine{172 \{}
\DoxyCodeLine{173   \textcolor{keywordflow}{return} *(\_\_packed uint16\_t*)(ptr);}
\DoxyCodeLine{174 \}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#pragma language=restore}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define \_\_UNALIGNED\_UINT16\_READ(PTR) \_\_iar\_uint16\_read(PTR)}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{178 }
\DoxyCodeLine{179 }
\DoxyCodeLine{180 \textcolor{preprocessor}{\#ifndef \_\_UNALIGNED\_UINT16\_WRITE}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#pragma language=save}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#pragma language=extended}}
\DoxyCodeLine{183 \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void} \mbox{\hyperlink{cmsis__iccarm_8h_a68e7687068868fc26ad03774570131c6}{\_\_iar\_uint16\_write}}(\textcolor{keywordtype}{void} \textcolor{keyword}{const} *ptr, uint16\_t val)}
\DoxyCodeLine{184 \{}
\DoxyCodeLine{185   *(\_\_packed uint16\_t*)(ptr) = val;;}
\DoxyCodeLine{186 \}}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#pragma language=restore}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define \_\_UNALIGNED\_UINT16\_WRITE(PTR,VAL) \_\_iar\_uint16\_write(PTR,VAL)}}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{190 }
\DoxyCodeLine{191 \textcolor{preprocessor}{\#ifndef \_\_UNALIGNED\_UINT32\_READ}}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#pragma language=save}}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#pragma language=extended}}
\DoxyCodeLine{194 \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \mbox{\hyperlink{cmsis__iccarm_8h_a3f6f0554c695fa3f5a9a7b62987378ba}{\_\_iar\_uint32\_read}}(\textcolor{keywordtype}{void} \textcolor{keyword}{const} *ptr)}
\DoxyCodeLine{195 \{}
\DoxyCodeLine{196   \textcolor{keywordflow}{return} *(\_\_packed uint32\_t*)(ptr);}
\DoxyCodeLine{197 \}}
\DoxyCodeLine{198 \textcolor{preprocessor}{\#pragma language=restore}}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define \_\_UNALIGNED\_UINT32\_READ(PTR) \_\_iar\_uint32\_read(PTR)}}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{201 }
\DoxyCodeLine{202 \textcolor{preprocessor}{\#ifndef \_\_UNALIGNED\_UINT32\_WRITE}}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#pragma language=save}}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#pragma language=extended}}
\DoxyCodeLine{205 \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void} \mbox{\hyperlink{cmsis__iccarm_8h_a9be6bc4e50ac50dca4005e28e648a675}{\_\_iar\_uint32\_write}}(\textcolor{keywordtype}{void} \textcolor{keyword}{const} *ptr, uint32\_t val)}
\DoxyCodeLine{206 \{}
\DoxyCodeLine{207   *(\_\_packed uint32\_t*)(ptr) = val;;}
\DoxyCodeLine{208 \}}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#pragma language=restore}}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define \_\_UNALIGNED\_UINT32\_WRITE(PTR,VAL) \_\_iar\_uint32\_write(PTR,VAL)}}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{212 }
\DoxyCodeLine{213 \textcolor{preprocessor}{\#ifndef \_\_UNALIGNED\_UINT32   }\textcolor{comment}{/* deprecated */}\textcolor{preprocessor}{}}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#pragma language=save}}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#pragma language=extended}}
\DoxyCodeLine{216 \_\_packed \textcolor{keyword}{struct  }\mbox{\hyperlink{struct____iar__u32}{\_\_iar\_u32}} \{ uint32\_t \mbox{\hyperlink{struct____iar__u32_a9e0a00edabf3b8a5dafff624fff7bbfc}{v}}; \};}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#pragma language=restore}}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define \_\_UNALIGNED\_UINT32(PTR) (((struct \_\_iar\_u32 *)(PTR))-\/>v)}}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{220 }
\DoxyCodeLine{221 \textcolor{preprocessor}{\#ifndef   \_\_USED}}
\DoxyCodeLine{222 \textcolor{preprocessor}{  \#if \_\_ICCARM\_V8}}
\DoxyCodeLine{223 \textcolor{preprocessor}{    \#define \_\_USED \_\_attribute\_\_((used))}}
\DoxyCodeLine{224 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{225 \textcolor{preprocessor}{    \#define \_\_USED \_Pragma("{}\_\_root"{}})}
\DoxyCodeLine{226 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{228 }
\DoxyCodeLine{229 \textcolor{preprocessor}{\#ifndef   \_\_WEAK}}
\DoxyCodeLine{230 \textcolor{preprocessor}{  \#if \_\_ICCARM\_V8}}
\DoxyCodeLine{231 \textcolor{preprocessor}{    \#define \_\_WEAK \_\_attribute\_\_((weak))}}
\DoxyCodeLine{232 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{233 \textcolor{preprocessor}{    \#define \_\_WEAK \_Pragma("{}\_\_weak"{}})}
\DoxyCodeLine{234 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{236 }
\DoxyCodeLine{237 }
\DoxyCodeLine{238 \textcolor{preprocessor}{\#ifndef \_\_ICCARM\_INTRINSICS\_VERSION\_\_}}
\DoxyCodeLine{239 \textcolor{preprocessor}{  \#define \_\_ICCARM\_INTRINSICS\_VERSION\_\_  0}}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{241 }
\DoxyCodeLine{242 \textcolor{preprocessor}{\#if \_\_ICCARM\_INTRINSICS\_VERSION\_\_ == 2}}
\DoxyCodeLine{243 }
\DoxyCodeLine{244 \textcolor{preprocessor}{  \#if defined(\_\_CLZ)}}
\DoxyCodeLine{245 \textcolor{preprocessor}{    \#undef \_\_CLZ}}
\DoxyCodeLine{246 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{247 \textcolor{preprocessor}{  \#if defined(\_\_REVSH)}}
\DoxyCodeLine{248 \textcolor{preprocessor}{    \#undef \_\_REVSH}}
\DoxyCodeLine{249 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{250 \textcolor{preprocessor}{  \#if defined(\_\_RBIT)}}
\DoxyCodeLine{251 \textcolor{preprocessor}{    \#undef \_\_RBIT}}
\DoxyCodeLine{252 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{253 \textcolor{preprocessor}{  \#if defined(\_\_SSAT)}}
\DoxyCodeLine{254 \textcolor{preprocessor}{    \#undef \_\_SSAT}}
\DoxyCodeLine{255 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{256 \textcolor{preprocessor}{  \#if defined(\_\_USAT)}}
\DoxyCodeLine{257 \textcolor{preprocessor}{    \#undef \_\_USAT}}
\DoxyCodeLine{258 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{259 }
\DoxyCodeLine{260 \textcolor{preprocessor}{  \#include "{}iccarm\_builtin.h"{}}}
\DoxyCodeLine{261 }
\DoxyCodeLine{262 \textcolor{preprocessor}{  \#define \_\_disable\_fault\_irq \_\_iar\_builtin\_disable\_fiq}}
\DoxyCodeLine{263 \textcolor{preprocessor}{  \#define \_\_disable\_irq       \_\_iar\_builtin\_disable\_interrupt}}
\DoxyCodeLine{264 \textcolor{preprocessor}{  \#define \_\_enable\_fault\_irq  \_\_iar\_builtin\_enable\_fiq}}
\DoxyCodeLine{265 \textcolor{preprocessor}{  \#define \_\_enable\_irq        \_\_iar\_builtin\_enable\_interrupt}}
\DoxyCodeLine{266 \textcolor{preprocessor}{  \#define \_\_arm\_rsr           \_\_iar\_builtin\_rsr}}
\DoxyCodeLine{267 \textcolor{preprocessor}{  \#define \_\_arm\_wsr           \_\_iar\_builtin\_wsr}}
\DoxyCodeLine{268 }
\DoxyCodeLine{269 }
\DoxyCodeLine{270 \textcolor{preprocessor}{  \#define \_\_get\_APSR()                (\_\_arm\_rsr("{}APSR"{}}))}
\DoxyCodeLine{271 \textcolor{preprocessor}{  \#define \_\_get\_BASEPRI()             (\_\_arm\_rsr("{}BASEPRI"{}}))}
\DoxyCodeLine{272 \textcolor{preprocessor}{  \#define \_\_get\_CONTROL()             (\_\_arm\_rsr("{}CONTROL"{}}))}
\DoxyCodeLine{273 \textcolor{preprocessor}{  \#define \_\_get\_FAULTMASK()           (\_\_arm\_rsr("{}FAULTMASK"{}}))}
\DoxyCodeLine{274 }
\DoxyCodeLine{275 \textcolor{preprocessor}{  \#if ((defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)) \&\& \(\backslash\)}}
\DoxyCodeLine{276 \textcolor{preprocessor}{       (defined (\_\_FPU\_USED   ) \&\& (\_\_FPU\_USED    == 1U))     )}}
\DoxyCodeLine{277 \textcolor{preprocessor}{    \#define \_\_get\_FPSCR()             (\_\_arm\_rsr("{}FPSCR"{}}))}
\DoxyCodeLine{278 \textcolor{preprocessor}{    \#define \_\_set\_FPSCR(VALUE)        (\_\_arm\_wsr("{}FPSCR"{}}, (VALUE)))}
\DoxyCodeLine{279 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{280 \textcolor{preprocessor}{    \#define \_\_get\_FPSCR()             ( 0 )}}
\DoxyCodeLine{281 \textcolor{preprocessor}{    \#define \_\_set\_FPSCR(VALUE)        ((void)VALUE)}}
\DoxyCodeLine{282 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{283 }
\DoxyCodeLine{284 \textcolor{preprocessor}{  \#define \_\_get\_IPSR()                (\_\_arm\_rsr("{}IPSR"{}}))}
\DoxyCodeLine{285 \textcolor{preprocessor}{  \#define \_\_get\_MSP()                 (\_\_arm\_rsr("{}MSP"{}}))}
\DoxyCodeLine{286 \textcolor{preprocessor}{  \#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{287 \textcolor{preprocessor}{       (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{288     \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{289 \textcolor{preprocessor}{    \#define \_\_get\_MSPLIM()            (0U)}}
\DoxyCodeLine{290 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{291 \textcolor{preprocessor}{    \#define \_\_get\_MSPLIM()            (\_\_arm\_rsr("{}MSPLIM"{}}))}
\DoxyCodeLine{292 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{293 \textcolor{preprocessor}{  \#define \_\_get\_PRIMASK()             (\_\_arm\_rsr("{}PRIMASK"{}}))}
\DoxyCodeLine{294 \textcolor{preprocessor}{  \#define \_\_get\_PSP()                 (\_\_arm\_rsr("{}PSP"{}}))}
\DoxyCodeLine{295 }
\DoxyCodeLine{296 \textcolor{preprocessor}{  \#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{297 \textcolor{preprocessor}{       (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{298     \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{299 \textcolor{preprocessor}{    \#define \_\_get\_PSPLIM()            (0U)}}
\DoxyCodeLine{300 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{301 \textcolor{preprocessor}{    \#define \_\_get\_PSPLIM()            (\_\_arm\_rsr("{}PSPLIM"{}}))}
\DoxyCodeLine{302 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{303 }
\DoxyCodeLine{304 \textcolor{preprocessor}{  \#define \_\_get\_xPSR()                (\_\_arm\_rsr("{}xPSR"{}}))}
\DoxyCodeLine{305 }
\DoxyCodeLine{306 \textcolor{preprocessor}{  \#define \_\_set\_BASEPRI(VALUE)        (\_\_arm\_wsr("{}BASEPRI"{}}, (VALUE)))}
\DoxyCodeLine{307 \textcolor{preprocessor}{  \#define \_\_set\_BASEPRI\_MAX(VALUE)    (\_\_arm\_wsr("{}BASEPRI\_MAX"{}}, (VALUE)))}
\DoxyCodeLine{308 \textcolor{preprocessor}{  \#define \_\_set\_CONTROL(VALUE)        (\_\_arm\_wsr("{}CONTROL"{}}, (VALUE)))}
\DoxyCodeLine{309 \textcolor{preprocessor}{  \#define \_\_set\_FAULTMASK(VALUE)      (\_\_arm\_wsr("{}FAULTMASK"{}}, (VALUE)))}
\DoxyCodeLine{310 \textcolor{preprocessor}{  \#define \_\_set\_MSP(VALUE)            (\_\_arm\_wsr("{}MSP"{}}, (VALUE)))}
\DoxyCodeLine{311 }
\DoxyCodeLine{312 \textcolor{preprocessor}{  \#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{313 \textcolor{preprocessor}{       (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{314     \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{315 \textcolor{preprocessor}{    \#define \_\_set\_MSPLIM(VALUE)       ((void)(VALUE))}}
\DoxyCodeLine{316 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{317 \textcolor{preprocessor}{    \#define \_\_set\_MSPLIM(VALUE)       (\_\_arm\_wsr("{}MSPLIM"{}}, (VALUE)))}
\DoxyCodeLine{318 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{319 \textcolor{preprocessor}{  \#define \_\_set\_PRIMASK(VALUE)        (\_\_arm\_wsr("{}PRIMASK"{}}, (VALUE)))}
\DoxyCodeLine{320 \textcolor{preprocessor}{  \#define \_\_set\_PSP(VALUE)            (\_\_arm\_wsr("{}PSP"{}}, (VALUE)))}
\DoxyCodeLine{321 \textcolor{preprocessor}{  \#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{322 \textcolor{preprocessor}{       (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{323     \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{324 \textcolor{preprocessor}{    \#define \_\_set\_PSPLIM(VALUE)       ((void)(VALUE))}}
\DoxyCodeLine{325 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{326 \textcolor{preprocessor}{    \#define \_\_set\_PSPLIM(VALUE)       (\_\_arm\_wsr("{}PSPLIM"{}}, (VALUE)))}
\DoxyCodeLine{327 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{328 }
\DoxyCodeLine{329 \textcolor{preprocessor}{  \#define \_\_TZ\_get\_CONTROL\_NS()       (\_\_arm\_rsr("{}CONTROL\_NS"{}}))}
\DoxyCodeLine{330 \textcolor{preprocessor}{  \#define \_\_TZ\_set\_CONTROL\_NS(VALUE)  (\_\_arm\_wsr("{}CONTROL\_NS"{}}, (VALUE)))}
\DoxyCodeLine{331 \textcolor{preprocessor}{  \#define \_\_TZ\_get\_PSP\_NS()           (\_\_arm\_rsr("{}PSP\_NS"{}}))}
\DoxyCodeLine{332 \textcolor{preprocessor}{  \#define \_\_TZ\_set\_PSP\_NS(VALUE)      (\_\_arm\_wsr("{}PSP\_NS"{}}, (VALUE)))}
\DoxyCodeLine{333 \textcolor{preprocessor}{  \#define \_\_TZ\_get\_MSP\_NS()           (\_\_arm\_rsr("{}MSP\_NS"{}}))}
\DoxyCodeLine{334 \textcolor{preprocessor}{  \#define \_\_TZ\_set\_MSP\_NS(VALUE)      (\_\_arm\_wsr("{}MSP\_NS"{}}, (VALUE)))}
\DoxyCodeLine{335 \textcolor{preprocessor}{  \#define \_\_TZ\_get\_SP\_NS()            (\_\_arm\_rsr("{}SP\_NS"{}}))}
\DoxyCodeLine{336 \textcolor{preprocessor}{  \#define \_\_TZ\_set\_SP\_NS(VALUE)       (\_\_arm\_wsr("{}SP\_NS"{}}, (VALUE)))}
\DoxyCodeLine{337 \textcolor{preprocessor}{  \#define \_\_TZ\_get\_PRIMASK\_NS()       (\_\_arm\_rsr("{}PRIMASK\_NS"{}}))}
\DoxyCodeLine{338 \textcolor{preprocessor}{  \#define \_\_TZ\_set\_PRIMASK\_NS(VALUE)  (\_\_arm\_wsr("{}PRIMASK\_NS"{}}, (VALUE)))}
\DoxyCodeLine{339 \textcolor{preprocessor}{  \#define \_\_TZ\_get\_BASEPRI\_NS()       (\_\_arm\_rsr("{}BASEPRI\_NS"{}}))}
\DoxyCodeLine{340 \textcolor{preprocessor}{  \#define \_\_TZ\_set\_BASEPRI\_NS(VALUE)  (\_\_arm\_wsr("{}BASEPRI\_NS"{}}, (VALUE)))}
\DoxyCodeLine{341 \textcolor{preprocessor}{  \#define \_\_TZ\_get\_FAULTMASK\_NS()     (\_\_arm\_rsr("{}FAULTMASK\_NS"{}}))}
\DoxyCodeLine{342 \textcolor{preprocessor}{  \#define \_\_TZ\_set\_FAULTMASK\_NS(VALUE)(\_\_arm\_wsr("{}FAULTMASK\_NS"{}}, (VALUE)))}
\DoxyCodeLine{343 \textcolor{preprocessor}{  \#define \_\_TZ\_get\_PSPLIM\_NS()        (\_\_arm\_rsr("{}PSPLIM\_NS"{}}))}
\DoxyCodeLine{344 \textcolor{preprocessor}{  \#define \_\_TZ\_set\_PSPLIM\_NS(VALUE)   (\_\_arm\_wsr("{}PSPLIM\_NS"{}}, (VALUE)))}
\DoxyCodeLine{345 \textcolor{preprocessor}{  \#define \_\_TZ\_get\_MSPLIM\_NS()        (\_\_arm\_rsr("{}MSPLIM\_NS"{}}))}
\DoxyCodeLine{346 \textcolor{preprocessor}{  \#define \_\_TZ\_set\_MSPLIM\_NS(VALUE)   (\_\_arm\_wsr("{}MSPLIM\_NS"{}}, (VALUE)))}
\DoxyCodeLine{347 }
\DoxyCodeLine{348 \textcolor{preprocessor}{  \#define \_\_NOP     \_\_iar\_builtin\_no\_operation}}
\DoxyCodeLine{349 }
\DoxyCodeLine{350 \textcolor{preprocessor}{  \#define \_\_CLZ     \_\_iar\_builtin\_CLZ}}
\DoxyCodeLine{351 \textcolor{preprocessor}{  \#define \_\_CLREX   \_\_iar\_builtin\_CLREX}}
\DoxyCodeLine{352 }
\DoxyCodeLine{353 \textcolor{preprocessor}{  \#define \_\_DMB     \_\_iar\_builtin\_DMB}}
\DoxyCodeLine{354 \textcolor{preprocessor}{  \#define \_\_DSB     \_\_iar\_builtin\_DSB}}
\DoxyCodeLine{355 \textcolor{preprocessor}{  \#define \_\_ISB     \_\_iar\_builtin\_ISB}}
\DoxyCodeLine{356 }
\DoxyCodeLine{357 \textcolor{preprocessor}{  \#define \_\_LDREXB  \_\_iar\_builtin\_LDREXB}}
\DoxyCodeLine{358 \textcolor{preprocessor}{  \#define \_\_LDREXH  \_\_iar\_builtin\_LDREXH}}
\DoxyCodeLine{359 \textcolor{preprocessor}{  \#define \_\_LDREXW  \_\_iar\_builtin\_LDREX}}
\DoxyCodeLine{360 }
\DoxyCodeLine{361 \textcolor{preprocessor}{  \#define \_\_RBIT    \_\_iar\_builtin\_RBIT}}
\DoxyCodeLine{362 \textcolor{preprocessor}{  \#define \_\_REV     \_\_iar\_builtin\_REV}}
\DoxyCodeLine{363 \textcolor{preprocessor}{  \#define \_\_REV16   \_\_iar\_builtin\_REV16}}
\DoxyCodeLine{364 }
\DoxyCodeLine{365   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} int16\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gacb695341318226a5f69ed508166622ac}{\_\_REVSH}}(int16\_t val)}
\DoxyCodeLine{366   \{}
\DoxyCodeLine{367     \textcolor{keywordflow}{return} (int16\_t) \_\_iar\_builtin\_REVSH(val);}
\DoxyCodeLine{368   \}}
\DoxyCodeLine{369 }
\DoxyCodeLine{370 \textcolor{preprocessor}{  \#define \_\_ROR     \_\_iar\_builtin\_ROR}}
\DoxyCodeLine{371 \textcolor{preprocessor}{  \#define \_\_RRX     \_\_iar\_builtin\_RRX}}
\DoxyCodeLine{372 }
\DoxyCodeLine{373 \textcolor{preprocessor}{  \#define \_\_SEV     \_\_iar\_builtin\_SEV}}
\DoxyCodeLine{374 }
\DoxyCodeLine{375 \textcolor{preprocessor}{  \#if !\_\_IAR\_M0\_FAMILY}}
\DoxyCodeLine{376 \textcolor{preprocessor}{    \#define \_\_SSAT    \_\_iar\_builtin\_SSAT}}
\DoxyCodeLine{377 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{378 }
\DoxyCodeLine{379 \textcolor{preprocessor}{  \#define \_\_STREXB  \_\_iar\_builtin\_STREXB}}
\DoxyCodeLine{380 \textcolor{preprocessor}{  \#define \_\_STREXH  \_\_iar\_builtin\_STREXH}}
\DoxyCodeLine{381 \textcolor{preprocessor}{  \#define \_\_STREXW  \_\_iar\_builtin\_STREX}}
\DoxyCodeLine{382 }
\DoxyCodeLine{383 \textcolor{preprocessor}{  \#if !\_\_IAR\_M0\_FAMILY}}
\DoxyCodeLine{384 \textcolor{preprocessor}{    \#define \_\_USAT    \_\_iar\_builtin\_USAT}}
\DoxyCodeLine{385 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{386 }
\DoxyCodeLine{387 \textcolor{preprocessor}{  \#define \_\_WFE     \_\_iar\_builtin\_WFE}}
\DoxyCodeLine{388 \textcolor{preprocessor}{  \#define \_\_WFI     \_\_iar\_builtin\_WFI}}
\DoxyCodeLine{389 }
\DoxyCodeLine{390 \textcolor{preprocessor}{  \#if \_\_ARM\_MEDIA\_\_}}
\DoxyCodeLine{391 \textcolor{preprocessor}{    \#define \_\_SADD8   \_\_iar\_builtin\_SADD8}}
\DoxyCodeLine{392 \textcolor{preprocessor}{    \#define \_\_QADD8   \_\_iar\_builtin\_QADD8}}
\DoxyCodeLine{393 \textcolor{preprocessor}{    \#define \_\_SHADD8  \_\_iar\_builtin\_SHADD8}}
\DoxyCodeLine{394 \textcolor{preprocessor}{    \#define \_\_UADD8   \_\_iar\_builtin\_UADD8}}
\DoxyCodeLine{395 \textcolor{preprocessor}{    \#define \_\_UQADD8  \_\_iar\_builtin\_UQADD8}}
\DoxyCodeLine{396 \textcolor{preprocessor}{    \#define \_\_UHADD8  \_\_iar\_builtin\_UHADD8}}
\DoxyCodeLine{397 \textcolor{preprocessor}{    \#define \_\_SSUB8   \_\_iar\_builtin\_SSUB8}}
\DoxyCodeLine{398 \textcolor{preprocessor}{    \#define \_\_QSUB8   \_\_iar\_builtin\_QSUB8}}
\DoxyCodeLine{399 \textcolor{preprocessor}{    \#define \_\_SHSUB8  \_\_iar\_builtin\_SHSUB8}}
\DoxyCodeLine{400 \textcolor{preprocessor}{    \#define \_\_USUB8   \_\_iar\_builtin\_USUB8}}
\DoxyCodeLine{401 \textcolor{preprocessor}{    \#define \_\_UQSUB8  \_\_iar\_builtin\_UQSUB8}}
\DoxyCodeLine{402 \textcolor{preprocessor}{    \#define \_\_UHSUB8  \_\_iar\_builtin\_UHSUB8}}
\DoxyCodeLine{403 \textcolor{preprocessor}{    \#define \_\_SADD16  \_\_iar\_builtin\_SADD16}}
\DoxyCodeLine{404 \textcolor{preprocessor}{    \#define \_\_QADD16  \_\_iar\_builtin\_QADD16}}
\DoxyCodeLine{405 \textcolor{preprocessor}{    \#define \_\_SHADD16 \_\_iar\_builtin\_SHADD16}}
\DoxyCodeLine{406 \textcolor{preprocessor}{    \#define \_\_UADD16  \_\_iar\_builtin\_UADD16}}
\DoxyCodeLine{407 \textcolor{preprocessor}{    \#define \_\_UQADD16 \_\_iar\_builtin\_UQADD16}}
\DoxyCodeLine{408 \textcolor{preprocessor}{    \#define \_\_UHADD16 \_\_iar\_builtin\_UHADD16}}
\DoxyCodeLine{409 \textcolor{preprocessor}{    \#define \_\_SSUB16  \_\_iar\_builtin\_SSUB16}}
\DoxyCodeLine{410 \textcolor{preprocessor}{    \#define \_\_QSUB16  \_\_iar\_builtin\_QSUB16}}
\DoxyCodeLine{411 \textcolor{preprocessor}{    \#define \_\_SHSUB16 \_\_iar\_builtin\_SHSUB16}}
\DoxyCodeLine{412 \textcolor{preprocessor}{    \#define \_\_USUB16  \_\_iar\_builtin\_USUB16}}
\DoxyCodeLine{413 \textcolor{preprocessor}{    \#define \_\_UQSUB16 \_\_iar\_builtin\_UQSUB16}}
\DoxyCodeLine{414 \textcolor{preprocessor}{    \#define \_\_UHSUB16 \_\_iar\_builtin\_UHSUB16}}
\DoxyCodeLine{415 \textcolor{preprocessor}{    \#define \_\_SASX    \_\_iar\_builtin\_SASX}}
\DoxyCodeLine{416 \textcolor{preprocessor}{    \#define \_\_QASX    \_\_iar\_builtin\_QASX}}
\DoxyCodeLine{417 \textcolor{preprocessor}{    \#define \_\_SHASX   \_\_iar\_builtin\_SHASX}}
\DoxyCodeLine{418 \textcolor{preprocessor}{    \#define \_\_UASX    \_\_iar\_builtin\_UASX}}
\DoxyCodeLine{419 \textcolor{preprocessor}{    \#define \_\_UQASX   \_\_iar\_builtin\_UQASX}}
\DoxyCodeLine{420 \textcolor{preprocessor}{    \#define \_\_UHASX   \_\_iar\_builtin\_UHASX}}
\DoxyCodeLine{421 \textcolor{preprocessor}{    \#define \_\_SSAX    \_\_iar\_builtin\_SSAX}}
\DoxyCodeLine{422 \textcolor{preprocessor}{    \#define \_\_QSAX    \_\_iar\_builtin\_QSAX}}
\DoxyCodeLine{423 \textcolor{preprocessor}{    \#define \_\_SHSAX   \_\_iar\_builtin\_SHSAX}}
\DoxyCodeLine{424 \textcolor{preprocessor}{    \#define \_\_USAX    \_\_iar\_builtin\_USAX}}
\DoxyCodeLine{425 \textcolor{preprocessor}{    \#define \_\_UQSAX   \_\_iar\_builtin\_UQSAX}}
\DoxyCodeLine{426 \textcolor{preprocessor}{    \#define \_\_UHSAX   \_\_iar\_builtin\_UHSAX}}
\DoxyCodeLine{427 \textcolor{preprocessor}{    \#define \_\_USAD8   \_\_iar\_builtin\_USAD8}}
\DoxyCodeLine{428 \textcolor{preprocessor}{    \#define \_\_USADA8  \_\_iar\_builtin\_USADA8}}
\DoxyCodeLine{429 \textcolor{preprocessor}{    \#define \_\_SSAT16  \_\_iar\_builtin\_SSAT16}}
\DoxyCodeLine{430 \textcolor{preprocessor}{    \#define \_\_USAT16  \_\_iar\_builtin\_USAT16}}
\DoxyCodeLine{431 \textcolor{preprocessor}{    \#define \_\_UXTB16  \_\_iar\_builtin\_UXTB16}}
\DoxyCodeLine{432 \textcolor{preprocessor}{    \#define \_\_UXTAB16 \_\_iar\_builtin\_UXTAB16}}
\DoxyCodeLine{433 \textcolor{preprocessor}{    \#define \_\_SXTB16  \_\_iar\_builtin\_SXTB16}}
\DoxyCodeLine{434 \textcolor{preprocessor}{    \#define \_\_SXTAB16 \_\_iar\_builtin\_SXTAB16}}
\DoxyCodeLine{435 \textcolor{preprocessor}{    \#define \_\_SMUAD   \_\_iar\_builtin\_SMUAD}}
\DoxyCodeLine{436 \textcolor{preprocessor}{    \#define \_\_SMUADX  \_\_iar\_builtin\_SMUADX}}
\DoxyCodeLine{437 \textcolor{preprocessor}{    \#define \_\_SMMLA   \_\_iar\_builtin\_SMMLA}}
\DoxyCodeLine{438 \textcolor{preprocessor}{    \#define \_\_SMLAD   \_\_iar\_builtin\_SMLAD}}
\DoxyCodeLine{439 \textcolor{preprocessor}{    \#define \_\_SMLADX  \_\_iar\_builtin\_SMLADX}}
\DoxyCodeLine{440 \textcolor{preprocessor}{    \#define \_\_SMLALD  \_\_iar\_builtin\_SMLALD}}
\DoxyCodeLine{441 \textcolor{preprocessor}{    \#define \_\_SMLALDX \_\_iar\_builtin\_SMLALDX}}
\DoxyCodeLine{442 \textcolor{preprocessor}{    \#define \_\_SMUSD   \_\_iar\_builtin\_SMUSD}}
\DoxyCodeLine{443 \textcolor{preprocessor}{    \#define \_\_SMUSDX  \_\_iar\_builtin\_SMUSDX}}
\DoxyCodeLine{444 \textcolor{preprocessor}{    \#define \_\_SMLSD   \_\_iar\_builtin\_SMLSD}}
\DoxyCodeLine{445 \textcolor{preprocessor}{    \#define \_\_SMLSDX  \_\_iar\_builtin\_SMLSDX}}
\DoxyCodeLine{446 \textcolor{preprocessor}{    \#define \_\_SMLSLD  \_\_iar\_builtin\_SMLSLD}}
\DoxyCodeLine{447 \textcolor{preprocessor}{    \#define \_\_SMLSLDX \_\_iar\_builtin\_SMLSLDX}}
\DoxyCodeLine{448 \textcolor{preprocessor}{    \#define \_\_SEL     \_\_iar\_builtin\_SEL}}
\DoxyCodeLine{449 \textcolor{preprocessor}{    \#define \_\_QADD    \_\_iar\_builtin\_QADD}}
\DoxyCodeLine{450 \textcolor{preprocessor}{    \#define \_\_QSUB    \_\_iar\_builtin\_QSUB}}
\DoxyCodeLine{451 \textcolor{preprocessor}{    \#define \_\_PKHBT   \_\_iar\_builtin\_PKHBT}}
\DoxyCodeLine{452 \textcolor{preprocessor}{    \#define \_\_PKHTB   \_\_iar\_builtin\_PKHTB}}
\DoxyCodeLine{453 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{454 }
\DoxyCodeLine{455 \textcolor{preprocessor}{\#else }\textcolor{comment}{/* \_\_ICCARM\_INTRINSICS\_VERSION\_\_ == 2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{456 }
\DoxyCodeLine{457 \textcolor{preprocessor}{  \#if \_\_IAR\_M0\_FAMILY}}
\DoxyCodeLine{458    \textcolor{comment}{/* Avoid clash between intrinsics.h and arm\_math.h when compiling for Cortex-\/M0. */}}
\DoxyCodeLine{459 \textcolor{preprocessor}{    \#define \_\_CLZ  \_\_cmsis\_iar\_clz\_not\_active}}
\DoxyCodeLine{460 \textcolor{preprocessor}{    \#define \_\_SSAT \_\_cmsis\_iar\_ssat\_not\_active}}
\DoxyCodeLine{461 \textcolor{preprocessor}{    \#define \_\_USAT \_\_cmsis\_iar\_usat\_not\_active}}
\DoxyCodeLine{462 \textcolor{preprocessor}{    \#define \_\_RBIT \_\_cmsis\_iar\_rbit\_not\_active}}
\DoxyCodeLine{463 \textcolor{preprocessor}{    \#define \_\_get\_APSR  \_\_cmsis\_iar\_get\_APSR\_not\_active}}
\DoxyCodeLine{464 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{465 }
\DoxyCodeLine{466 }
\DoxyCodeLine{467 \textcolor{preprocessor}{  \#if (!((defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)) \&\& \(\backslash\)}}
\DoxyCodeLine{468 \textcolor{preprocessor}{         (defined (\_\_FPU\_USED   ) \&\& (\_\_FPU\_USED    == 1U))     ))}}
\DoxyCodeLine{469 \textcolor{preprocessor}{    \#define \_\_get\_FPSCR \_\_cmsis\_iar\_get\_FPSR\_not\_active}}
\DoxyCodeLine{470 \textcolor{preprocessor}{    \#define \_\_set\_FPSCR \_\_cmsis\_iar\_set\_FPSR\_not\_active}}
\DoxyCodeLine{471 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{472 }
\DoxyCodeLine{473 \textcolor{preprocessor}{  \#ifdef \_\_INTRINSICS\_INCLUDED}}
\DoxyCodeLine{474 \textcolor{preprocessor}{  \#error intrinsics.h is already included previously!}}
\DoxyCodeLine{475 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{476 }
\DoxyCodeLine{477 \textcolor{preprocessor}{  \#include <intrinsics.h>}}
\DoxyCodeLine{478 }
\DoxyCodeLine{479 \textcolor{preprocessor}{  \#if \_\_IAR\_M0\_FAMILY}}
\DoxyCodeLine{480    \textcolor{comment}{/* Avoid clash between intrinsics.h and arm\_math.h when compiling for Cortex-\/M0. */}}
\DoxyCodeLine{481 \textcolor{preprocessor}{    \#undef \_\_CLZ}}
\DoxyCodeLine{482 \textcolor{preprocessor}{    \#undef \_\_SSAT}}
\DoxyCodeLine{483 \textcolor{preprocessor}{    \#undef \_\_USAT}}
\DoxyCodeLine{484 \textcolor{preprocessor}{    \#undef \_\_RBIT}}
\DoxyCodeLine{485 \textcolor{preprocessor}{    \#undef \_\_get\_APSR}}
\DoxyCodeLine{486 }
\DoxyCodeLine{487     \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint8\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga5d5bb1527e042be4a9fa5a33f65cc248}{\_\_CLZ}}(uint32\_t data)}
\DoxyCodeLine{488     \{}
\DoxyCodeLine{489       \textcolor{keywordflow}{if} (data == 0U) \{ \textcolor{keywordflow}{return} 32U; \}}
\DoxyCodeLine{490 }
\DoxyCodeLine{491       uint32\_t count = 0U;}
\DoxyCodeLine{492       uint32\_t mask = 0x80000000U;}
\DoxyCodeLine{493 }
\DoxyCodeLine{494       \textcolor{keywordflow}{while} ((data \& mask) == 0U)}
\DoxyCodeLine{495       \{}
\DoxyCodeLine{496         count += 1U;}
\DoxyCodeLine{497         mask = mask >> 1U;}
\DoxyCodeLine{498       \}}
\DoxyCodeLine{499       \textcolor{keywordflow}{return} count;}
\DoxyCodeLine{500     \}}
\DoxyCodeLine{501 }
\DoxyCodeLine{502     \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaf944a7b7d8fd70164cca27669316bcf7}{\_\_RBIT}}(uint32\_t v)}
\DoxyCodeLine{503     \{}
\DoxyCodeLine{504       uint8\_t sc = 31U;}
\DoxyCodeLine{505       uint32\_t r = v;}
\DoxyCodeLine{506       \textcolor{keywordflow}{for} (v >>= 1U; v; v >>= 1U)}
\DoxyCodeLine{507       \{}
\DoxyCodeLine{508         r <<= 1U;}
\DoxyCodeLine{509         r |= v \& 1U;}
\DoxyCodeLine{510         sc-\/-\/;}
\DoxyCodeLine{511       \}}
\DoxyCodeLine{512       \textcolor{keywordflow}{return} (r << sc);}
\DoxyCodeLine{513     \}}
\DoxyCodeLine{514 }
\DoxyCodeLine{515     \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gadff4f1e599946e8ae96fba17b5245f04}{\_\_get\_APSR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{516     \{}
\DoxyCodeLine{517       uint32\_t res;}
\DoxyCodeLine{518       \_\_asm(\textcolor{stringliteral}{"{}MRS      \%0,APSR"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{519       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{520     \}}
\DoxyCodeLine{521 }
\DoxyCodeLine{522 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{523 }
\DoxyCodeLine{524 \textcolor{preprocessor}{  \#if (!((defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)) \&\& \(\backslash\)}}
\DoxyCodeLine{525 \textcolor{preprocessor}{         (defined (\_\_FPU\_USED   ) \&\& (\_\_FPU\_USED    == 1U))     ))}}
\DoxyCodeLine{526 \textcolor{preprocessor}{    \#undef \_\_get\_FPSCR}}
\DoxyCodeLine{527 \textcolor{preprocessor}{    \#undef \_\_set\_FPSCR}}
\DoxyCodeLine{528 \textcolor{preprocessor}{    \#define \_\_get\_FPSCR()       (0)}}
\DoxyCodeLine{529 \textcolor{preprocessor}{    \#define \_\_set\_FPSCR(VALUE)  ((void)VALUE)}}
\DoxyCodeLine{530 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{531 }
\DoxyCodeLine{532 \textcolor{preprocessor}{  \#pragma diag\_suppress=Pe940}}
\DoxyCodeLine{533 \textcolor{preprocessor}{  \#pragma diag\_suppress=Pe177}}
\DoxyCodeLine{534 }
\DoxyCodeLine{535 \textcolor{preprocessor}{  \#define \_\_enable\_irq    \_\_enable\_interrupt}}
\DoxyCodeLine{536 \textcolor{preprocessor}{  \#define \_\_disable\_irq   \_\_disable\_interrupt}}
\DoxyCodeLine{537 \textcolor{preprocessor}{  \#define \_\_NOP           \_\_no\_operation}}
\DoxyCodeLine{538 }
\DoxyCodeLine{539 \textcolor{preprocessor}{  \#define \_\_get\_xPSR      \_\_get\_PSR}}
\DoxyCodeLine{540 }
\DoxyCodeLine{541 \textcolor{preprocessor}{  \#if (!defined(\_\_ARM\_ARCH\_6M\_\_) || \_\_ARM\_ARCH\_6M\_\_==0)}}
\DoxyCodeLine{542 }
\DoxyCodeLine{543     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \mbox{\hyperlink{cmsis__iccarm_8h_afe7e42185902df89a66f328a9792690b}{\_\_LDREXW}}(uint32\_t \textcolor{keyword}{volatile} *ptr)}
\DoxyCodeLine{544     \{}
\DoxyCodeLine{545       \textcolor{keywordflow}{return} \_\_LDREX((\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} *)ptr);}
\DoxyCodeLine{546     \}}
\DoxyCodeLine{547 }
\DoxyCodeLine{548     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \mbox{\hyperlink{cmsis__iccarm_8h_ab861d5af605077b6e52ffc8e67a8f9c6}{\_\_STREXW}}(uint32\_t value, uint32\_t \textcolor{keyword}{volatile} *ptr)}
\DoxyCodeLine{549     \{}
\DoxyCodeLine{550       \textcolor{keywordflow}{return} \_\_STREX(value, (\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} *)ptr);}
\DoxyCodeLine{551     \}}
\DoxyCodeLine{552 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{553 }
\DoxyCodeLine{554 }
\DoxyCodeLine{555   \textcolor{comment}{/* \_\_CORTEX\_M is defined in core\_cm0.h, core\_cm3.h and core\_cm4.h. */}}
\DoxyCodeLine{556 \textcolor{preprocessor}{  \#if (\_\_CORTEX\_M >= 0x03)}}
\DoxyCodeLine{557 }
\DoxyCodeLine{558     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \_\_RRX(uint32\_t value)}
\DoxyCodeLine{559     \{}
\DoxyCodeLine{560       uint32\_t result;}
\DoxyCodeLine{561       \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}(\textcolor{stringliteral}{"{}RRX      \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}}(result) : \textcolor{stringliteral}{"{}r"{}} (value) : \textcolor{stringliteral}{"{}cc"{}});}
\DoxyCodeLine{562       \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{563     \}}
\DoxyCodeLine{564 }
\DoxyCodeLine{565     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void} \_\_set\_BASEPRI\_MAX(uint32\_t value)}
\DoxyCodeLine{566     \{}
\DoxyCodeLine{567       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      BASEPRI\_MAX,\%0"{}}::\textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{568     \}}
\DoxyCodeLine{569 }
\DoxyCodeLine{570 }
\DoxyCodeLine{571 \textcolor{preprocessor}{    \#define \_\_enable\_fault\_irq  \_\_enable\_fiq}}
\DoxyCodeLine{572 \textcolor{preprocessor}{    \#define \_\_disable\_fault\_irq \_\_disable\_fiq}}
\DoxyCodeLine{573 }
\DoxyCodeLine{574 }
\DoxyCodeLine{575 \textcolor{preprocessor}{  \#endif }\textcolor{comment}{/* (\_\_CORTEX\_M >= 0x03) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{576 }
\DoxyCodeLine{577   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \mbox{\hyperlink{cmsis__iccarm_8h_a7105032649bf6158d4d2d5dc38a3f94c}{\_\_ROR}}(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{578   \{}
\DoxyCodeLine{579     \textcolor{keywordflow}{return} (op1 >> op2) | (op1 << ((\textcolor{keyword}{sizeof}(op1)*8)-\/op2));}
\DoxyCodeLine{580   \}}
\DoxyCodeLine{581 }
\DoxyCodeLine{582 \textcolor{preprocessor}{  \#if ((defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{583 \textcolor{preprocessor}{       (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    )}}
\DoxyCodeLine{584 }
\DoxyCodeLine{585    \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \_\_get\_MSPLIM(\textcolor{keywordtype}{void})}
\DoxyCodeLine{586     \{}
\DoxyCodeLine{587       uint32\_t res;}
\DoxyCodeLine{588 \textcolor{preprocessor}{    \#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{589 \textcolor{preprocessor}{         (!defined (\_\_ARM\_FEATURE\_CMSE  ) || (\_\_ARM\_FEATURE\_CMSE   < 3)))}}
\DoxyCodeLine{590       \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{591       res = 0U;}
\DoxyCodeLine{592 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{593       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,MSPLIM"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{594 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{595       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{596     \}}
\DoxyCodeLine{597 }
\DoxyCodeLine{598     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_set\_MSPLIM(uint32\_t value)}
\DoxyCodeLine{599     \{}
\DoxyCodeLine{600 \textcolor{preprocessor}{    \#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{601 \textcolor{preprocessor}{         (!defined (\_\_ARM\_FEATURE\_CMSE  ) || (\_\_ARM\_FEATURE\_CMSE   < 3)))}}
\DoxyCodeLine{602       \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{603       (void)value;}
\DoxyCodeLine{604 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{605       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      MSPLIM,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{606 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{607     \}}
\DoxyCodeLine{608 }
\DoxyCodeLine{609     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \_\_get\_PSPLIM(\textcolor{keywordtype}{void})}
\DoxyCodeLine{610     \{}
\DoxyCodeLine{611       uint32\_t res;}
\DoxyCodeLine{612 \textcolor{preprocessor}{    \#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{613 \textcolor{preprocessor}{         (!defined (\_\_ARM\_FEATURE\_CMSE  ) || (\_\_ARM\_FEATURE\_CMSE   < 3)))}}
\DoxyCodeLine{614       \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{615       res = 0U;}
\DoxyCodeLine{616 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{617       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,PSPLIM"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{618 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{619       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{620     \}}
\DoxyCodeLine{621 }
\DoxyCodeLine{622     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_set\_PSPLIM(uint32\_t value)}
\DoxyCodeLine{623     \{}
\DoxyCodeLine{624 \textcolor{preprocessor}{    \#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{625 \textcolor{preprocessor}{         (!defined (\_\_ARM\_FEATURE\_CMSE  ) || (\_\_ARM\_FEATURE\_CMSE   < 3)))}}
\DoxyCodeLine{626       \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{627       (void)value;}
\DoxyCodeLine{628 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{629       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      PSPLIM,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{630 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{631     \}}
\DoxyCodeLine{632 }
\DoxyCodeLine{633     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \_\_TZ\_get\_CONTROL\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{634     \{}
\DoxyCodeLine{635       uint32\_t res;}
\DoxyCodeLine{636       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,CONTROL\_NS"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{637       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{638     \}}
\DoxyCodeLine{639 }
\DoxyCodeLine{640     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_TZ\_set\_CONTROL\_NS(uint32\_t value)}
\DoxyCodeLine{641     \{}
\DoxyCodeLine{642       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      CONTROL\_NS,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{643     \}}
\DoxyCodeLine{644 }
\DoxyCodeLine{645     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t   \_\_TZ\_get\_PSP\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{646     \{}
\DoxyCodeLine{647       uint32\_t res;}
\DoxyCodeLine{648       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,PSP\_NS"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{649       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{650     \}}
\DoxyCodeLine{651 }
\DoxyCodeLine{652     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_TZ\_set\_PSP\_NS(uint32\_t value)}
\DoxyCodeLine{653     \{}
\DoxyCodeLine{654       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      PSP\_NS,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{655     \}}
\DoxyCodeLine{656 }
\DoxyCodeLine{657     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t   \_\_TZ\_get\_MSP\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{658     \{}
\DoxyCodeLine{659       uint32\_t res;}
\DoxyCodeLine{660       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,MSP\_NS"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{661       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{662     \}}
\DoxyCodeLine{663 }
\DoxyCodeLine{664     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_TZ\_set\_MSP\_NS(uint32\_t value)}
\DoxyCodeLine{665     \{}
\DoxyCodeLine{666       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      MSP\_NS,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{667     \}}
\DoxyCodeLine{668 }
\DoxyCodeLine{669     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t   \_\_TZ\_get\_SP\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{670     \{}
\DoxyCodeLine{671       uint32\_t res;}
\DoxyCodeLine{672       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,SP\_NS"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{673       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{674     \}}
\DoxyCodeLine{675     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_TZ\_set\_SP\_NS(uint32\_t value)}
\DoxyCodeLine{676     \{}
\DoxyCodeLine{677       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      SP\_NS,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{678     \}}
\DoxyCodeLine{679 }
\DoxyCodeLine{680     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t   \_\_TZ\_get\_PRIMASK\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{681     \{}
\DoxyCodeLine{682       uint32\_t res;}
\DoxyCodeLine{683       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,PRIMASK\_NS"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{684       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{685     \}}
\DoxyCodeLine{686 }
\DoxyCodeLine{687     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_TZ\_set\_PRIMASK\_NS(uint32\_t value)}
\DoxyCodeLine{688     \{}
\DoxyCodeLine{689       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      PRIMASK\_NS,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{690     \}}
\DoxyCodeLine{691 }
\DoxyCodeLine{692     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t   \_\_TZ\_get\_BASEPRI\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{693     \{}
\DoxyCodeLine{694       uint32\_t res;}
\DoxyCodeLine{695       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,BASEPRI\_NS"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{696       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{697     \}}
\DoxyCodeLine{698 }
\DoxyCodeLine{699     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_TZ\_set\_BASEPRI\_NS(uint32\_t value)}
\DoxyCodeLine{700     \{}
\DoxyCodeLine{701       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      BASEPRI\_NS,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{702     \}}
\DoxyCodeLine{703 }
\DoxyCodeLine{704     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t   \_\_TZ\_get\_FAULTMASK\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{705     \{}
\DoxyCodeLine{706       uint32\_t res;}
\DoxyCodeLine{707       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,FAULTMASK\_NS"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{708       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{709     \}}
\DoxyCodeLine{710 }
\DoxyCodeLine{711     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_TZ\_set\_FAULTMASK\_NS(uint32\_t value)}
\DoxyCodeLine{712     \{}
\DoxyCodeLine{713       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      FAULTMASK\_NS,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{714     \}}
\DoxyCodeLine{715 }
\DoxyCodeLine{716     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t   \_\_TZ\_get\_PSPLIM\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{717     \{}
\DoxyCodeLine{718       uint32\_t res;}
\DoxyCodeLine{719       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,PSPLIM\_NS"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{720       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{721     \}}
\DoxyCodeLine{722     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_TZ\_set\_PSPLIM\_NS(uint32\_t value)}
\DoxyCodeLine{723     \{}
\DoxyCodeLine{724       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      PSPLIM\_NS,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{725     \}}
\DoxyCodeLine{726 }
\DoxyCodeLine{727     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t   \_\_TZ\_get\_MSPLIM\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{728     \{}
\DoxyCodeLine{729       uint32\_t res;}
\DoxyCodeLine{730       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRS      \%0,MSPLIM\_NS"{}} : \textcolor{stringliteral}{"{}=r"{}} (res));}
\DoxyCodeLine{731       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{732     \}}
\DoxyCodeLine{733 }
\DoxyCodeLine{734     \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void}   \_\_TZ\_set\_MSPLIM\_NS(uint32\_t value)}
\DoxyCodeLine{735     \{}
\DoxyCodeLine{736       \_\_asm \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MSR      MSPLIM\_NS,\%0"{}} :: \textcolor{stringliteral}{"{}r"{}} (value));}
\DoxyCodeLine{737     \}}
\DoxyCodeLine{738 }
\DoxyCodeLine{739 \textcolor{preprocessor}{  \#endif }\textcolor{comment}{/* \_\_ARM\_ARCH\_8M\_MAIN\_\_ or \_\_ARM\_ARCH\_8M\_BASE\_\_ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{740 }
\DoxyCodeLine{741 \textcolor{preprocessor}{\#endif   }\textcolor{comment}{/* \_\_ICCARM\_INTRINSICS\_VERSION\_\_ == 2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{742 }
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define \_\_BKPT(value)    \_\_asm volatile ("{}BKPT     \%0"{}} : : "{}i"{}(value))}
\DoxyCodeLine{744 }
\DoxyCodeLine{745 \textcolor{preprocessor}{\#if \_\_IAR\_M0\_FAMILY}}
\DoxyCodeLine{746   \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} int32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga372c0535573dde3e37f0f08c774a3487}{\_\_SSAT}}(int32\_t val, uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaafcad33f86db3a8e1f55925989f9d2dc}{sat}})}
\DoxyCodeLine{747   \{}
\DoxyCodeLine{748     \textcolor{keywordflow}{if} ((\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaafcad33f86db3a8e1f55925989f9d2dc}{sat}} >= 1U) \&\& (\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaafcad33f86db3a8e1f55925989f9d2dc}{sat}} <= 32U))}
\DoxyCodeLine{749     \{}
\DoxyCodeLine{750       \textcolor{keyword}{const} int32\_t max = (int32\_t)((1U << (\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaafcad33f86db3a8e1f55925989f9d2dc}{sat}} -\/ 1U)) -\/ 1U);}
\DoxyCodeLine{751       \textcolor{keyword}{const} int32\_t min = -\/1 -\/ max ;}
\DoxyCodeLine{752       \textcolor{keywordflow}{if} (val > max)}
\DoxyCodeLine{753       \{}
\DoxyCodeLine{754         \textcolor{keywordflow}{return} max;}
\DoxyCodeLine{755       \}}
\DoxyCodeLine{756       \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (val < min)}
\DoxyCodeLine{757       \{}
\DoxyCodeLine{758         \textcolor{keywordflow}{return} min;}
\DoxyCodeLine{759       \}}
\DoxyCodeLine{760     \}}
\DoxyCodeLine{761     \textcolor{keywordflow}{return} val;}
\DoxyCodeLine{762   \}}
\DoxyCodeLine{763 }
\DoxyCodeLine{764   \mbox{\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga6562dbd8182d1571e22dbca7ebdfa9bc}{\_\_USAT}}(int32\_t val, uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaafcad33f86db3a8e1f55925989f9d2dc}{sat}})}
\DoxyCodeLine{765   \{}
\DoxyCodeLine{766     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaafcad33f86db3a8e1f55925989f9d2dc}{sat}} <= 31U)}
\DoxyCodeLine{767     \{}
\DoxyCodeLine{768       \textcolor{keyword}{const} uint32\_t max = ((1U << \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaafcad33f86db3a8e1f55925989f9d2dc}{sat}}) -\/ 1U);}
\DoxyCodeLine{769       \textcolor{keywordflow}{if} (val > (int32\_t)max)}
\DoxyCodeLine{770       \{}
\DoxyCodeLine{771         \textcolor{keywordflow}{return} max;}
\DoxyCodeLine{772       \}}
\DoxyCodeLine{773       \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (val < 0)}
\DoxyCodeLine{774       \{}
\DoxyCodeLine{775         \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{776       \}}
\DoxyCodeLine{777     \}}
\DoxyCodeLine{778     \textcolor{keywordflow}{return} (uint32\_t)val;}
\DoxyCodeLine{779   \}}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{781 }
\DoxyCodeLine{782 \textcolor{preprocessor}{\#if (\_\_CORTEX\_M >= 0x03)   }\textcolor{comment}{/* \_\_CORTEX\_M is defined in core\_cm0.h, core\_cm3.h and core\_cm4.h. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{783 }
\DoxyCodeLine{784   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint8\_t \_\_LDRBT(\textcolor{keyword}{volatile} uint8\_t *addr)}
\DoxyCodeLine{785   \{}
\DoxyCodeLine{786     uint32\_t res;}
\DoxyCodeLine{787     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}(\textcolor{stringliteral}{"{}LDRBT \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (addr) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{788     \textcolor{keywordflow}{return} ((uint8\_t)res);}
\DoxyCodeLine{789   \}}
\DoxyCodeLine{790 }
\DoxyCodeLine{791   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint16\_t \_\_LDRHT(\textcolor{keyword}{volatile} uint16\_t *addr)}
\DoxyCodeLine{792   \{}
\DoxyCodeLine{793     uint32\_t res;}
\DoxyCodeLine{794     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}(\textcolor{stringliteral}{"{}LDRHT \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (addr) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{795     \textcolor{keywordflow}{return} ((uint16\_t)res);}
\DoxyCodeLine{796   \}}
\DoxyCodeLine{797 }
\DoxyCodeLine{798   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \_\_LDRT(\textcolor{keyword}{volatile} uint32\_t *addr)}
\DoxyCodeLine{799   \{}
\DoxyCodeLine{800     uint32\_t res;}
\DoxyCodeLine{801     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}(\textcolor{stringliteral}{"{}LDRT \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (addr) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{802     \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{803   \}}
\DoxyCodeLine{804 }
\DoxyCodeLine{805   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void} \_\_STRBT(uint8\_t value, \textcolor{keyword}{volatile} uint8\_t *addr)}
\DoxyCodeLine{806   \{}
\DoxyCodeLine{807     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}(\textcolor{stringliteral}{"{}STRBT \%1, [\%0]"{}} : : \textcolor{stringliteral}{"{}r"{}} (addr), \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{808   \}}
\DoxyCodeLine{809 }
\DoxyCodeLine{810   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void} \_\_STRHT(uint16\_t value, \textcolor{keyword}{volatile} uint16\_t *addr)}
\DoxyCodeLine{811   \{}
\DoxyCodeLine{812     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}(\textcolor{stringliteral}{"{}STRHT \%1, [\%0]"{}} : : \textcolor{stringliteral}{"{}r"{}} (addr), \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{813   \}}
\DoxyCodeLine{814 }
\DoxyCodeLine{815   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void} \_\_STRT(uint32\_t value, \textcolor{keyword}{volatile} uint32\_t *addr)}
\DoxyCodeLine{816   \{}
\DoxyCodeLine{817     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}(\textcolor{stringliteral}{"{}STRT \%1, [\%0]"{}} : : \textcolor{stringliteral}{"{}r"{}} (addr), \textcolor{stringliteral}{"{}r"{}} (value) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{818   \}}
\DoxyCodeLine{819 }
\DoxyCodeLine{820 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* (\_\_CORTEX\_M >= 0x03) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{821 }
\DoxyCodeLine{822 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{823 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    )}}
\DoxyCodeLine{824 }
\DoxyCodeLine{825 }
\DoxyCodeLine{826   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint8\_t \_\_LDAB(\textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{827   \{}
\DoxyCodeLine{828     uint32\_t res;}
\DoxyCodeLine{829     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}LDAB \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (*ptr) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{830     \textcolor{keywordflow}{return} ((uint8\_t)res);}
\DoxyCodeLine{831   \}}
\DoxyCodeLine{832 }
\DoxyCodeLine{833   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint16\_t \_\_LDAH(\textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{834   \{}
\DoxyCodeLine{835     uint32\_t res;}
\DoxyCodeLine{836     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}LDAH \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (*ptr) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{837     \textcolor{keywordflow}{return} ((uint16\_t)res);}
\DoxyCodeLine{838   \}}
\DoxyCodeLine{839 }
\DoxyCodeLine{840   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \_\_LDA(\textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{841   \{}
\DoxyCodeLine{842     uint32\_t res;}
\DoxyCodeLine{843     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}LDA \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (*ptr) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{844     \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{845   \}}
\DoxyCodeLine{846 }
\DoxyCodeLine{847   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void} \_\_STLB(uint8\_t value, \textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{848   \{}
\DoxyCodeLine{849     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}STLB \%1, [\%0]"{}} :: \textcolor{stringliteral}{"{}r"{}} (*ptr), \textcolor{stringliteral}{"{}r"{}} (value) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{850   \}}
\DoxyCodeLine{851 }
\DoxyCodeLine{852   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void} \_\_STLH(uint16\_t value, \textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{853   \{}
\DoxyCodeLine{854     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}STLH \%1, [\%0]"{}} :: \textcolor{stringliteral}{"{}r"{}} (*ptr), \textcolor{stringliteral}{"{}r"{}} (value) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{855   \}}
\DoxyCodeLine{856 }
\DoxyCodeLine{857   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} \textcolor{keywordtype}{void} \_\_STL(uint32\_t value, \textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{858   \{}
\DoxyCodeLine{859     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}STL \%1, [\%0]"{}} :: \textcolor{stringliteral}{"{}r"{}} (*ptr), \textcolor{stringliteral}{"{}r"{}} (value) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{860   \}}
\DoxyCodeLine{861 }
\DoxyCodeLine{862   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint8\_t \_\_LDAEXB(\textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{863   \{}
\DoxyCodeLine{864     uint32\_t res;}
\DoxyCodeLine{865     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}LDAEXB \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (*ptr) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{866     \textcolor{keywordflow}{return} ((uint8\_t)res);}
\DoxyCodeLine{867   \}}
\DoxyCodeLine{868 }
\DoxyCodeLine{869   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint16\_t \_\_LDAEXH(\textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{870   \{}
\DoxyCodeLine{871     uint32\_t res;}
\DoxyCodeLine{872     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}LDAEXH \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (*ptr) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{873     \textcolor{keywordflow}{return} ((uint16\_t)res);}
\DoxyCodeLine{874   \}}
\DoxyCodeLine{875 }
\DoxyCodeLine{876   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \_\_LDAEX(\textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{877   \{}
\DoxyCodeLine{878     uint32\_t res;}
\DoxyCodeLine{879     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}LDAEX \%0, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (*ptr) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{880     \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{881   \}}
\DoxyCodeLine{882 }
\DoxyCodeLine{883   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \_\_STLEXB(uint8\_t value, \textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{884   \{}
\DoxyCodeLine{885     uint32\_t res;}
\DoxyCodeLine{886     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}STLEXB \%0, \%2, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (*ptr), \textcolor{stringliteral}{"{}r"{}} (value) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{887     \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{888   \}}
\DoxyCodeLine{889 }
\DoxyCodeLine{890   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \_\_STLEXH(uint16\_t value, \textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{891   \{}
\DoxyCodeLine{892     uint32\_t res;}
\DoxyCodeLine{893     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}STLEXH \%0, \%2, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (*ptr), \textcolor{stringliteral}{"{}r"{}} (value) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{894     \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{895   \}}
\DoxyCodeLine{896 }
\DoxyCodeLine{897   \mbox{\hyperlink{cmsis__iccarm_8h_a3e769b5b7bc4f5d17d8da74663073393}{\_\_IAR\_FT}} uint32\_t \_\_STLEX(uint32\_t value, \textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{898   \{}
\DoxyCodeLine{899     uint32\_t res;}
\DoxyCodeLine{900     \mbox{\hyperlink{cmsis__iccarm_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}} \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}STLEX \%0, \%2, [\%1]"{}} : \textcolor{stringliteral}{"{}=r"{}} (res) : \textcolor{stringliteral}{"{}r"{}} (*ptr), \textcolor{stringliteral}{"{}r"{}} (value) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{901     \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{902   \}}
\DoxyCodeLine{903 }
\DoxyCodeLine{904 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_ARM\_ARCH\_8M\_MAIN\_\_ or \_\_ARM\_ARCH\_8M\_BASE\_\_ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{905 }
\DoxyCodeLine{906 \textcolor{preprocessor}{\#undef \_\_IAR\_FT}}
\DoxyCodeLine{907 \textcolor{preprocessor}{\#undef \_\_IAR\_M0\_FAMILY}}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#undef \_\_ICCARM\_V8}}
\DoxyCodeLine{909 }
\DoxyCodeLine{910 \textcolor{preprocessor}{\#pragma diag\_default=Pe940}}
\DoxyCodeLine{911 \textcolor{preprocessor}{\#pragma diag\_default=Pe177}}
\DoxyCodeLine{912 }
\DoxyCodeLine{913 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_ICCARM\_H\_\_ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
