<profile>

<section name = "Vitis HLS Report for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO'" level="0">
<item name = "Date">Fri Apr  4 16:48:04 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.00 ns, 4.359 ns, 1.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">393219, 393219, 2.359 ms, 2.359 ms, 393217, 393217, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP">393217, 393217, 3, 1, 1, 393216, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 237, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 408, 72, -</column>
<column name="Register">-, -, 85, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln115_1_fu_287_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln115_fu_332_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln117_1_fu_299_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln117_fu_369_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln119_1_fu_408_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln119_fu_446_p2">+, 0, 0, 20, 13, 1</column>
<column name="and_ln115_fu_356_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln115_fu_281_p2">icmp, 0, 0, 26, 19, 19</column>
<column name="icmp_ln117_fu_293_p2">icmp, 0, 0, 26, 19, 18</column>
<column name="icmp_ln119_fu_350_p2">icmp, 0, 0, 21, 13, 14</column>
<column name="empty_fu_375_p2">or, 0, 0, 2, 1, 1</column>
<column name="k_6_mid2_fu_380_p3">select, 0, 0, 13, 1, 1</column>
<column name="select_ln115_1_fu_362_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln115_fu_338_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln117_1_fu_305_p3">select, 0, 0, 19, 1, 1</column>
<column name="select_ln117_fu_388_p3">select, 0, 0, 6, 1, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln115_fu_345_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_fu_104">9, 2, 2, 4</column>
<column name="indvar_flatten13_fu_100">9, 2, 19, 38</column>
<column name="indvar_flatten26_fu_108">9, 2, 19, 38</column>
<column name="j_fu_96">9, 2, 6, 12</column>
<column name="k_fu_92">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln119_1_reg_532">7, 0, 7, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_fu_104">2, 0, 2, 0</column>
<column name="icmp_ln117_reg_524">1, 0, 1, 0</column>
<column name="indvar_flatten13_fu_100">19, 0, 19, 0</column>
<column name="indvar_flatten26_fu_108">19, 0, 19, 0</column>
<column name="j_fu_96">6, 0, 6, 0</column>
<column name="k_fu_92">13, 0, 13, 0</column>
<column name="lshr_ln_reg_541">10, 0, 10, 0</column>
<column name="trunc_ln119_5_reg_537">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO, return value</column>
<column name="NTTTWiddleRAM_address0">out, 17, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_ce0">out, 1, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_we0">out, 1, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_d0">out, 32, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_1_address0">out, 17, ap_memory, NTTTWiddleRAM_1, array</column>
<column name="NTTTWiddleRAM_1_ce0">out, 1, ap_memory, NTTTWiddleRAM_1, array</column>
<column name="NTTTWiddleRAM_1_we0">out, 1, ap_memory, NTTTWiddleRAM_1, array</column>
<column name="NTTTWiddleRAM_1_d0">out, 32, ap_memory, NTTTWiddleRAM_1, array</column>
<column name="NTTTWiddleRAM_2_address0">out, 17, ap_memory, NTTTWiddleRAM_2, array</column>
<column name="NTTTWiddleRAM_2_ce0">out, 1, ap_memory, NTTTWiddleRAM_2, array</column>
<column name="NTTTWiddleRAM_2_we0">out, 1, ap_memory, NTTTWiddleRAM_2, array</column>
<column name="NTTTWiddleRAM_2_d0">out, 32, ap_memory, NTTTWiddleRAM_2, array</column>
<column name="NTTTWiddleRAM_3_address0">out, 17, ap_memory, NTTTWiddleRAM_3, array</column>
<column name="NTTTWiddleRAM_3_ce0">out, 1, ap_memory, NTTTWiddleRAM_3, array</column>
<column name="NTTTWiddleRAM_3_we0">out, 1, ap_memory, NTTTWiddleRAM_3, array</column>
<column name="NTTTWiddleRAM_3_d0">out, 32, ap_memory, NTTTWiddleRAM_3, array</column>
<column name="INTTTWiddleRAM_address0">out, 17, ap_memory, INTTTWiddleRAM, array</column>
<column name="INTTTWiddleRAM_ce0">out, 1, ap_memory, INTTTWiddleRAM, array</column>
<column name="INTTTWiddleRAM_we0">out, 1, ap_memory, INTTTWiddleRAM, array</column>
<column name="INTTTWiddleRAM_d0">out, 32, ap_memory, INTTTWiddleRAM, array</column>
<column name="INTTTWiddleRAM_1_address0">out, 17, ap_memory, INTTTWiddleRAM_1, array</column>
<column name="INTTTWiddleRAM_1_ce0">out, 1, ap_memory, INTTTWiddleRAM_1, array</column>
<column name="INTTTWiddleRAM_1_we0">out, 1, ap_memory, INTTTWiddleRAM_1, array</column>
<column name="INTTTWiddleRAM_1_d0">out, 32, ap_memory, INTTTWiddleRAM_1, array</column>
<column name="INTTTWiddleRAM_2_address0">out, 17, ap_memory, INTTTWiddleRAM_2, array</column>
<column name="INTTTWiddleRAM_2_ce0">out, 1, ap_memory, INTTTWiddleRAM_2, array</column>
<column name="INTTTWiddleRAM_2_we0">out, 1, ap_memory, INTTTWiddleRAM_2, array</column>
<column name="INTTTWiddleRAM_2_d0">out, 32, ap_memory, INTTTWiddleRAM_2, array</column>
<column name="INTTTWiddleRAM_3_address0">out, 17, ap_memory, INTTTWiddleRAM_3, array</column>
<column name="INTTTWiddleRAM_3_ce0">out, 1, ap_memory, INTTTWiddleRAM_3, array</column>
<column name="INTTTWiddleRAM_3_we0">out, 1, ap_memory, INTTTWiddleRAM_3, array</column>
<column name="INTTTWiddleRAM_3_d0">out, 32, ap_memory, INTTTWiddleRAM_3, array</column>
<column name="NTTTwiddleIn_address0">out, 14, ap_memory, NTTTwiddleIn, array</column>
<column name="NTTTwiddleIn_ce0">out, 1, ap_memory, NTTTwiddleIn, array</column>
<column name="NTTTwiddleIn_q0">in, 32, ap_memory, NTTTwiddleIn, array</column>
<column name="INTTTwiddleIn_address0">out, 14, ap_memory, INTTTwiddleIn, array</column>
<column name="INTTTwiddleIn_ce0">out, 1, ap_memory, INTTTwiddleIn, array</column>
<column name="INTTTwiddleIn_q0">in, 32, ap_memory, INTTTwiddleIn, array</column>
</table>
</item>
</section>
</profile>
