vhdl work "flipflop_DRR.vhd"
vhdl work "tes.vhd"
