{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707405939779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707405939779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 10:25:39 2024 " "Processing started: Thu Feb 08 10:25:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707405939779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405939779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computerLab -c computerLab " "Command: quartus_map --read_settings_files=on --write_settings_files=off computerLab -c computerLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405939779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707405940830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707405940830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405951230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405951230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405951246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405951262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405951262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707405951277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRHi datapath.v(39) " "Verilog HDL Implicit Net warning at datapath.v(39): created implicit net for \"BusMuxInRHi\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRLo datapath.v(40) " "Verilog HDL Implicit Net warning at datapath.v(40): created implicit net for \"BusMuxInRLo\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RYin datapath.v(44) " "Verilog HDL Implicit Net warning at datapath.v(44): created implicit net for \"RYin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZHiData datapath.v(46) " "Verilog HDL Implicit Net warning at datapath.v(46): created implicit net for \"RZHiData\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZLoData datapath.v(47) " "Verilog HDL Implicit Net warning at datapath.v(47): created implicit net for \"RZLoData\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRMAR datapath.v(49) " "Verilog HDL Implicit Net warning at datapath.v(49): created implicit net for \"BusMuxInRMAR\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRHI datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"BusMuxInRHI\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRLO datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"BusMuxInRLO\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRIR datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"BusMuxInRIR\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRY datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"BusMuxInRY\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RHIout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RHIout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RLOout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RLOout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RPCout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RPCout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RIRout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RIRout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RYout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RYout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZHiout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RZHiout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZLoout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RZLoout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RMDRout datapath.v(52) " "Verilog HDL Implicit Net warning at datapath.v(52): created implicit net for \"RMDRout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RYIn ALU_tb.v(16) " "Verilog HDL Implicit Net warning at ALU_tb.v(16): created implicit net for \"RYIn\"" {  } { { "ALU_tb.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/ALU_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZLoOut ALU_tb.v(16) " "Verilog HDL Implicit Net warning at ALU_tb.v(16): created implicit net for \"RZLoOut\"" {  } { { "ALU_tb.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/ALU_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707405951325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "datapath.v" "R0" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus " "Elaborating entity \"bus\" for hierarchy \"bus:bus\"" {  } { { "datapath.v" "bus" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q bus.v(13) " "Verilog HDL Always Construct warning at bus.v(13): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] bus.v(34) " "Inferred latch for \"q\[0\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] bus.v(34) " "Inferred latch for \"q\[1\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] bus.v(34) " "Inferred latch for \"q\[2\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] bus.v(34) " "Inferred latch for \"q\[3\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] bus.v(34) " "Inferred latch for \"q\[4\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] bus.v(34) " "Inferred latch for \"q\[5\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] bus.v(34) " "Inferred latch for \"q\[6\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] bus.v(34) " "Inferred latch for \"q\[7\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] bus.v(34) " "Inferred latch for \"q\[8\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] bus.v(34) " "Inferred latch for \"q\[9\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] bus.v(34) " "Inferred latch for \"q\[10\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] bus.v(34) " "Inferred latch for \"q\[11\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] bus.v(34) " "Inferred latch for \"q\[12\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] bus.v(34) " "Inferred latch for \"q\[13\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] bus.v(34) " "Inferred latch for \"q\[14\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] bus.v(34) " "Inferred latch for \"q\[15\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] bus.v(34) " "Inferred latch for \"q\[16\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] bus.v(34) " "Inferred latch for \"q\[17\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] bus.v(34) " "Inferred latch for \"q\[18\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] bus.v(34) " "Inferred latch for \"q\[19\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] bus.v(34) " "Inferred latch for \"q\[20\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] bus.v(34) " "Inferred latch for \"q\[21\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] bus.v(34) " "Inferred latch for \"q\[22\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] bus.v(34) " "Inferred latch for \"q\[23\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] bus.v(34) " "Inferred latch for \"q\[24\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] bus.v(34) " "Inferred latch for \"q\[25\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] bus.v(34) " "Inferred latch for \"q\[26\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] bus.v(34) " "Inferred latch for \"q\[27\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] bus.v(34) " "Inferred latch for \"q\[28\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] bus.v(34) " "Inferred latch for \"q\[29\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] bus.v(34) " "Inferred latch for \"q\[30\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] bus.v(34) " "Inferred latch for \"q\[31\]\" at bus.v(34)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 "|datapath|bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_instance " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_instance\"" {  } { { "datapath.v" "ALU_instance" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405951371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707405958604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[0\] " "Latch bus:bus\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[1\] " "Latch bus:bus\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[2\] " "Latch bus:bus\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[3\] " "Latch bus:bus\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[4\] " "Latch bus:bus\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[5\] " "Latch bus:bus\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[6\] " "Latch bus:bus\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[7\] " "Latch bus:bus\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[8\] " "Latch bus:bus\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[9\] " "Latch bus:bus\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[10\] " "Latch bus:bus\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[11\] " "Latch bus:bus\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[12\] " "Latch bus:bus\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958611 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[13\] " "Latch bus:bus\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[14\] " "Latch bus:bus\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[15\] " "Latch bus:bus\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[16\] " "Latch bus:bus\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[17\] " "Latch bus:bus\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[18\] " "Latch bus:bus\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[19\] " "Latch bus:bus\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[20\] " "Latch bus:bus\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[21\] " "Latch bus:bus\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[22\] " "Latch bus:bus\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[23\] " "Latch bus:bus\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[24\] " "Latch bus:bus\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[25\] " "Latch bus:bus\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[26\] " "Latch bus:bus\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[27\] " "Latch bus:bus\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[28\] " "Latch bus:bus\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[29\] " "Latch bus:bus\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[30\] " "Latch bus:bus\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus:bus\|q\[31\] " "Latch bus:bus\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA R14out " "Ports D and ENA on the latch are fed by the same signal R14out" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707405958620 ""}  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/bus.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707405958620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707405958730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "96 " "96 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707405959012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707405959169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707405959169 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "243 " "Design contains 243 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[0\] " "No output dependent on input pin \"opcode\[0\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|opcode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[1\] " "No output dependent on input pin \"opcode\[1\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|opcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "No output dependent on input pin \"opcode\[2\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|opcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "No output dependent on input pin \"opcode\[3\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|opcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13in " "No output dependent on input pin \"R13in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|R13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14in " "No output dependent on input pin \"R14in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|R14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15in " "No output dependent on input pin \"R15in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|R15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0out " "No output dependent on input pin \"R0out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|R0out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1out " "No output dependent on input pin \"R1out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|R1out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2out " "No output dependent on input pin \"R2out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|R2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCIn " "No output dependent on input pin \"RPCIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIRIn " "No output dependent on input pin \"RIRIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIRIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiIn " "No output dependent on input pin \"RZHiIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoIn " "No output dependent on input pin \"RZLoIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiIn " "No output dependent on input pin \"RHiIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoIn " "No output dependent on input pin \"RLoIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDRIn " "No output dependent on input pin \"RMDRIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDRIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMARIn " "No output dependent on input pin \"RMARIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMARIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RYIn " "No output dependent on input pin \"RYIn\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RYIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[0\] " "No output dependent on input pin \"RPCOut\[0\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[1\] " "No output dependent on input pin \"RPCOut\[1\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[2\] " "No output dependent on input pin \"RPCOut\[2\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[3\] " "No output dependent on input pin \"RPCOut\[3\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[4\] " "No output dependent on input pin \"RPCOut\[4\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[5\] " "No output dependent on input pin \"RPCOut\[5\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[6\] " "No output dependent on input pin \"RPCOut\[6\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[7\] " "No output dependent on input pin \"RPCOut\[7\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[8\] " "No output dependent on input pin \"RPCOut\[8\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[9\] " "No output dependent on input pin \"RPCOut\[9\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[10\] " "No output dependent on input pin \"RPCOut\[10\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[11\] " "No output dependent on input pin \"RPCOut\[11\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[12\] " "No output dependent on input pin \"RPCOut\[12\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[13\] " "No output dependent on input pin \"RPCOut\[13\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[14\] " "No output dependent on input pin \"RPCOut\[14\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[15\] " "No output dependent on input pin \"RPCOut\[15\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[16\] " "No output dependent on input pin \"RPCOut\[16\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[17\] " "No output dependent on input pin \"RPCOut\[17\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[18\] " "No output dependent on input pin \"RPCOut\[18\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[19\] " "No output dependent on input pin \"RPCOut\[19\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[20\] " "No output dependent on input pin \"RPCOut\[20\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[21\] " "No output dependent on input pin \"RPCOut\[21\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[22\] " "No output dependent on input pin \"RPCOut\[22\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[23\] " "No output dependent on input pin \"RPCOut\[23\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[24\] " "No output dependent on input pin \"RPCOut\[24\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[25\] " "No output dependent on input pin \"RPCOut\[25\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[26\] " "No output dependent on input pin \"RPCOut\[26\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[27\] " "No output dependent on input pin \"RPCOut\[27\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[28\] " "No output dependent on input pin \"RPCOut\[28\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[29\] " "No output dependent on input pin \"RPCOut\[29\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[30\] " "No output dependent on input pin \"RPCOut\[30\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RPCOut\[31\] " "No output dependent on input pin \"RPCOut\[31\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RPCOut[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[0\] " "No output dependent on input pin \"RIROut\[0\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[1\] " "No output dependent on input pin \"RIROut\[1\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[2\] " "No output dependent on input pin \"RIROut\[2\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[3\] " "No output dependent on input pin \"RIROut\[3\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[4\] " "No output dependent on input pin \"RIROut\[4\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[5\] " "No output dependent on input pin \"RIROut\[5\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[6\] " "No output dependent on input pin \"RIROut\[6\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[7\] " "No output dependent on input pin \"RIROut\[7\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[8\] " "No output dependent on input pin \"RIROut\[8\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[9\] " "No output dependent on input pin \"RIROut\[9\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[10\] " "No output dependent on input pin \"RIROut\[10\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[11\] " "No output dependent on input pin \"RIROut\[11\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[12\] " "No output dependent on input pin \"RIROut\[12\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[13\] " "No output dependent on input pin \"RIROut\[13\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[14\] " "No output dependent on input pin \"RIROut\[14\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[15\] " "No output dependent on input pin \"RIROut\[15\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[16\] " "No output dependent on input pin \"RIROut\[16\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[17\] " "No output dependent on input pin \"RIROut\[17\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[18\] " "No output dependent on input pin \"RIROut\[18\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[19\] " "No output dependent on input pin \"RIROut\[19\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[20\] " "No output dependent on input pin \"RIROut\[20\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[21\] " "No output dependent on input pin \"RIROut\[21\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[22\] " "No output dependent on input pin \"RIROut\[22\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[23\] " "No output dependent on input pin \"RIROut\[23\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[24\] " "No output dependent on input pin \"RIROut\[24\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[25\] " "No output dependent on input pin \"RIROut\[25\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[26\] " "No output dependent on input pin \"RIROut\[26\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[27\] " "No output dependent on input pin \"RIROut\[27\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[28\] " "No output dependent on input pin \"RIROut\[28\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[29\] " "No output dependent on input pin \"RIROut\[29\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[30\] " "No output dependent on input pin \"RIROut\[30\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RIROut\[31\] " "No output dependent on input pin \"RIROut\[31\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RIROut[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[0\] " "No output dependent on input pin \"RZHiOut\[0\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[1\] " "No output dependent on input pin \"RZHiOut\[1\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[2\] " "No output dependent on input pin \"RZHiOut\[2\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[3\] " "No output dependent on input pin \"RZHiOut\[3\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[4\] " "No output dependent on input pin \"RZHiOut\[4\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[5\] " "No output dependent on input pin \"RZHiOut\[5\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[6\] " "No output dependent on input pin \"RZHiOut\[6\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[7\] " "No output dependent on input pin \"RZHiOut\[7\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[8\] " "No output dependent on input pin \"RZHiOut\[8\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[9\] " "No output dependent on input pin \"RZHiOut\[9\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[10\] " "No output dependent on input pin \"RZHiOut\[10\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[11\] " "No output dependent on input pin \"RZHiOut\[11\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[12\] " "No output dependent on input pin \"RZHiOut\[12\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[13\] " "No output dependent on input pin \"RZHiOut\[13\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[14\] " "No output dependent on input pin \"RZHiOut\[14\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[15\] " "No output dependent on input pin \"RZHiOut\[15\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[16\] " "No output dependent on input pin \"RZHiOut\[16\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[17\] " "No output dependent on input pin \"RZHiOut\[17\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[18\] " "No output dependent on input pin \"RZHiOut\[18\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[19\] " "No output dependent on input pin \"RZHiOut\[19\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[20\] " "No output dependent on input pin \"RZHiOut\[20\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[21\] " "No output dependent on input pin \"RZHiOut\[21\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[22\] " "No output dependent on input pin \"RZHiOut\[22\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[23\] " "No output dependent on input pin \"RZHiOut\[23\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[24\] " "No output dependent on input pin \"RZHiOut\[24\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[25\] " "No output dependent on input pin \"RZHiOut\[25\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[26\] " "No output dependent on input pin \"RZHiOut\[26\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[27\] " "No output dependent on input pin \"RZHiOut\[27\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[28\] " "No output dependent on input pin \"RZHiOut\[28\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[29\] " "No output dependent on input pin \"RZHiOut\[29\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[30\] " "No output dependent on input pin \"RZHiOut\[30\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZHiOut\[31\] " "No output dependent on input pin \"RZHiOut\[31\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZHiOut[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[0\] " "No output dependent on input pin \"RZLoOut\[0\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[1\] " "No output dependent on input pin \"RZLoOut\[1\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[2\] " "No output dependent on input pin \"RZLoOut\[2\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[3\] " "No output dependent on input pin \"RZLoOut\[3\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[4\] " "No output dependent on input pin \"RZLoOut\[4\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[5\] " "No output dependent on input pin \"RZLoOut\[5\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[6\] " "No output dependent on input pin \"RZLoOut\[6\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[7\] " "No output dependent on input pin \"RZLoOut\[7\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[8\] " "No output dependent on input pin \"RZLoOut\[8\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[9\] " "No output dependent on input pin \"RZLoOut\[9\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[10\] " "No output dependent on input pin \"RZLoOut\[10\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[11\] " "No output dependent on input pin \"RZLoOut\[11\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[12\] " "No output dependent on input pin \"RZLoOut\[12\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[13\] " "No output dependent on input pin \"RZLoOut\[13\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[14\] " "No output dependent on input pin \"RZLoOut\[14\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[15\] " "No output dependent on input pin \"RZLoOut\[15\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[16\] " "No output dependent on input pin \"RZLoOut\[16\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[17\] " "No output dependent on input pin \"RZLoOut\[17\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[18\] " "No output dependent on input pin \"RZLoOut\[18\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[19\] " "No output dependent on input pin \"RZLoOut\[19\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[20\] " "No output dependent on input pin \"RZLoOut\[20\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[21\] " "No output dependent on input pin \"RZLoOut\[21\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[22\] " "No output dependent on input pin \"RZLoOut\[22\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[23\] " "No output dependent on input pin \"RZLoOut\[23\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[24\] " "No output dependent on input pin \"RZLoOut\[24\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[25\] " "No output dependent on input pin \"RZLoOut\[25\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[26\] " "No output dependent on input pin \"RZLoOut\[26\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[27\] " "No output dependent on input pin \"RZLoOut\[27\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[28\] " "No output dependent on input pin \"RZLoOut\[28\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[29\] " "No output dependent on input pin \"RZLoOut\[29\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[30\] " "No output dependent on input pin \"RZLoOut\[30\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZLoOut\[31\] " "No output dependent on input pin \"RZLoOut\[31\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RZLoOut[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[0\] " "No output dependent on input pin \"RHiOut\[0\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[1\] " "No output dependent on input pin \"RHiOut\[1\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[2\] " "No output dependent on input pin \"RHiOut\[2\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[3\] " "No output dependent on input pin \"RHiOut\[3\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[4\] " "No output dependent on input pin \"RHiOut\[4\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[5\] " "No output dependent on input pin \"RHiOut\[5\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[6\] " "No output dependent on input pin \"RHiOut\[6\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[7\] " "No output dependent on input pin \"RHiOut\[7\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[8\] " "No output dependent on input pin \"RHiOut\[8\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[9\] " "No output dependent on input pin \"RHiOut\[9\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[10\] " "No output dependent on input pin \"RHiOut\[10\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[11\] " "No output dependent on input pin \"RHiOut\[11\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[12\] " "No output dependent on input pin \"RHiOut\[12\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[13\] " "No output dependent on input pin \"RHiOut\[13\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[14\] " "No output dependent on input pin \"RHiOut\[14\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[15\] " "No output dependent on input pin \"RHiOut\[15\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[16\] " "No output dependent on input pin \"RHiOut\[16\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[17\] " "No output dependent on input pin \"RHiOut\[17\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[18\] " "No output dependent on input pin \"RHiOut\[18\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[19\] " "No output dependent on input pin \"RHiOut\[19\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[20\] " "No output dependent on input pin \"RHiOut\[20\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[21\] " "No output dependent on input pin \"RHiOut\[21\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[22\] " "No output dependent on input pin \"RHiOut\[22\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[23\] " "No output dependent on input pin \"RHiOut\[23\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[24\] " "No output dependent on input pin \"RHiOut\[24\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[25\] " "No output dependent on input pin \"RHiOut\[25\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[26\] " "No output dependent on input pin \"RHiOut\[26\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[27\] " "No output dependent on input pin \"RHiOut\[27\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[28\] " "No output dependent on input pin \"RHiOut\[28\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[29\] " "No output dependent on input pin \"RHiOut\[29\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[30\] " "No output dependent on input pin \"RHiOut\[30\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RHiOut\[31\] " "No output dependent on input pin \"RHiOut\[31\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RHiOut[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[0\] " "No output dependent on input pin \"RLoOut\[0\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[1\] " "No output dependent on input pin \"RLoOut\[1\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[2\] " "No output dependent on input pin \"RLoOut\[2\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[3\] " "No output dependent on input pin \"RLoOut\[3\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[4\] " "No output dependent on input pin \"RLoOut\[4\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[5\] " "No output dependent on input pin \"RLoOut\[5\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[6\] " "No output dependent on input pin \"RLoOut\[6\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[7\] " "No output dependent on input pin \"RLoOut\[7\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[8\] " "No output dependent on input pin \"RLoOut\[8\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[9\] " "No output dependent on input pin \"RLoOut\[9\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[10\] " "No output dependent on input pin \"RLoOut\[10\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[11\] " "No output dependent on input pin \"RLoOut\[11\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[12\] " "No output dependent on input pin \"RLoOut\[12\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[13\] " "No output dependent on input pin \"RLoOut\[13\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[14\] " "No output dependent on input pin \"RLoOut\[14\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[15\] " "No output dependent on input pin \"RLoOut\[15\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[16\] " "No output dependent on input pin \"RLoOut\[16\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[17\] " "No output dependent on input pin \"RLoOut\[17\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[18\] " "No output dependent on input pin \"RLoOut\[18\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[19\] " "No output dependent on input pin \"RLoOut\[19\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[20\] " "No output dependent on input pin \"RLoOut\[20\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[21\] " "No output dependent on input pin \"RLoOut\[21\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[22\] " "No output dependent on input pin \"RLoOut\[22\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[23\] " "No output dependent on input pin \"RLoOut\[23\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[24\] " "No output dependent on input pin \"RLoOut\[24\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[25\] " "No output dependent on input pin \"RLoOut\[25\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[26\] " "No output dependent on input pin \"RLoOut\[26\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[27\] " "No output dependent on input pin \"RLoOut\[27\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[28\] " "No output dependent on input pin \"RLoOut\[28\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[29\] " "No output dependent on input pin \"RLoOut\[29\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[30\] " "No output dependent on input pin \"RLoOut\[30\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RLoOut\[31\] " "No output dependent on input pin \"RLoOut\[31\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RLoOut[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[0\] " "No output dependent on input pin \"RMDROut\[0\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[1\] " "No output dependent on input pin \"RMDROut\[1\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[2\] " "No output dependent on input pin \"RMDROut\[2\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[3\] " "No output dependent on input pin \"RMDROut\[3\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[4\] " "No output dependent on input pin \"RMDROut\[4\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[5\] " "No output dependent on input pin \"RMDROut\[5\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[6\] " "No output dependent on input pin \"RMDROut\[6\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[7\] " "No output dependent on input pin \"RMDROut\[7\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[8\] " "No output dependent on input pin \"RMDROut\[8\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[9\] " "No output dependent on input pin \"RMDROut\[9\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[10\] " "No output dependent on input pin \"RMDROut\[10\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[11\] " "No output dependent on input pin \"RMDROut\[11\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[12\] " "No output dependent on input pin \"RMDROut\[12\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[13\] " "No output dependent on input pin \"RMDROut\[13\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[14\] " "No output dependent on input pin \"RMDROut\[14\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[15\] " "No output dependent on input pin \"RMDROut\[15\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[16\] " "No output dependent on input pin \"RMDROut\[16\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[17\] " "No output dependent on input pin \"RMDROut\[17\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[18\] " "No output dependent on input pin \"RMDROut\[18\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[19\] " "No output dependent on input pin \"RMDROut\[19\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[20\] " "No output dependent on input pin \"RMDROut\[20\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[21\] " "No output dependent on input pin \"RMDROut\[21\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[22\] " "No output dependent on input pin \"RMDROut\[22\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[23\] " "No output dependent on input pin \"RMDROut\[23\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[24\] " "No output dependent on input pin \"RMDROut\[24\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[25\] " "No output dependent on input pin \"RMDROut\[25\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[26\] " "No output dependent on input pin \"RMDROut\[26\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[27\] " "No output dependent on input pin \"RMDROut\[27\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[28\] " "No output dependent on input pin \"RMDROut\[28\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[29\] " "No output dependent on input pin \"RMDROut\[29\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[30\] " "No output dependent on input pin \"RMDROut\[30\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RMDROut\[31\] " "No output dependent on input pin \"RMDROut\[31\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/labComputer/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707405959231 "|datapath|RMDROut[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707405959231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "903 " "Implemented 903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "271 " "Implemented 271 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707405959247 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707405959247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "600 " "Implemented 600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707405959247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707405959247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 331 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 331 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707405959263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 10:25:59 2024 " "Processing ended: Thu Feb 08 10:25:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707405959263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707405959263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707405959263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707405959263 ""}
