\hypertarget{group___v_r_e_f___peripheral___access___layer}{}\section{V\+R\+EF Peripheral Access Layer}
\label{group___v_r_e_f___peripheral___access___layer}\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___v_r_e_f___register___masks}{V\+R\+E\+F Register Masks}}
\item 
\mbox{\hyperlink{group___w_d_o_g___peripheral___access___layer}{W\+D\+O\+G Peripheral Access Layer}}
\item 
\mbox{\hyperlink{group___bit___field___generic___macros}{Macros for use with bit field definitions (xxx\+\_\+\+S\+H\+I\+F\+T, xxx\+\_\+\+M\+A\+S\+K).}}
\item 
\mbox{\hyperlink{group___s_d_k___compatibility___symbols}{S\+D\+K Compatibility}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_v_r_e_f___type}{V\+R\+E\+F\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac2f336dedf67a3b6dc792098c25f1197}{S\+C1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabecccecd01b0d465123a2dc166db4141}{C\+F\+G1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga722c7bd03a5d7b185bf43bdb5f846d43}{C\+F\+G2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2d5ff162ed91ca88f1f5ce93926a28a8}{R}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab69f073a5103823855dfa98e8b75ec9c}{C\+V1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa6d0c2c2ba809736fd08737b76334280}{C\+V2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab3540714d43d0b62818c72e8dc20d90a}{S\+C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac9553a6641fb9da34cb7a0b63c7b2d4e}{S\+C3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c229965c5de3a76f0f694f7f008bd27}{O\+FS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac25efaaa034049fd39719cfe5b8ef3a0}{PG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga986be295f88a5b585ac89b5ae6a75f57}{MG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ac68ed297fff3a0b27ccd90a55b2f28}{C\+L\+PD}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae959a34b13cf9ea0076fda72fcf4cf70}{C\+L\+PS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf8205d2a8f6f433a429ad72e094d617e}{C\+L\+P4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc34fda0519e96304c90539eaa110979}{C\+L\+P3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga07deba1a9895548e459d751b6d4a9a9b}{C\+L\+P2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa7869ef75cfd5cd705846e5ab901e275}{C\+L\+P1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga01995af9e111222e08476c9aee76677c}{C\+L\+P0}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaddad8cc46860498791a191bb20eaabee}{C\+L\+MD}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga58148ff5ccf31e3492e95fefe99ada53}{C\+L\+MS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae20cd4616d206938dcbdd0d89294a1c5}{C\+L\+M4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1cc2d6954ca002237cf69c29c4c8fdaf}{C\+L\+M3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4711a30f2fd22f8aeab7f895a48e23e5}{C\+L\+M2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1f1f4e8be5d496b5ee572702254ca97}{C\+L\+M1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga387c7f0803d309215cb3a8e950a3306e}{C\+L\+M0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga896a4a1f7862550beba46cd8e2e2317b}{M\+P\+RA}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc36545658b11a98b00c51de3a3c5d42}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae1b74145d956e4f06a59881f23aaa7a3}{P\+A\+C\+RA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2c740e89a51c22d18560a674a92e4f1e}{P\+A\+C\+RB}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf32727b5e3b99080e4b185bed4835743}{P\+A\+C\+RC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga230a8f141b20cdb4e7f0f2ac13661be1}{P\+A\+C\+RD}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga35e81b01702e22944b8e8f2258f2aacd}{P\+A\+C\+RE}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga38dc2ff796c83d514ae1391433b32588}{P\+A\+C\+RF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c85664a10990daaa8847dadc54328e1}{P\+A\+C\+RG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8bf363a362293354ef7a817bfe12c31}{P\+A\+C\+RH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga779efcab301c5794b68c0e944333aaa0}{P\+A\+C\+RI}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabf3acdc13e6a9a11571b02268fc654ce}{P\+A\+C\+RJ}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2bb3a7433a2660b6f14f8e71eadd5cce}{P\+A\+C\+RK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb41dc5d16380be9e11e3205bd7da1a7}{P\+A\+C\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf5e18b2976aaa78636616eab3dec674}{P\+A\+C\+RM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga161b9fba03bbe07ba7f7a8d50da97a51}{P\+A\+C\+RN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabd939951c6073a0ecb5d56aed0b1f942}{P\+A\+C\+RO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b51b9ee44617dedea460d1a531db9fe}{P\+A\+C\+RP}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga290262cc4edb96ebeefaae3da3cda0d7}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f7f8d13e89ff056716554def249398b}{P\+A\+C\+RU}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}{P\+RS}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga144e7a888c9f93089fd78220bc77af8b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}{C\+RS}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc2dc38106b6ab2d3320e9269cd05504}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}236\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}{PRS}}\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga144e7a888c9f93089fd78220bc77af8b}{RESERVED\_0}} \mbox{[}12\mbox{]}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}{CRS}}\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc2dc38106b6ab2d3320e9269cd05504}{RESERVED\_1}} \mbox{[}236\mbox{]}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga289303c4d837180d3b16b684f80f0ba0}{SLAVE}} \mbox{[}5\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95040200b47ad000d4d10a0a3cc26328}{M\+G\+P\+C\+R0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27bab6401c5712f0f544475a30c7f228}{M\+G\+P\+C\+R1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f91643603313549f066d2f445fbe58b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7565ef72e26c5097db4bea3ec5fa9e14}{M\+G\+P\+C\+R2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae6f7bcb4c19541862a0ea955208a38f2}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1901496c3e52eee108a21efaa7a4e17}{M\+G\+P\+C\+R3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga269f43b5f47b1d3dadb76a9bb547eb2c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga30337708f5ac98f037caf0dbc449801b}{M\+G\+P\+C\+R4}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac434c3049fc8beb09dd04d55973be5a5}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gade0f01dbebdaf29c21c507b7acf1ae33}{M\+G\+P\+C\+R5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{M\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga57996484e084b8cc5005765971c49681}{C\+T\+R\+L1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae7b8b29e4cdd642fd36ac94c68c33357}{T\+I\+M\+ER}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5c2048bfa07070031acbee2dd7e64391}{R\+X\+M\+G\+M\+A\+SK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga30926c424788b94e5d29ab98cb8bac1e}{R\+X14\+M\+A\+SK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab3ebd58a3a24c6ca80f804ea56fd3d3b}{R\+X15\+M\+A\+SK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}{E\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6b6c4a2f3760d4fb727c7c070d0555e4}{E\+S\+R1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0071f98a0dbef8205320a7b4b1dd9031}{I\+M\+A\+S\+K1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa45c5366e27007e4ceedba56462d190c}{I\+F\+L\+A\+G1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa664264685320acc9b7ce3c69b986c39}{C\+T\+R\+L2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga39e345241e4dcbd3d51d8aedfcdb03c8}{E\+S\+R2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa45f956fe143e80070116cda6ecf5f1b}{C\+R\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0dea8ce252243b9f7caaabeb24bd880a}{R\+X\+F\+G\+M\+A\+SK}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga068e84aeb58da0d6b60963aba62ca254}{R\+X\+F\+IR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3109898e317e51e909c069ce9e83d7be}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}{CS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}{ID}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}{W\+O\+R\+D0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}{W\+O\+R\+D1}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}{CS}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}{ID}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}{WORD0}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}{WORD1}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9e0c314b6fd1e78c8d6708776c8a9f8}{MB}} \mbox{[}16\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9e4f40ea0c686c93942d705bcbbdcc98}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}} \mbox{[}1792\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga22ac97ce9a5bdf88fe8244dda097722b}{R\+X\+I\+MR}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7d0c035500e69d383300e0d668d13a54}{D\+I\+R\+E\+CT}} \mbox{[}16\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga466296441eef561a0b5b1146e008a92c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}2048\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga52fad60ce449396fd0dda3f7865dd542}{L\+D\+R\+\_\+\+C\+A\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacea2f4c55625e6357485c7b17095084b}{L\+D\+R\+\_\+\+C\+AA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga893c71c21b4b55e6a7c84accb517e149}{L\+D\+R\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7c4bd80405f38ccb35aaefc0f779684a}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad22ce20e7ca15c2fdb392414d4a934a6}{S\+T\+R\+\_\+\+C\+A\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab3ad8bd9d03821985fc068bdb44cb79d}{S\+T\+R\+\_\+\+C\+AA}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d48e521076ac72f94f3d2503305b08f}{S\+T\+R\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac602b4f02cf3d5e8d341cd9f7afc343e}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8857e24aaeeca92308c3b239f5236bc}{A\+D\+R\+\_\+\+C\+A\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa8d7c013c073684dfb41fc8b14aacfd2}{A\+D\+R\+\_\+\+C\+AA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga95e69da399dbfb92eb4a22cc98310d85}{A\+D\+R\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c5f07c0d51983920ebca05f9e650883}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9042ac788b844d1e2675bf69dac6f8b6}{R\+A\+D\+R\+\_\+\+C\+A\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga172165899909ca47b7d966c1e24b30a2}{R\+A\+D\+R\+\_\+\+C\+AA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83523d7434c7bef3ac1894cb81a9f4b5}{R\+A\+D\+R\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae2739c72b0603dfc566d2ace64eb4aba}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}} \mbox{[}84\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga58630299543ab6cbaee0e57351cabb8e}{X\+O\+R\+\_\+\+C\+A\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga09f591ebc786dc021e32e4a25fc57cf2}{X\+O\+R\+\_\+\+C\+AA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga21c1872000245448705abaf0aa93a310}{X\+O\+R\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9610bff148407bb0bb1979e0e7c9263a}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf0d636f7e010fffbb43efa20db3bf3ea}{R\+O\+T\+L\+\_\+\+C\+A\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c96461e2e5b1b4e9f1c730eb786ee0a}{R\+O\+T\+L\+\_\+\+C\+AA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0b1280c88913b5fbf92826967aa708cd}{R\+O\+T\+L\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8cafc46e436960561298a1760b00c183}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}} \mbox{[}276\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga059bacc3bbbb405a8ea8ef330b77ab56}{A\+E\+S\+C\+\_\+\+C\+A\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga16d2a221d0a7c3f07583a6215e88e6bb}{A\+E\+S\+C\+\_\+\+C\+AA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga59fb404875ce573d1a37a8283d8797b6}{A\+E\+S\+C\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7a67a27505bd4086d8923203f3b0e865}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5f10e412e8a854eac83da5a01e48cc5a}{A\+E\+S\+I\+C\+\_\+\+C\+A\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga31fd954e9ab3113ba3febc85f9dec36f}{A\+E\+S\+I\+C\+\_\+\+C\+AA}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga93f384d53d5a0c3a60d70d5a1ee212b5}{A\+E\+S\+I\+C\+\_\+\+CA}} \mbox{[}9\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga02e7a916df429e8749930cda0f1bd9e3}{C\+R0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabdb5e2aed90a3a46151c8bb740665579}{C\+R1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga366faa2333304f3085d824a6b21d6f43}{F\+PR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3fa18be8bc25b11eff5d36fbad087a91}{S\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga67ee6ed882d48b23ff9b82a947a1e2ea}{D\+A\+C\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaa661e87917570b0139052849a7a1dae}{M\+U\+X\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga309b886425c6fe607ddc0ea652f9b194}{C\+G\+H1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga11bdc2466acff90f1374d817bc1ed866}{C\+G\+L1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga84d40ea282f57da8f5fae00f40398a5b}{C\+G\+H2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5b34f67e8f631ee467ef7bb5807928af}{C\+G\+L2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga84eb9eb3539cff16c79647ab05ac460a}{OC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga63059b18d3d1ea9d10b88744c30e6f20}{M\+SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaadbb65d4dd1c34987caf4632f7674dd1}{C\+M\+D1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c388250948760641b6e24886ebfd605}{C\+M\+D2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga63eadd8e8284c674163c9a0c7e33182e}{C\+M\+D3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadac134f6fa860ce95fa218a286ea09ef}{C\+M\+D4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae086b2bc67d37e48e34f64d9bc6ba5a2}{P\+PS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87df1a716c395b3f3474710e434e41dc}{D\+MA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}{D\+A\+T\+AL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}{D\+A\+T\+AH}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}{DATAL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}{DATAH}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8367369d606f023fe86d3d8587b86857}{ACCESS16BIT}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}{D\+A\+TA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}{D\+A\+T\+A\+LL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}{D\+A\+T\+A\+LU}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}{D\+A\+T\+A\+HL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}{D\+A\+T\+A\+HU}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}{DATALL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}{DATALU}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}{DATAHL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}{DATAHU}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1a9fb7a1d60dc0d0d9230c256fa05978}{ACCESS8BIT}}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>struct \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}{DATAL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}{DATAH}}\\
\>\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8367369d606f023fe86d3d8587b86857}{ACCESS16BIT}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}{DATA}}\\
\>struct \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}{DATALL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}{DATALU}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}{DATAHL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}{DATAHU}}\\
\>\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1a9fb7a1d60dc0d0d9230c256fa05978}{ACCESS8BIT}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}{G\+P\+O\+L\+YL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}{G\+P\+O\+L\+YH}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}{GPOLYL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}{GPOLYH}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c76cc07d1e906491ad98f8312da2cd8}{GPOLY\_ACCESS16BIT}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}{G\+P\+O\+LY}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}{G\+P\+O\+L\+Y\+LL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}{G\+P\+O\+L\+Y\+LU}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}{G\+P\+O\+L\+Y\+HL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}{G\+P\+O\+L\+Y\+HU}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}{GPOLYLL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}{GPOLYLU}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}{GPOLYHL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}{GPOLYHU}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8b4e98d6b12c933374813852e5fb135}{GPOLY\_ACCESS8BIT}}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>struct \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}{GPOLYL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}{GPOLYH}}\\
\>\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c76cc07d1e906491ad98f8312da2cd8}{GPOLY\_ACCESS16BIT}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}{GPOLY}}\\
\>struct \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}{GPOLYLL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}{GPOLYLU}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}{GPOLYHL}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}{GPOLYHU}}\\
\>\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8b4e98d6b12c933374813852e5fb135}{GPOLY\_ACCESS8BIT}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}{C\+T\+RL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}{C\+T\+R\+L\+HU}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{RESERVED\_0}} \mbox{[}3\mbox{]}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}{CTRLHU}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga75b8b170725646f8e8aad949c14b7649}{CTRL\_ACCESS8BIT}}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}{CTRL}}\\
\>struct \{\\
\>\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{RESERVED\_0}} \mbox{[}3\mbox{]}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}{CTRLHU}}\\
\>\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga75b8b170725646f8e8aad949c14b7649}{CTRL\_ACCESS8BIT}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}{D\+A\+TL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}{D\+A\+TH}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}{DATL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}{DATH}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga453b84b7802e47f03b8eab4469d43da1}{DAT}} \mbox{[}16\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5634132d0d636b9eac05627fe9e2b2f9}{SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0efd9120430014bffb829dea9ae59849}{C0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga80b8bfa41d30c891884904851a949a12}{ES}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2113e9581c43022c6c940eea384f49f7}{E\+RQ}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga12046d2ab6e0818c9c11b4e96d66a2e0}{E\+EI}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf8cbb6695cfc2845b17aa66c639d9bdc}{C\+E\+EI}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga31235a08f568be7aa41963234a9d676c}{S\+E\+EI}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac08ea0244abc5bc617eb46876d356511}{C\+E\+RQ}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga325eddaf96c9a3e8006e525499c2d5eb}{S\+E\+RQ}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8257711f5ac3a22ed38ac14eda8831c5}{C\+D\+NE}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga20abbb37927be43e6e153072de17c02f}{S\+S\+RT}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3266bc4362b6e24d9ae98b3488fb720f}{C\+E\+RR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae32bc5cf579720c458820a648a99f90e}{C\+I\+NT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}{I\+NT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2e4cf360c8569570721315e4ec5efee5}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f69896b68c911026a7b60170918a560}{E\+RR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6ea8e8615e2c3fed17a661c8b53db8a9}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac2dd2bc08cfd3cd38caf70219e38cd8a}{H\+RS}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae08518891cb5153b83d67e6933cd96ff}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}} \mbox{[}200\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac549f134c2167ee60b0ea44e0e1fef9e}{D\+C\+H\+P\+R\+I3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc170f4c29e6e83f6abb9f835b04b32a}{D\+C\+H\+P\+R\+I2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf3a2877c556f586face2959ad88d8349}{D\+C\+H\+P\+R\+I1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga37c9d7181170ae42cdd3f3015ccaa111}{D\+C\+H\+P\+R\+I0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga699ef2f3833d9724d139eda3cafd4c51}{D\+C\+H\+P\+R\+I7}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf58167db6a396dd8b911bdf727aa0508}{D\+C\+H\+P\+R\+I6}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab08c1db5ec2486af1d9e2be04fbc32aa}{D\+C\+H\+P\+R\+I5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga546872f6598981f587359601f9182aa9}{D\+C\+H\+P\+R\+I4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafe5d180de2e4ac85ec9c5a198b493fa1}{D\+C\+H\+P\+R\+I11}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad89cea2129f18c16263c7383eaea10d4}{D\+C\+H\+P\+R\+I10}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9e497459616a07fad7de6402dad70ef5}{D\+C\+H\+P\+R\+I9}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac9c0c6b16944865cce7e8470a8dab8c1}{D\+C\+H\+P\+R\+I8}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d0f9e0c450a440f2d33e9a771f84670}{D\+C\+H\+P\+R\+I15}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6978e204f22d0ceaa1e03cdcc8455218}{D\+C\+H\+P\+R\+I14}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga41f53769a34e9d43e1edf0d39caa59d2}{D\+C\+H\+P\+R\+I13}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga069305bd8b4e87574fe99961a1cb4cc0}{D\+C\+H\+P\+R\+I12}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga222a688bd3bb82670d021b03aef88679}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}} \mbox{[}3824\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}{S\+A\+D\+DR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}{S\+O\+FF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}{A\+T\+TR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}{NBYTES\_MLNO}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}{NBYTES\_MLOFFNO}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}{NBYTES\_MLOFFYES}}\\
\} \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}{S\+L\+A\+ST}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}{D\+A\+D\+DR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}{D\+O\+FF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}{CITER\_ELINKNO}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}{CITER\_ELINKYES}}\\
\} \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}{D\+L\+A\+S\+T\+\_\+\+S\+GA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}{C\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}{BITER\_ELINKNO}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}{BITER\_ELINKYES}}\\
\} \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}{SADDR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}{SOFF}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}{ATTR}}\\
\>union \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}{NBYTES\_MLNO}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}{NBYTES\_MLOFFNO}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}{NBYTES\_MLOFFYES}}\\
\>\} \\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}{SLAST}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}{DADDR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}{DOFF}}\\
\>union \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}{CITER\_ELINKNO}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}{CITER\_ELINKYES}}\\
\>\} \\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}{DLAST\_SGA}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}{CSR}}\\
\>union \{\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}{BITER\_ELINKNO}}\\
\>\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}{BITER\_ELINKYES}}\\
\>\} \\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga580b2d1eee871c5b190f951fb6f753e3}{TCD}} \mbox{[}16\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeaae1065e5ae88272eaa568f53ebc081}{C\+H\+C\+FG}} \mbox{[}16\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga05ae409ff16cdfb67db7da884bc754fe}{E\+IR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga04e3f6ea5af8954c66abd2a6a8b267c8}{E\+I\+MR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga599e1eea91be0c79d3cae22017eaab71}{R\+D\+AR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf43b4fab7d23c0ec0460a909c0f7c17}{T\+D\+AR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2e60525cb6cf392df908d0e076003558}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}{E\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadafb614304cc42f044f8f558a5b9b340}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5732262f75ac691f797822c003bc284f}{M\+M\+FR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaea79ef1ea1be4f26ae5bb69f275809fe}{M\+S\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga28abdcb21be439741a5d93fd91acff26}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b46ac79c15a26f46a1f80c2e8eac38a}{M\+I\+BC}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac994386404e26f26f6bd1d6a01d17825}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa1b1b7107fcf35abe39d20f5dfc230ee}{R\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa254b15c18f852d005da907e52a50c25}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}} \mbox{[}60\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}{T\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga687759e3d144a33dbc210784b178e9d4}{P\+A\+LR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga473f8facf1825f54104e6983ce52bfe5}{P\+A\+UR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab12bbb11036d78ad8b1c3dedcf98e5e5}{O\+PD}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae966cab4db7c6918819d94b5d86b724c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+8}} \mbox{[}40\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac3a57e20852b5364afdaedf394055711}{I\+A\+UR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1f0623f114c4654296929c9759760511}{I\+A\+LR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa6bdfb62c8d14eb874b1fe261ac65977}{G\+A\+UR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf21ae8e3ccc958f313b49eb80dbfa9f6}{G\+A\+LR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf7aaeb486c85a458f5ce129f0d3efde9}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+9}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f998d9c7881c536321d01486f45e762}{T\+F\+WR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac2f7b081f7b017963765b3b77e7211da}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+10}} \mbox{[}56\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7eda4bf49994b05a251b0912e8da1dab}{R\+D\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaec31d2f10b3f9355318e8cc1fbdf2256}{T\+D\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafd532fd00205c7220b5297911dec03b6}{M\+R\+BR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0c8ba5d1f4665648e9d202bb51a8a712}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+11}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafe03d0d221895523af2f04cb4d9bffde}{R\+S\+FL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga19d1ada2a3173e7a98019a06f225ca1b}{R\+S\+EM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0f6b49bfc3852683aa0aad71ac04a16e}{R\+A\+EM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacedabff5ab54259a941c628f14d49425}{R\+A\+FL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga02c3a9264952dcae9b7a318840127a91}{T\+S\+EM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad2e6e0c9711ff56392ec464df937ca60}{T\+A\+EM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabd65e2dd155f2feef477f2cfa4944417}{T\+A\+FL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad3911df332cf29c7f90c10fd5bc50945}{T\+I\+PG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaec76f970dad1a88f16fba2ebd320b4d2}{F\+T\+RL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga25415f08b1c72e5eb7e9df0accbc647e}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+12}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab097ec03994319ea1c1828f658f1ccd5}{T\+A\+CC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga600feb14b73fe63772d050bfb7517ee0}{R\+A\+CC}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf4d674d6ab98823edf86eeec41445834}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+13}} \mbox{[}60\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga249efa2e09d4eaaca401fd5d0c9ea6db}{R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+A\+C\+K\+E\+TS}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2515be4fc15d5a32d6919fddb7f4715e}{R\+M\+O\+N\+\_\+\+T\+\_\+\+B\+C\+\_\+\+P\+KT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0ad31fd558803b36545551f51cd5ad48}{R\+M\+O\+N\+\_\+\+T\+\_\+\+M\+C\+\_\+\+P\+KT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c0a8e6e64ee686299b43b4f27a536ee}{R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4917a98c71a46e6953efeee6058352c6}{R\+M\+O\+N\+\_\+\+T\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed13287b0e5f9fa24d990f98215852db}{R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+V\+E\+R\+S\+I\+ZE}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga43ff03080792022c5185c36be6c1a3c5}{R\+M\+O\+N\+\_\+\+T\+\_\+\+F\+R\+AG}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9bf25576c07f0aa60ecc4e22abd8221}{R\+M\+O\+N\+\_\+\+T\+\_\+\+J\+AB}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb3c90dd51644caef781d9bfe024cc34}{R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+OL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d5232b06af7603d13d2f1ab3a045e3a}{R\+M\+O\+N\+\_\+\+T\+\_\+\+P64}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac5c60306f0cbf3296aeb3a2144c64318}{R\+M\+O\+N\+\_\+\+T\+\_\+\+P65\+T\+O127}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8935928022e4abf9f86401bf076bf8b5}{R\+M\+O\+N\+\_\+\+T\+\_\+\+P128\+T\+O255}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf019ca567266ea7a1319f463f5ded206}{R\+M\+O\+N\+\_\+\+T\+\_\+\+P256\+T\+O511}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a}{R\+M\+O\+N\+\_\+\+T\+\_\+\+P512\+T\+O1023}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0e2ad1f67bcf39cf401b641b78efb860}{R\+M\+O\+N\+\_\+\+T\+\_\+\+P1024\+T\+O2047}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae6d9a2af05e1aba8b3df363807fd4682}{R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+\_\+\+G\+T\+E2048}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4c2d440cda7c77793260d588ac6c915}{R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+C\+T\+E\+TS}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0943ae88ae0698acdb00a67d1893aef5}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+14}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga42bb724ae44d259b06839016ef3db803}{I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga07b7009646b0f9892f126314f4ba028b}{I\+E\+E\+E\+\_\+\+T\+\_\+1\+C\+OL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5a6436fcacd4c51bc96d717b7dd6cdd7}{I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+C\+OL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga650526b1a0351d7f5d2c42fe946fd3f2}{I\+E\+E\+E\+\_\+\+T\+\_\+\+D\+EF}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac32365ce3b782aa9ebb4f9de2fa28ffd}{I\+E\+E\+E\+\_\+\+T\+\_\+\+L\+C\+OL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71897a36736e41a93fb634711097978e}{I\+E\+E\+E\+\_\+\+T\+\_\+\+E\+X\+C\+OL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae15aca0c18a3014721e0e8a77fd3a70b}{I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+A\+C\+E\+RR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1c5422fe921b0b0198a1d28c5de8dda}{I\+E\+E\+E\+\_\+\+T\+\_\+\+C\+S\+E\+RR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga85af68e1546357d066381983ecd827d0}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+15}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga98b119533baaba320cd092c35a3c80d5}{I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+D\+X\+FC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed75ad63ba078d681a7c0af134a55e36}{I\+E\+E\+E\+\_\+\+T\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga97f8c9ba8db74b4d14e28350623b3297}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+16}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga56f6d97274f93f49b3fe6ea36b02e936}{R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+A\+C\+K\+E\+TS}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6459c121962efde5c35d444d3dce19c7}{R\+M\+O\+N\+\_\+\+R\+\_\+\+B\+C\+\_\+\+P\+KT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga73f455f86576de6c6f8bc81fd55f1ccc}{R\+M\+O\+N\+\_\+\+R\+\_\+\+M\+C\+\_\+\+P\+KT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga98acbbbfee54ea1c4761ee5951e2d126}{R\+M\+O\+N\+\_\+\+R\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad97d01d705241a209ef718530e148ff8}{R\+M\+O\+N\+\_\+\+R\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2c290a5355b4926b7474f6182a307ac5}{R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+V\+E\+R\+S\+I\+ZE}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaee35958691ebf65df297df51e831818e}{R\+M\+O\+N\+\_\+\+R\+\_\+\+F\+R\+AG}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaab2ebadf7930c35c12988b9fe13d5717}{R\+M\+O\+N\+\_\+\+R\+\_\+\+J\+AB}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8956946025a75febd1810e01fe51f80e}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+17}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7734364705f07e224edb096017ec3ec2}{R\+M\+O\+N\+\_\+\+R\+\_\+\+P64}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga52905aa4385d66a0c9d843c7bef57da5}{R\+M\+O\+N\+\_\+\+R\+\_\+\+P65\+T\+O127}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga292f0125073f649729d64219c1d7dc52}{R\+M\+O\+N\+\_\+\+R\+\_\+\+P128\+T\+O255}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga58322abf0730d2787f99f25acb9560c6}{R\+M\+O\+N\+\_\+\+R\+\_\+\+P256\+T\+O511}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf77be1e3f50ad88ef065ae705921e078}{R\+M\+O\+N\+\_\+\+R\+\_\+\+P512\+T\+O1023}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf34a91d827363118fe9b09dff356fc40}{R\+M\+O\+N\+\_\+\+R\+\_\+\+P1024\+T\+O2047}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaca835ef3ce11b8556e13ce28f2ddbb3a}{R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+\_\+\+G\+T\+E2048}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0bdaf564c0d4534a985a8dc0fd40febf}{R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+C\+T\+E\+TS}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabd7570267e8053469bc67fb7d88b7273}{I\+E\+E\+E\+\_\+\+R\+\_\+\+D\+R\+OP}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc5c979ecc331b9ffceb8994a8d5779e}{I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadbe0a01a11c33ff52bb25b0a0a90b935}{I\+E\+E\+E\+\_\+\+R\+\_\+\+C\+RC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71ae8081654678261e58e6bf065d7b05}{I\+E\+E\+E\+\_\+\+R\+\_\+\+A\+L\+I\+GN}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga688d2eaab3727da02627623b2e391188}{I\+E\+E\+E\+\_\+\+R\+\_\+\+M\+A\+C\+E\+RR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf5a432f715ccd177fe4ee898b429153b}{I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+D\+X\+FC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2bcf57cf8ad339722cc9766b66262e98}{I\+E\+E\+E\+\_\+\+R\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga756a30817dd0820a87e6e6577eb0fc4a}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+18}} \mbox{[}284\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf739ab1d646156a8c3a6e36c8036ea98}{A\+T\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabe873ea7694464d23e493f7b819c47db}{A\+T\+VR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1bfe4afb9ec3c16b8b2312ee6f91422d}{A\+T\+O\+FF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7348bf3172b8e3e9a3d00296943a0215}{A\+T\+P\+ER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga323cc17c6788899528240028c7010f1f}{A\+T\+C\+OR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga453a69ec5c138933ed14f75a630a1a79}{A\+T\+I\+NC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7597794380c561565a1ccc7b976c090}{A\+T\+S\+T\+MP}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d9039fdfc2de61c8840616585d6f8c1}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+19}} \mbox{[}488\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa0c8a7c3033edc4f7bf62a7ebd8e1b06}{T\+G\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}{T\+C\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}{T\+C\+CR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}{TCSR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}{TCCR}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9d138caa1ec32acf11a8d51adb09c0fd}{CHANNEL}} \mbox{[}4\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga80bef1f8e65ba67e749bdee702aceb9a}{C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga47ffbf57d1749471af68be10a93828bf}{S\+E\+RV}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac44f3913c6ac3424ee9b0c8a2d907df8}{C\+M\+PL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab53d2f0bf05dd3c526364b7df09fb906}{C\+M\+PH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}{C\+S\+AR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}{C\+S\+MR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}{C\+S\+CR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}{CSAR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}{CSMR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}{CSCR}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9f248450f93c158815963e3e97e729c8}{CS}} \mbox{[}6\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac46ac81d2f5d1aa197ef7c23314710af}{C\+S\+P\+M\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga78f7ac1c9cc55542d3350387c83c5f37}{P\+F\+A\+PR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga49876565828348d94752e398239ca0b3}{P\+F\+B0\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71e702d9f9449e9be78f586aa1f86974}{P\+F\+B1\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf4371fac6e68ff762b0c76c55ade6b91}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}244\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafbef7be4132f76a31f1a0e0311c2fc92}{T\+A\+G\+V\+D\+W0S}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga283e3e05f6df99bb519c742e82b9780d}{T\+A\+G\+V\+D\+W1S}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac6ab468a5fa5f4676e320650f42acb51}{T\+A\+G\+V\+D\+W2S}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga35dd309b49b2d2e1092a1ada9beece08}{T\+A\+G\+V\+D\+W3S}} \mbox{[}4\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2b49646d4f332d1141142fea1e0bd93a}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}192\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}{D\+A\+T\+A\+\_\+U}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}{D\+A\+T\+A\+\_\+L}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}{DATA\_U}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}{DATA\_L}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga43f41cb15ff955816cb40f46ca2000f6}{SET}} \mbox{[}4\mbox{]}\mbox{[}4\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaef000e29f3b219eb64c053000c22fe97}{F\+S\+T\+AT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga06f204f3d6e31fa8b5c3af07bc098278}{F\+C\+N\+FG}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}{F\+S\+EC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}{F\+O\+PT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9a966008c6b3e9777985b820a50c7634}{F\+C\+C\+O\+B3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga70dba78a9955734512a852eeea205781}{F\+C\+C\+O\+B2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b45993d28df53171645290c45bdb55c}{F\+C\+C\+O\+B1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga339e554f6ce0e1633a1e07f5ee9fd2ca}{F\+C\+C\+O\+B0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4fa927e3370c85b13ea9ad67312d3ec1}{F\+C\+C\+O\+B7}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7355e1e5bbdc6795f789840a8b281087}{F\+C\+C\+O\+B6}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga94dea30a2694ee7f503572038ba68249}{F\+C\+C\+O\+B5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadfd02f97965934a771d87e054c1fde3e}{F\+C\+C\+O\+B4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga547577f975c70d66760366cc120462b0}{F\+C\+C\+O\+BB}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b1815ddd62683aeabdeac281ff2b4e9}{F\+C\+C\+O\+BA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadfbc3fe490e0f3d6d67facdc8e0d3497}{F\+C\+C\+O\+B9}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga02485b6c951602d1fc7bc5c4ffc13994}{F\+C\+C\+O\+B8}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb3c733a52a45ab759f6a6d76d59b86c}{F\+P\+R\+O\+T3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c86520f3dd610ad464ad0a595a761a9}{F\+P\+R\+O\+T2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga76768ab2e99c7ff366200d94db19eeea}{F\+P\+R\+O\+T1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga85880705c28fcc199112e1ed40773677}{F\+P\+R\+O\+T0}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae38802fa1bc51a2b95592c00674eeabb}{F\+E\+P\+R\+OT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0e61864bd2fa7d2a00f4b6fd9bfe83f2}{F\+D\+P\+R\+OT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}{SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6095a27d764d06750fc0d642e08f8b2a}{C\+NT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}{M\+OD}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}{Cn\+SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}{CnV}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}{CnSC}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}{CnV}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga49481166bedc27ac3587d77f0202fade}{CONTROLS}} \mbox{[}8\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab9e4113be225c74c8ae0c675b0015680}{C\+N\+T\+IN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0b3f4c41f87ca52c3b6bca0bafa0df6b}{S\+T\+A\+T\+US}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga85444f56cd69d2ea9b5f4bfd5a65bd51}{M\+O\+DE}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaf260293f48b1c4779012028d6751b17}{S\+Y\+NC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga222fc778fbb047aedf124d5d58138b0f}{O\+U\+T\+I\+N\+IT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb5c512e19542b384fd232b05d18ba64}{O\+U\+T\+M\+A\+SK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga26b6fa0ba5b755cebdc2e3457f8a5172}{C\+O\+M\+B\+I\+NE}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4a65a29756f74ae8195109f77532ac6a}{D\+E\+A\+D\+T\+I\+ME}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9abcc76868e079ede7576489d123ac7c}{E\+X\+T\+T\+R\+IG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9037a11797290aef4ac48048c07e2e89}{P\+OL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga445f6787ba69b18d2b1b932d05251650}{F\+MS}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4db3bd27e96389911d0d4b7f88f56f67}{F\+I\+L\+T\+ER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0a9cb2e0e324f36b63ede8e74c240c61}{F\+L\+T\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9416ddd62b5d7ccea41cb9bb4cd7b29f}{Q\+D\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga42f5a13cd52a3f76b0b20e3e7cb441b4}{C\+O\+NF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga296edfeed698fa1795ab0a2d74f1aebc}{F\+L\+T\+P\+OL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga86aac8f9f563e6968d407e77a6e7228c}{S\+Y\+N\+C\+O\+NF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9602fe994bffb88ab285bdd81caadca3}{I\+N\+V\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga098b0b5a2b0f2bf3e7387898e05b7b04}{S\+W\+O\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2181335ca6c317af7217403fd597bb2d}{P\+W\+M\+L\+O\+AD}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaef77a53fb6962f329978c788b3c1e637}{P\+D\+OR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3aa2323e3b596f8c9f191acb2ad7f75d}{P\+S\+OR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac53cb29f8a090565bec5e94b6b808572}{P\+C\+OR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c26bce9144a9606d3f8a60dc750b063}{P\+T\+OR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1013b95ac09a1205ba0528ad32ad1edc}{P\+D\+IR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga441a96d3febd01d841b24561b4d036a3}{P\+D\+DR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb6a1bc3db8fa6148894140daa6b97e1}{A1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga59168eda4690de8b4b61d6b940d010a6}{F}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}{S}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}{D}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1150d16f9855062058c3b12511dcd188}{F\+LT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dab8ef1aad113e4a4f83a1dc78e357}{RA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7da5c460cfe30d313f3f057de44ae6b6}{S\+MB}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae8436760942c43a7f6b6b8561803dfd7}{A2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae84d7b4597381d16c807ac8c0f77b12c}{S\+L\+TH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae154cfc39aa9ad234093c3a7a469a27d}{S\+L\+TL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}{T\+C\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac45e21023c3fd22f6a7217adf594e1cf}{T\+C\+R1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f5b1e92ab914ccb0f1b97526680f96c}{T\+C\+R2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb3874d5b17f1a69cda183bfb5c19f01}{T\+C\+R3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab18c2c7b12ad4a466b93d1a13f7ccda6}{T\+C\+R4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga643051e6a1c91721805df0d32f89527c}{T\+C\+R5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fe1dda34b3cea236dfdd02efe92a380}{T\+DR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac783a4997e25dad22398e06c1508e439}{T\+FR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa9d0b1e93a23f2a1a4399b7dc8ca3f00}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3e887c5c285e65bbc87c0a23c531aba6}{T\+MR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4a10ace4c244776c53d30a60206c08b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4bd87e1ea284e1d076f3578a2baaf46f}{R\+C\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga578197fc638ed6de2a5d613f5990b271}{R\+C\+R1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9560604d875c42e73b93cb4633d13485}{R\+C\+R2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf7349cdff6c10c51c1121cb773a4c66f}{R\+C\+R3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2759578aeb0559bb082711fb098cab86}{R\+C\+R4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gada7710d759d7acf10943abc061455f3d}{R\+C\+R5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71033e44d51c3ca5bd7d938bf1685d47}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa97af36158211310136147fda0520b5e}{R\+DR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaf405456524d9a896032b2d5360a1b7e}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga210275a17eb72f5b784d3cbf55217661}{R\+FR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7ba5060aa714d2b81fe98e158a77524e}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed92ad6e80b4c577d8f78cb77ac11f4e}{R\+MR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{M\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae43f5aa9a8b7b52312047fe51eb0a8c2}{M\+DR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa97f1aae59ce6efd1a22b9ca279058f0}{P\+E1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga995e13620d64851a128d6d2e03b6713e}{P\+E2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae66b179d39862bb7d0f8ba9b4c2c58a8}{P\+E3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7c081e6d23713bc4eec0ab17965a8dff}{P\+E4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaafdc4eddd9d9e84f3175cf74e29f1b0}{ME}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga07810538c8d6aba73ee3dd0c573256c7}{F1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8390d51184687794c312ac5148cc9e2b}{F2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9830952a98862ed103ad0cff61b77bb5}{F3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafbd6f1eb8283eca63c4ea3c3d657f149}{F\+I\+L\+T1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5704aaa9940312ccd60ee44f31932094}{F\+I\+L\+T2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8670159f3a9ccefebd38368189765e17}{R\+ST}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga876dd0a8546697065f406b7543e27af2}{C\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga909d70d4d88dd6731a07b76a21c8214b}{P\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3fbfa42319981886e98899e3ee069f81}{C\+MR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafabfe869c2da8a9974cac1da36481312}{C\+NR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}{C3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}{C4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}{C5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf5f7dd7e0de054a868809b27a17e4207}{C6}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}{S}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}{SC}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga168419f9fd3337173f29d6dde2133745}{A\+T\+C\+VH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9659cfc372d5156510bdda5bb491fdbb}{A\+T\+C\+VL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga97f1c9dcf32bf6af23cd6b977e99d40f}{C7}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga287edae47cc7c449d8ee31b6089559d4}{C8}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga59d6723930c0cbfd56a7451ec569b598}{P\+L\+A\+SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga951da47dda3dfe3452e96e494178fad4}{P\+L\+A\+MC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0e8f6d2b4768813502c16962a6c75e44}{I\+S\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaedae6a32773e8626b678e67a1f6b13d6}{E\+T\+B\+CC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gace579fc1ab2fca46ff5f20200744c4f1}{E\+T\+B\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga97b3c7397055c35f026f3004ad845275}{E\+T\+B\+C\+NT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83109858f979abb8e707b989d88d54bf}{P\+ID}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7d27c275caa809e8b950cb9fb1f52ea5}{B\+A\+C\+K\+K\+E\+Y3}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae0ad5dd66c2109955a90e1a6f4720a43}{B\+A\+C\+K\+K\+E\+Y2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga42fa40dda0fa3aee0b861bdf6ffa1eae}{B\+A\+C\+K\+K\+E\+Y1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa0da3d6ede3a90b0697a300ddf18cd65}{B\+A\+C\+K\+K\+E\+Y0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae3df2dcb7a5f33570f8cc15cc8126810}{B\+A\+C\+K\+K\+E\+Y7}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3076fe0bf30cde224dfb9c944d517de0}{B\+A\+C\+K\+K\+E\+Y6}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4ca5b627931a03b02c1d4ac01e664d5}{B\+A\+C\+K\+K\+E\+Y5}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga925e5cd64e47102087d0a66af786a626}{B\+A\+C\+K\+K\+E\+Y4}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae95f76fe298558644b1a5c8acc1cdf3a}{F\+P\+R\+O\+T3}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae87543688ebb5c30285916eaa270c014}{F\+P\+R\+O\+T2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae00ef9e85bce41b17b8c85e226bfeadb}{F\+P\+R\+O\+T1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga060054d1f5f54bb8a55d0eeb7cd8ae29}{F\+P\+R\+O\+T0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}{F\+S\+EC}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}{F\+O\+PT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab0f3424deecc64d5eb53e21c4b98290a}{F\+E\+P\+R\+OT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab8c86749c6e17e098c55c08aa58fb1c1}{F\+D\+P\+R\+OT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa8badb87f4f3dc685e151d16014db8f0}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}{SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}{M\+OD}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5a2def14363813fcf6287e3edd1104bf}{C\+NT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga84172a8f32e3e8ab454c186f973d63be}{I\+D\+LY}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}{S}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}{D\+LY}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaac9256575be36cd190e28da6992eb9b3}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}24\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}{C1}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}{S}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}{DLY}} \mbox{[}2\mbox{]}\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaac9256575be36cd190e28da6992eb9b3}{RESERVED\_0}} \mbox{[}24\mbox{]}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga09a3b25c72456dc274d97bd2c30e8c09}{CH}} \mbox{[}2\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}{I\+N\+TC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}{I\+NT}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}{INTC}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}{INT}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae118976c5526888e4385d2b45e4ca8ac}{DAC}} \mbox{[}2\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8a834e9c0be4b8a1f57679868c10f2d}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafd7953396f7b3622bc91168b9cfd6aae}{P\+O\+EN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae44cca13adf17daf17265abea2edb710}{P\+O\+D\+LY}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{M\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8a05a5b3da78aef59223205ee54c22b5}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}252\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}{L\+D\+V\+AL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}{C\+V\+AL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}{T\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}{T\+F\+LG}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}{LDVAL}}\\
\>\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}{CVAL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}{TCTRL}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}{TFLG}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab04f5654f5af63fa2e971faccfc67617}{CHANNEL}} \mbox{[}4\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga183606de7c919c44520d5625860eaebd}{L\+V\+D\+S\+C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga22e5df8ec02f6f9fb1aae7aab10f7ac6}{L\+V\+D\+S\+C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac2fc2acedfe2248d41dfbaaccd2a582e}{R\+E\+G\+SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga25bc9eea888d201d852deb4819850bb2}{P\+CR}} \mbox{[}32\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7ca65d71461aa5e76eb2266ab7ccd0cf}{G\+P\+C\+LR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc885669f9579a0514a37a62fc070ec7}{G\+P\+C\+HR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga810f6911c38333115775f924be784050}{I\+S\+FR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga110c7cdc6ff066e67353a119359731f2}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga08715ad30e568d84770805b6bdbc1cfb}{D\+F\+ER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad85d97f511fdb6626888603d5c970d3d}{D\+F\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac0bb591e49f732d8010df56312388c74}{D\+F\+WR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga41d4e6ae9fb47445146929d15e97153f}{S\+R\+S0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2164524ec77565baad264a25fbc65378}{S\+R\+S1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb3a6cb8a3c37e9a55ab12962d0983d1}{R\+P\+FC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9423324babed28ac7e0a6990356c8cb1}{R\+P\+FW}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaab9056b0fa2520560ed862f6bbde62d5}{MR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}{R\+EG}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}{R\+EG}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4e5f09c578d8d5c138b41a1e740df3f}{SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab8002a02f2493e5718814fb1b0b0f4e8}{ER}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga14a5329da9f87f50c64cc56e21bdd562}{OR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87e3001757a0cd493785f1f3337dd0e8}{T\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga72bb9b7d61fe3262cd2a6070a7bd5b69}{T\+PR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga98069e908f0dbdf30857c4c33e5680b8}{T\+AR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}{T\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7006c26539198fbc8729e0386bffdd40}{LR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf5222eec51632c0f88eb2a3d0ec01bf2}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}2016\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga112ea3e423f8edcd02965122fea0433b}{W\+AR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3bf8166b9c18e747652c1cb489a54ad}{R\+AR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5faf862a2959435c8593e46ebc556ec7}{D\+S\+A\+D\+DR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9f9b6d19cd4e74ea6eeaa705328e7f74}{B\+L\+K\+A\+T\+TR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga36131cec3559ac2988019df27ecdace4}{C\+M\+D\+A\+RG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3015ac9f1cbb9fe880d346521783f479}{X\+F\+E\+R\+T\+YP}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad184f191e589977878810a7928b86cca}{C\+M\+D\+R\+SP}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b5d16498d603c9560eaec51c9431747}{D\+A\+T\+P\+O\+RT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa3de0ff8130a446f28bc8bceca15501c}{P\+R\+S\+S\+T\+AT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad66c30417fba3cdaa46be7ae1ac08ff2}{P\+R\+O\+C\+TL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaf4c7a736d3642f87d615b538e7696e2}{S\+Y\+S\+C\+TL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab2a2eb6abddb0830e64595289d121ebf}{I\+R\+Q\+S\+T\+AT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fe708359ce072299bd38cee3be1c913}{I\+R\+Q\+S\+T\+A\+T\+EN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7c4a15d213d6f5016a29746a3a660485}{I\+R\+Q\+S\+I\+G\+EN}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga529946a02b908ffad2b189bc08c38b06}{A\+C12\+E\+RR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga73dfc37156a450d49ec75627cbdcd499}{H\+T\+C\+A\+P\+B\+LT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf376a0eb86aeb220c638a59b38a372bc}{W\+ML}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga879095f3afc53d94fbf0c7e2cbc16f49}{F\+E\+VT}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8e1a5a5c26b845e94b25570e42202612}{A\+D\+M\+A\+ES}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab418d6ab842253ec1556bd0683bea1cf}{A\+D\+S\+A\+D\+DR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga30320ad485493928a2f7198e40227043}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}100\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87a1f785e501e18ed2c06222b361741f}{V\+E\+N\+D\+OR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf8e7ecba38e254125b45008783ff62c3}{M\+M\+C\+B\+O\+OT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1e23711e9e444e5d829041e531103d74}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}52\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fb8df4ccedb41b45d7103c792355b8b}{H\+O\+S\+T\+V\+ER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2dd2ae7d066d4b4240fe56f72f0f7095}{S\+O\+P\+T1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae691410c960f357d63ab3b479cb59641}{S\+O\+P\+T1\+C\+FG}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae7904b8fe3af1def40d58c2ca8123e44}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}4092\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3f8dc2ae265d799ec159ccd2c2fddabd}{S\+O\+P\+T2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5e152370dc7f083dff49c4e56e669435}{S\+O\+P\+T4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad3423d05c1b61a09639d9ea8b5d3ea66}{S\+O\+P\+T5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9a5cff1a3ad3808a7b9478791a37915d}{S\+O\+P\+T7}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5baf01a3a36a117e2bebdd02d6d6876a}{S\+D\+ID}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga56f3400a3098ef029b33068a871051da}{S\+C\+G\+C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga60de3b2b35648ee6eec819ffa3243fd7}{S\+C\+G\+C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga759ea74edf1679b433c736d994f3ac16}{S\+C\+G\+C3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga342559d79209f064052a8a005bfd38a3}{S\+C\+G\+C4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0c6b967745d0bb3e1bd280f7dd98db49}{S\+C\+G\+C5}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8075f4fb5887b43eba04eb636853be29}{S\+C\+G\+C6}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafa6e40b1dfd085e74bffc345bd359205}{S\+C\+G\+C7}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga063b97a92c34c2c0cb7f8746f9f50f3c}{C\+L\+K\+D\+I\+V1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa5a0af4eb767983cb4031ba24d2bc9d6}{C\+L\+K\+D\+I\+V2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1b5282422d8bb162cd742775e5f9864f}{F\+C\+F\+G1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga48581edecb6a9421e0e159dca5bf8c8c}{F\+C\+F\+G2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae6ab5d5097134742b3f025d951a482aa}{U\+I\+DH}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6526be9b8cd1160be6ff367641220e96}{U\+I\+D\+MH}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9d04f09d406768348505eb747ade1e23}{U\+I\+D\+ML}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaac796478e9fdd908d4bccc7b754de080}{U\+I\+DL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab80b0e0bb4c1aa3e20de93cee5828603}{P\+M\+P\+R\+OT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga96fa5644eba54c5bf0a4c5c16ad4f6f7}{P\+M\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga813a3036c963ab3498eca297988777f8}{V\+L\+L\+S\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad38d8d9691e23bb395d7b9030040693a}{P\+M\+S\+T\+AT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{M\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}{T\+CR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}{C\+T\+AR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE}} \mbox{[}1\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}{CTAR}} \mbox{[}2\mbox{]}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}{CTAR\_SLAVE}} \mbox{[}1\mbox{]}\\
\}; \\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad10ae0d821edec8a6cf1bf982a307b91}{R\+S\+ER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}{P\+U\+S\+HR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}{PUSHR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}{PUSHR\_SLAVE}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7adaf881f37145caba5861609765d994}{P\+O\+PR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga32896f14fd2897523a91974664932241}{T\+X\+F\+R0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27755ff1a835bbd95f58ecdba1f2795b}{T\+X\+F\+R1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga331a5555b34b49975fd14f52d0989790}{T\+X\+F\+R2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabb7709e9633e66598f149c96d12e2640}{T\+X\+F\+R3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad7de7b234e4846024bdeb9198f89edba}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac60db58d1ff9c9bae1ff1460dd6972ab}{R\+X\+F\+R0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafdbe91d4e8ea80ec8bcc8c89551429e1}{R\+X\+F\+R1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac4caeaac62400fb5d871f11574557a22}{R\+X\+F\+R2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa997d3f01aca2c5e21a526b29e466f27}{R\+X\+F\+R3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafb421388460a6f91dc5a6a192d886912}{C\+E\+SR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf18bafaac3b2ce682652a0ce35d863c5}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}{E\+AR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}{E\+DR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}{EAR}}\\
\>\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}{EDR}}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga580a2c7b622f8b50342faed2cfcd9fbb}{SP}} \mbox{[}5\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed973faccea151edaf3bdaa2664da441}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}968\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa052a52bc368d47899920f359ba10ce6}{W\+O\+RD}} \mbox{[}12\mbox{]}\mbox{[}4\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga91ced9af85b6245589cbf0d6688d5ad8}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}832\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga361969cc7784783c8fabc39826ef8afb}{R\+G\+D\+A\+AC}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf1f73251625b304407339862ce318059}{B\+DH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaca4463c928e7f65eaa324dd97fb6abae}{B\+DL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac4e320927bd72445c49414603b05f792}{S1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaafdaf251d5cfeb18803536542a880459}{S2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}{C3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}{D}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga87caead6e07d105afdea1716b3f1f152}{M\+A1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga09350a7ee6276cea8738dc77ad2049e3}{M\+A2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}{C4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}{C5}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d3d35ae9e1bc397340a6023f07ec322}{ED}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa62c7c6909f49371ea23e96495683177}{M\+O\+D\+EM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa413417ccc390c4bb044c5d58a120d2f}{IR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga580cd25116c33ee9703cc34f8523ca8b}{P\+F\+I\+FO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga394dc1927a59650f39e5799021bf09c7}{C\+F\+I\+FO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb03a7d2de0c18c66911428d9cb8f080}{S\+F\+I\+FO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6ae4511f2de721dec3862bab06d93ea6}{T\+W\+F\+I\+FO}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9a7e6b6b0b62fc431bc6d647c7fa3ccf}{T\+C\+F\+I\+FO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2584067355457f0ec79d3bf90ac6dd50}{R\+W\+F\+I\+FO}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae5670233e71dda04d5b3a4ccbfdd9cc1}{R\+C\+F\+I\+FO}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacdab11c41c499a94d80bd2d347ec97cb}{C7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae76758451e5a49d5a7ecc5107aa6aaec}{I\+E7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53d4127ba86dcb65e9c60a5900fb5376}{I\+S7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}{W\+P7816\+T0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}{W\+P7816\+T1}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}{WP7816T0}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}{WP7816T1}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac7724a1254eff9850cc2c043fa2d0534}{W\+N7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83913e1e59cc5b6a9f2906fab663be39}{W\+F7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa2febdf8acc41a1c2092f4448fcd4211}{E\+T7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7215388cabf525598a5fc937eb20ed31}{T\+L7816}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga077edc39b83ba91d23059f34a17d48fb}{P\+E\+R\+ID}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa175a27eddae37d758847685effe7ab0}{I\+D\+C\+O\+MP}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8920d7bfe319ce3f5af958ad4c8f2cca}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9131f08aa5a24b8c9ef95d51f62810de}{R\+EV}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga76a9ec2331c09e8e213dfb169fbac870}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b414f3639d8e9ccdeccf5ec15029b9c}{A\+D\+D\+I\+N\+FO}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2a68f89086ca788e9123a2281decfe22}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d1d7ec675ab125cf2ab80856b331ace}{O\+T\+G\+I\+S\+T\+AT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga22ca61cf43a11168ba32640820999621}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9163191d69b422a5a3e93580acff9900}{O\+T\+G\+I\+CR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9e87bdf948b19c8681f1f83ee5a8c000}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa9a15a9e6a2d8a83f9c29421d339f23e}{O\+T\+G\+S\+T\+AT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae0b71ab9559e72dc3679ec091756e67b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4553c1b11f27973e373f3d7e0b5b4e56}{O\+T\+G\+C\+TL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaeb2dfc39c8b07c9be26576a181da1af4}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}} \mbox{[}99\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab7cffdbb22df189f2a80d3b52a61a68b}{I\+S\+T\+AT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga5876421d4a610aa1ec8c55142a7d131f}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+8}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2c270099e9174761280fdd00e12f9487}{I\+N\+T\+EN}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae729f0fe5f746293938b5fe9cf4006fa}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+9}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaae749069a75330cb4543daa28772e327}{E\+R\+R\+S\+T\+AT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0db623c4034ae906a2590d0ad4b9dcc9}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+10}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab65f35c56895733ec3c11e246b4d99ec}{E\+R\+R\+EN}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gade5b57b27f61c17492288127d23b8586}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+11}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga14ef8aa2216b90fe692d18077ce4b343}{S\+T\+AT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8bcfbb17f5c9418441c1998b58fe61bf}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+12}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb7581e8a603234f71f2e32a3f5463c5}{C\+TL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga92854cf727a032a192888fd92932deec}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+13}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6e9a6805bc92c5472f62e96726172684}{A\+D\+DR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacad0f574453da7955f80d4a5dbf4663e}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+14}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa7781256e3a9e7b62eb5a91f8dde5161}{B\+D\+T\+P\+A\+G\+E1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga115b799187006fc5de8eb06f8d42b9bb}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+15}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabf88cf17801830b6a5bc9c58717253ec}{F\+R\+M\+N\+U\+ML}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4b1433abf0bec8b6193215357e46a446}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+16}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaad768bb6ae15f475e43811151dc885a0}{F\+R\+M\+N\+U\+MH}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga14ad2e574cba9d9c7e8cbaa4e5a078b6}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+17}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7b7092c149691d46d224f9986a9ad2ba}{T\+O\+K\+EN}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae5ed9af52b1a25b9ee9a4938a2b2ca3a}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+18}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga664d93365324a7dcc740fa58f095e7ab}{S\+O\+F\+T\+H\+LD}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabda59b9594c175e7b2b7ba3b2298b599}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+19}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3fe7074e6a65a34004b987874bba06e1}{B\+D\+T\+P\+A\+G\+E2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga263b76687b296e92811dda9e8051c708}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+20}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf9ace2f6c534877065e28aef9a09512a}{B\+D\+T\+P\+A\+G\+E3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4b77a54e00f92e751d8361dbfa0af382}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+21}} \mbox{[}11\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}{E\+N\+D\+PT}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}3\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}{ENDPT}}\\
\>uint8\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}{RESERVED\_0}} \mbox{[}3\mbox{]}\\
\} \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga624768547e347d8bd7fde8bbdf15075c}{ENDPOINT}} \mbox{[}16\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2fc819f4661814727300843a6c591223}{U\+S\+B\+C\+T\+RL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga16bcb91413a3db4481d7d500e8e6f82b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+22}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga25809d192dc2d1e4b676d5b6c935973f}{O\+B\+S\+E\+R\+VE}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga88d2f4b5276717d52836ada8b48997cf}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+23}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad042c540de71ddbe331a097886f11579}{C\+O\+N\+T\+R\+OL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3d696ac9cc19fd1715dfaa4d8b0871ae}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+24}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac89afa76ff77065c1cf493a11c82b831}{U\+S\+B\+T\+R\+C0}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaad6d5cb712dabba62eea5adf66b4f58e}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+25}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac817eb85b2155f60ef10f06dcb3b3adc}{U\+S\+B\+F\+R\+M\+A\+D\+J\+U\+ST}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga156410ff21a5fb0c8378dd1778a91cc9}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+26}} \mbox{[}43\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa40fc6462cf87d4569e0039075b5890b}{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+C\+T\+RL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0a68d7345f63f9bfd5d11ff07db64d88}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+27}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9cd5cd20ce5d7dbf868a7af12fe69b81}{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+R\+C\+\_\+\+EN}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6678449777d6b957055fdfa2a8668db7}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+28}} \mbox{[}23\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga45cfec446adcac8826db39db8dfb292d}{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+US}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga60054d9772af540ff3d88432d724137f}{C\+O\+N\+T\+R\+OL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae883ef34c3cebbf0536f20bfa53e5c51}{C\+L\+O\+CK}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaece2c880dc5ba01a2fc9326dc080dc26}{S\+T\+A\+T\+US}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53736efbc01ccdca17ec2bb80e6541a6}{T\+I\+M\+E\+R0}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga488da43683bd603819fd5f6676aef010}{T\+I\+M\+E\+R1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}{T\+I\+M\+E\+R2\+\_\+\+B\+C11}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}{T\+I\+M\+E\+R2\+\_\+\+B\+C12}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}{TIMER2\_BC11}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}{TIMER2\_BC12}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacdaf356ffe42125ef3a82e4439a2e3c9}{T\+RM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}{SC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd}{S\+T\+C\+T\+R\+LH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaab3e807406cde45883ef340be06568cb}{S\+T\+C\+T\+R\+LL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga23960179757a36ca719156a5c90c8675}{T\+O\+V\+A\+LH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9ccb8f22716c09c39bb0cfd02aba69f4}{T\+O\+V\+A\+LL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa1bde3a7b29baa67659b12f0a4a494ac}{W\+I\+NH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaced61c61e5299b565e8b257e59562d85}{W\+I\+NL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad6e11b03f76f4f5c7f7af63c6adf72ef}{R\+E\+F\+R\+E\+SH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae5d5ccb6817e2e1e51eac125b01856de}{U\+N\+L\+O\+CK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga020e8a3bc802277ebdea61f18a256c65}{T\+M\+R\+O\+U\+TH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad5ebd770efd696047aa4ac98538a798d}{T\+M\+R\+O\+U\+TL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga095ee56174bca40b8f3b42792b2aa554}{R\+S\+T\+C\+NT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac91805542c28a212cea60963b3983981}{P\+R\+E\+SC}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Variable Documentation}
\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3b845ed529f71b70ef258feb7b6eba7c}\label{group___v_r_e_f___peripheral___access___layer_ga3b845ed529f71b70ef258feb7b6eba7c}} 
\subsubsection{\texorpdfstring{"@23}{@23}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga688a5ffc9c36006a7dd53b7cd72d7873}\label{group___v_r_e_f___peripheral___access___layer_ga688a5ffc9c36006a7dd53b7cd72d7873}} 
\subsubsection{\texorpdfstring{"@25}{@25}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab2cbecae6cd8d7f6a63f73dd22b05499}\label{group___v_r_e_f___peripheral___access___layer_gab2cbecae6cd8d7f6a63f73dd22b05499}} 
\subsubsection{\texorpdfstring{"@27}{@27}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac7f9ffe9b85c9b9d4f006291c78b73fd}\label{group___v_r_e_f___peripheral___access___layer_gac7f9ffe9b85c9b9d4f006291c78b73fd}} 
\subsubsection{\texorpdfstring{"@36}{@36}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9edfc506bcd0669008e2e6a8daf79f65}\label{group___v_r_e_f___peripheral___access___layer_ga9edfc506bcd0669008e2e6a8daf79f65}} 
\subsubsection{\texorpdfstring{"@38}{@38}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9e4fc26f744652b6dea23b122bf59d07}\label{group___v_r_e_f___peripheral___access___layer_ga9e4fc26f744652b6dea23b122bf59d07}} 
\subsubsection{\texorpdfstring{"@40}{@40}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga50fad9b841a511114f93f7ba7f4c77f7}\label{group___v_r_e_f___peripheral___access___layer_ga50fad9b841a511114f93f7ba7f4c77f7}} 
\subsubsection{\texorpdfstring{"@49}{@49}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27973ab17e542d4004faec3b00f6d14f}\label{group___v_r_e_f___peripheral___access___layer_ga27973ab17e542d4004faec3b00f6d14f}} 
\subsubsection{\texorpdfstring{"@51}{@51}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga92e2c9dd0536252c3338bd44096d6ee5}\label{group___v_r_e_f___peripheral___access___layer_ga92e2c9dd0536252c3338bd44096d6ee5}} 
\subsubsection{\texorpdfstring{"@54}{@54}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaccbfbaaaa66050d20e1ea672b6c21136}\label{group___v_r_e_f___peripheral___access___layer_gaccbfbaaaa66050d20e1ea672b6c21136}} 
\subsubsection{\texorpdfstring{"@57}{@57}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacb6a1bc3db8fa6148894140daa6b97e1}\label{group___v_r_e_f___peripheral___access___layer_gacb6a1bc3db8fa6148894140daa6b97e1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A1@{A1}}
\index{A1@{A1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A1}{A1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A1}

I2C Address Register 1, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae8436760942c43a7f6b6b8561803dfd7}\label{group___v_r_e_f___peripheral___access___layer_gae8436760942c43a7f6b6b8561803dfd7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A2@{A2}}
\index{A2@{A2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A2}{A2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A2}

I2C Address Register 2, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga529946a02b908ffad2b189bc08c38b06}\label{group___v_r_e_f___peripheral___access___layer_ga529946a02b908ffad2b189bc08c38b06}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+C12\+E\+RR@{A\+C12\+E\+RR}}
\index{A\+C12\+E\+RR@{A\+C12\+E\+RR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+C12\+E\+RR}{AC12ERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t A\+C12\+E\+RR}

Auto C\+M\+D12 Error Status Register, offset\+: 0x3C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8367369d606f023fe86d3d8587b86857}\label{group___v_r_e_f___peripheral___access___layer_ga8367369d606f023fe86d3d8587b86857}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+C\+C\+E\+S\+S16\+B\+IT@{A\+C\+C\+E\+S\+S16\+B\+IT}}
\index{A\+C\+C\+E\+S\+S16\+B\+IT@{A\+C\+C\+E\+S\+S16\+B\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+C\+C\+E\+S\+S16\+B\+IT}{ACCESS16BIT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct \{ ... \}   A\+C\+C\+E\+S\+S16\+B\+IT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8367369d606f023fe86d3d8587b86857}\label{group___v_r_e_f___peripheral___access___layer_ga8367369d606f023fe86d3d8587b86857}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+C\+C\+E\+S\+S16\+B\+IT@{A\+C\+C\+E\+S\+S16\+B\+IT}}
\index{A\+C\+C\+E\+S\+S16\+B\+IT@{A\+C\+C\+E\+S\+S16\+B\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+C\+C\+E\+S\+S16\+B\+IT}{ACCESS16BIT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct \{ ... \}   A\+C\+C\+E\+S\+S16\+B\+IT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1a9fb7a1d60dc0d0d9230c256fa05978}\label{group___v_r_e_f___peripheral___access___layer_ga1a9fb7a1d60dc0d0d9230c256fa05978}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+C\+C\+E\+S\+S8\+B\+IT@{A\+C\+C\+E\+S\+S8\+B\+IT}}
\index{A\+C\+C\+E\+S\+S8\+B\+IT@{A\+C\+C\+E\+S\+S8\+B\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+C\+C\+E\+S\+S8\+B\+IT}{ACCESS8BIT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct \{ ... \}   A\+C\+C\+E\+S\+S8\+B\+IT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1a9fb7a1d60dc0d0d9230c256fa05978}\label{group___v_r_e_f___peripheral___access___layer_ga1a9fb7a1d60dc0d0d9230c256fa05978}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+C\+C\+E\+S\+S8\+B\+IT@{A\+C\+C\+E\+S\+S8\+B\+IT}}
\index{A\+C\+C\+E\+S\+S8\+B\+IT@{A\+C\+C\+E\+S\+S8\+B\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+C\+C\+E\+S\+S8\+B\+IT}{ACCESS8BIT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct \{ ... \}   A\+C\+C\+E\+S\+S8\+B\+IT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3b414f3639d8e9ccdeccf5ec15029b9c}\label{group___v_r_e_f___peripheral___access___layer_ga3b414f3639d8e9ccdeccf5ec15029b9c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+D\+D\+I\+N\+FO@{A\+D\+D\+I\+N\+FO}}
\index{A\+D\+D\+I\+N\+FO@{A\+D\+D\+I\+N\+FO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+D\+D\+I\+N\+FO}{ADDINFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t A\+D\+D\+I\+N\+FO}

Peripheral Additional Info register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6e9a6805bc92c5472f62e96726172684}\label{group___v_r_e_f___peripheral___access___layer_ga6e9a6805bc92c5472f62e96726172684}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+D\+DR@{A\+D\+DR}}
\index{A\+D\+DR@{A\+D\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+D\+DR}{ADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A\+D\+DR}

Address register, offset\+: 0x98 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8e1a5a5c26b845e94b25570e42202612}\label{group___v_r_e_f___peripheral___access___layer_ga8e1a5a5c26b845e94b25570e42202612}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+D\+M\+A\+ES@{A\+D\+M\+A\+ES}}
\index{A\+D\+M\+A\+ES@{A\+D\+M\+A\+ES}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+D\+M\+A\+ES}{ADMAES}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t A\+D\+M\+A\+ES}

A\+D\+MA Error Status register, offset\+: 0x54 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga95e69da399dbfb92eb4a22cc98310d85}\label{group___v_r_e_f___peripheral___access___layer_ga95e69da399dbfb92eb4a22cc98310d85}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+D\+R\+\_\+\+CA@{A\+D\+R\+\_\+\+CA}}
\index{A\+D\+R\+\_\+\+CA@{A\+D\+R\+\_\+\+CA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+D\+R\+\_\+\+CA}{ADR\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t A\+D\+R\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Add to register command..General Purpose Register 8 -\/ Add to register command, array offset\+: 0x8\+C8, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa8d7c013c073684dfb41fc8b14aacfd2}\label{group___v_r_e_f___peripheral___access___layer_gaa8d7c013c073684dfb41fc8b14aacfd2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+D\+R\+\_\+\+C\+AA@{A\+D\+R\+\_\+\+C\+AA}}
\index{A\+D\+R\+\_\+\+C\+AA@{A\+D\+R\+\_\+\+C\+AA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+D\+R\+\_\+\+C\+AA}{ADR\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t A\+D\+R\+\_\+\+C\+AA}

Accumulator register -\/ Add to register command, offset\+: 0x8\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad8857e24aaeeca92308c3b239f5236bc}\label{group___v_r_e_f___peripheral___access___layer_gad8857e24aaeeca92308c3b239f5236bc}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+D\+R\+\_\+\+C\+A\+SR@{A\+D\+R\+\_\+\+C\+A\+SR}}
\index{A\+D\+R\+\_\+\+C\+A\+SR@{A\+D\+R\+\_\+\+C\+A\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+D\+R\+\_\+\+C\+A\+SR}{ADR\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t A\+D\+R\+\_\+\+C\+A\+SR}

Status register -\/ Add Register command, offset\+: 0x8\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab418d6ab842253ec1556bd0683bea1cf}\label{group___v_r_e_f___peripheral___access___layer_gab418d6ab842253ec1556bd0683bea1cf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+D\+S\+A\+D\+DR@{A\+D\+S\+A\+D\+DR}}
\index{A\+D\+S\+A\+D\+DR@{A\+D\+S\+A\+D\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+D\+S\+A\+D\+DR}{ADSADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+S\+A\+D\+DR}

A\+D\+MA System Addressregister, offset\+: 0x58 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga59fb404875ce573d1a37a8283d8797b6}\label{group___v_r_e_f___peripheral___access___layer_ga59fb404875ce573d1a37a8283d8797b6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+E\+S\+C\+\_\+\+CA@{A\+E\+S\+C\+\_\+\+CA}}
\index{A\+E\+S\+C\+\_\+\+CA@{A\+E\+S\+C\+\_\+\+CA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+E\+S\+C\+\_\+\+CA}{AESC\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t A\+E\+S\+C\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ A\+ES Column Operation command..General Purpose Register 8 -\/ A\+ES Column Operation command, array offset\+: 0x\+B08, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga16d2a221d0a7c3f07583a6215e88e6bb}\label{group___v_r_e_f___peripheral___access___layer_ga16d2a221d0a7c3f07583a6215e88e6bb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+E\+S\+C\+\_\+\+C\+AA@{A\+E\+S\+C\+\_\+\+C\+AA}}
\index{A\+E\+S\+C\+\_\+\+C\+AA@{A\+E\+S\+C\+\_\+\+C\+AA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+E\+S\+C\+\_\+\+C\+AA}{AESC\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t A\+E\+S\+C\+\_\+\+C\+AA}

Accumulator register -\/ A\+ES Column Operation command, offset\+: 0x\+B04 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga059bacc3bbbb405a8ea8ef330b77ab56}\label{group___v_r_e_f___peripheral___access___layer_ga059bacc3bbbb405a8ea8ef330b77ab56}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+E\+S\+C\+\_\+\+C\+A\+SR@{A\+E\+S\+C\+\_\+\+C\+A\+SR}}
\index{A\+E\+S\+C\+\_\+\+C\+A\+SR@{A\+E\+S\+C\+\_\+\+C\+A\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+E\+S\+C\+\_\+\+C\+A\+SR}{AESC\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t A\+E\+S\+C\+\_\+\+C\+A\+SR}

Status register -\/ A\+ES Column Operation command, offset\+: 0x\+B00 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga93f384d53d5a0c3a60d70d5a1ee212b5}\label{group___v_r_e_f___peripheral___access___layer_ga93f384d53d5a0c3a60d70d5a1ee212b5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+E\+S\+I\+C\+\_\+\+CA@{A\+E\+S\+I\+C\+\_\+\+CA}}
\index{A\+E\+S\+I\+C\+\_\+\+CA@{A\+E\+S\+I\+C\+\_\+\+CA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+E\+S\+I\+C\+\_\+\+CA}{AESIC\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t A\+E\+S\+I\+C\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ A\+ES Inverse Column Operation command..General Purpose Register 8 -\/ A\+ES Inverse Column Operation command, array offset\+: 0x\+B48, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga31fd954e9ab3113ba3febc85f9dec36f}\label{group___v_r_e_f___peripheral___access___layer_ga31fd954e9ab3113ba3febc85f9dec36f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+E\+S\+I\+C\+\_\+\+C\+AA@{A\+E\+S\+I\+C\+\_\+\+C\+AA}}
\index{A\+E\+S\+I\+C\+\_\+\+C\+AA@{A\+E\+S\+I\+C\+\_\+\+C\+AA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+E\+S\+I\+C\+\_\+\+C\+AA}{AESIC\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t A\+E\+S\+I\+C\+\_\+\+C\+AA}

Accumulator register -\/ A\+ES Inverse Column Operation command, offset\+: 0x\+B44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5f10e412e8a854eac83da5a01e48cc5a}\label{group___v_r_e_f___peripheral___access___layer_ga5f10e412e8a854eac83da5a01e48cc5a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+E\+S\+I\+C\+\_\+\+C\+A\+SR@{A\+E\+S\+I\+C\+\_\+\+C\+A\+SR}}
\index{A\+E\+S\+I\+C\+\_\+\+C\+A\+SR@{A\+E\+S\+I\+C\+\_\+\+C\+A\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+E\+S\+I\+C\+\_\+\+C\+A\+SR}{AESIC\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t A\+E\+S\+I\+C\+\_\+\+C\+A\+SR}

Status register -\/ A\+ES Inverse Column Operation command, offset\+: 0x\+B40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga323cc17c6788899528240028c7010f1f}\label{group___v_r_e_f___peripheral___access___layer_ga323cc17c6788899528240028c7010f1f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+C\+OR@{A\+T\+C\+OR}}
\index{A\+T\+C\+OR@{A\+T\+C\+OR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+C\+OR}{ATCOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+T\+C\+OR}

Timer Correction Register, offset\+: 0x410 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf739ab1d646156a8c3a6e36c8036ea98}\label{group___v_r_e_f___peripheral___access___layer_gaf739ab1d646156a8c3a6e36c8036ea98}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+CR@{A\+T\+CR}}
\index{A\+T\+CR@{A\+T\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+CR}{ATCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+T\+CR}

Adjustable Timer Control Register, offset\+: 0x400 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga168419f9fd3337173f29d6dde2133745}\label{group___v_r_e_f___peripheral___access___layer_ga168419f9fd3337173f29d6dde2133745}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+C\+VH@{A\+T\+C\+VH}}
\index{A\+T\+C\+VH@{A\+T\+C\+VH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+C\+VH}{ATCVH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A\+T\+C\+VH}

M\+CG Auto Trim Compare Value High Register, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9659cfc372d5156510bdda5bb491fdbb}\label{group___v_r_e_f___peripheral___access___layer_ga9659cfc372d5156510bdda5bb491fdbb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+C\+VL@{A\+T\+C\+VL}}
\index{A\+T\+C\+VL@{A\+T\+C\+VL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+C\+VL}{ATCVL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t A\+T\+C\+VL}

M\+CG Auto Trim Compare Value Low Register, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga453a69ec5c138933ed14f75a630a1a79}\label{group___v_r_e_f___peripheral___access___layer_ga453a69ec5c138933ed14f75a630a1a79}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+I\+NC@{A\+T\+I\+NC}}
\index{A\+T\+I\+NC@{A\+T\+I\+NC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+I\+NC}{ATINC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+T\+I\+NC}

Time-\/\+Stamping Clock Period Register, offset\+: 0x414 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1bfe4afb9ec3c16b8b2312ee6f91422d}\label{group___v_r_e_f___peripheral___access___layer_ga1bfe4afb9ec3c16b8b2312ee6f91422d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+O\+FF@{A\+T\+O\+FF}}
\index{A\+T\+O\+FF@{A\+T\+O\+FF}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+O\+FF}{ATOFF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+T\+O\+FF}

Timer Offset Register, offset\+: 0x408 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7348bf3172b8e3e9a3d00296943a0215}\label{group___v_r_e_f___peripheral___access___layer_ga7348bf3172b8e3e9a3d00296943a0215}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+P\+ER@{A\+T\+P\+ER}}
\index{A\+T\+P\+ER@{A\+T\+P\+ER}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+P\+ER}{ATPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+T\+P\+ER}

Timer Period Register, offset\+: 0x40C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab7597794380c561565a1ccc7b976c090}\label{group___v_r_e_f___peripheral___access___layer_gab7597794380c561565a1ccc7b976c090}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+S\+T\+MP@{A\+T\+S\+T\+MP}}
\index{A\+T\+S\+T\+MP@{A\+T\+S\+T\+MP}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+S\+T\+MP}{ATSTMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t A\+T\+S\+T\+MP}

Timestamp of Last Transmitted Frame, offset\+: 0x418 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}\label{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+TR@{A\+T\+TR}}
\index{A\+T\+TR@{A\+T\+TR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+TR}{ATTR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t A\+T\+TR}

T\+CD Transfer Attributes, array offset\+: 0x1006, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}\label{group___v_r_e_f___peripheral___access___layer_gae655267e67e5ed42554564818a5422a1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+TR@{A\+T\+TR}}
\index{A\+T\+TR@{A\+T\+TR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+TR}{ATTR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t A\+T\+TR}

T\+CD Transfer Attributes, array offset\+: 0x1006, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabe873ea7694464d23e493f7b819c47db}\label{group___v_r_e_f___peripheral___access___layer_gabe873ea7694464d23e493f7b819c47db}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!A\+T\+VR@{A\+T\+VR}}
\index{A\+T\+VR@{A\+T\+VR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{A\+T\+VR}{ATVR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+T\+VR}

Timer Value Register, offset\+: 0x404 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa0da3d6ede3a90b0697a300ddf18cd65}\label{group___v_r_e_f___peripheral___access___layer_gaa0da3d6ede3a90b0697a300ddf18cd65}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+A\+C\+K\+K\+E\+Y0@{B\+A\+C\+K\+K\+E\+Y0}}
\index{B\+A\+C\+K\+K\+E\+Y0@{B\+A\+C\+K\+K\+E\+Y0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+A\+C\+K\+K\+E\+Y0}{BACKKEY0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t B\+A\+C\+K\+K\+E\+Y0}

Backdoor Comparison Key 0., offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga42fa40dda0fa3aee0b861bdf6ffa1eae}\label{group___v_r_e_f___peripheral___access___layer_ga42fa40dda0fa3aee0b861bdf6ffa1eae}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+A\+C\+K\+K\+E\+Y1@{B\+A\+C\+K\+K\+E\+Y1}}
\index{B\+A\+C\+K\+K\+E\+Y1@{B\+A\+C\+K\+K\+E\+Y1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+A\+C\+K\+K\+E\+Y1}{BACKKEY1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t B\+A\+C\+K\+K\+E\+Y1}

Backdoor Comparison Key 1., offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae0ad5dd66c2109955a90e1a6f4720a43}\label{group___v_r_e_f___peripheral___access___layer_gae0ad5dd66c2109955a90e1a6f4720a43}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+A\+C\+K\+K\+E\+Y2@{B\+A\+C\+K\+K\+E\+Y2}}
\index{B\+A\+C\+K\+K\+E\+Y2@{B\+A\+C\+K\+K\+E\+Y2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+A\+C\+K\+K\+E\+Y2}{BACKKEY2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t B\+A\+C\+K\+K\+E\+Y2}

Backdoor Comparison Key 2., offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7d27c275caa809e8b950cb9fb1f52ea5}\label{group___v_r_e_f___peripheral___access___layer_ga7d27c275caa809e8b950cb9fb1f52ea5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+A\+C\+K\+K\+E\+Y3@{B\+A\+C\+K\+K\+E\+Y3}}
\index{B\+A\+C\+K\+K\+E\+Y3@{B\+A\+C\+K\+K\+E\+Y3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+A\+C\+K\+K\+E\+Y3}{BACKKEY3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t B\+A\+C\+K\+K\+E\+Y3}

Backdoor Comparison Key 3., offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga925e5cd64e47102087d0a66af786a626}\label{group___v_r_e_f___peripheral___access___layer_ga925e5cd64e47102087d0a66af786a626}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+A\+C\+K\+K\+E\+Y4@{B\+A\+C\+K\+K\+E\+Y4}}
\index{B\+A\+C\+K\+K\+E\+Y4@{B\+A\+C\+K\+K\+E\+Y4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+A\+C\+K\+K\+E\+Y4}{BACKKEY4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t B\+A\+C\+K\+K\+E\+Y4}

Backdoor Comparison Key 4., offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa4ca5b627931a03b02c1d4ac01e664d5}\label{group___v_r_e_f___peripheral___access___layer_gaa4ca5b627931a03b02c1d4ac01e664d5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+A\+C\+K\+K\+E\+Y5@{B\+A\+C\+K\+K\+E\+Y5}}
\index{B\+A\+C\+K\+K\+E\+Y5@{B\+A\+C\+K\+K\+E\+Y5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+A\+C\+K\+K\+E\+Y5}{BACKKEY5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t B\+A\+C\+K\+K\+E\+Y5}

Backdoor Comparison Key 5., offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3076fe0bf30cde224dfb9c944d517de0}\label{group___v_r_e_f___peripheral___access___layer_ga3076fe0bf30cde224dfb9c944d517de0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+A\+C\+K\+K\+E\+Y6@{B\+A\+C\+K\+K\+E\+Y6}}
\index{B\+A\+C\+K\+K\+E\+Y6@{B\+A\+C\+K\+K\+E\+Y6}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+A\+C\+K\+K\+E\+Y6}{BACKKEY6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t B\+A\+C\+K\+K\+E\+Y6}

Backdoor Comparison Key 6., offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae3df2dcb7a5f33570f8cc15cc8126810}\label{group___v_r_e_f___peripheral___access___layer_gae3df2dcb7a5f33570f8cc15cc8126810}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+A\+C\+K\+K\+E\+Y7@{B\+A\+C\+K\+K\+E\+Y7}}
\index{B\+A\+C\+K\+K\+E\+Y7@{B\+A\+C\+K\+K\+E\+Y7}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+A\+C\+K\+K\+E\+Y7}{BACKKEY7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t B\+A\+C\+K\+K\+E\+Y7}

Backdoor Comparison Key 7., offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf1f73251625b304407339862ce318059}\label{group___v_r_e_f___peripheral___access___layer_gaf1f73251625b304407339862ce318059}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+DH@{B\+DH}}
\index{B\+DH@{B\+DH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+DH}{BDH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t B\+DH}

U\+A\+RT Baud Rate Registers\+: High, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaca4463c928e7f65eaa324dd97fb6abae}\label{group___v_r_e_f___peripheral___access___layer_gaca4463c928e7f65eaa324dd97fb6abae}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+DL@{B\+DL}}
\index{B\+DL@{B\+DL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+DL}{BDL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t B\+DL}

U\+A\+RT Baud Rate Registers\+: Low, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa7781256e3a9e7b62eb5a91f8dde5161}\label{group___v_r_e_f___peripheral___access___layer_gaa7781256e3a9e7b62eb5a91f8dde5161}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+D\+T\+P\+A\+G\+E1@{B\+D\+T\+P\+A\+G\+E1}}
\index{B\+D\+T\+P\+A\+G\+E1@{B\+D\+T\+P\+A\+G\+E1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+D\+T\+P\+A\+G\+E1}{BDTPAGE1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t B\+D\+T\+P\+A\+G\+E1}

B\+DT Page register 1, offset\+: 0x9C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3fe7074e6a65a34004b987874bba06e1}\label{group___v_r_e_f___peripheral___access___layer_ga3fe7074e6a65a34004b987874bba06e1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+D\+T\+P\+A\+G\+E2@{B\+D\+T\+P\+A\+G\+E2}}
\index{B\+D\+T\+P\+A\+G\+E2@{B\+D\+T\+P\+A\+G\+E2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+D\+T\+P\+A\+G\+E2}{BDTPAGE2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t B\+D\+T\+P\+A\+G\+E2}

B\+DT Page Register 2, offset\+: 0x\+B0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf9ace2f6c534877065e28aef9a09512a}\label{group___v_r_e_f___peripheral___access___layer_gaf9ace2f6c534877065e28aef9a09512a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+D\+T\+P\+A\+G\+E3@{B\+D\+T\+P\+A\+G\+E3}}
\index{B\+D\+T\+P\+A\+G\+E3@{B\+D\+T\+P\+A\+G\+E3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+D\+T\+P\+A\+G\+E3}{BDTPAGE3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t B\+D\+T\+P\+A\+G\+E3}

B\+DT Page Register 3, offset\+: 0x\+B4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}\label{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}}
\index{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}{BITER\_ELINKNO}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}

T\+CD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x101E, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}\label{group___v_r_e_f___peripheral___access___layer_gad63eb624e138bbf46358e24f2c4dd2b9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}}
\index{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}{BITER\_ELINKNO}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}

T\+CD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x101E, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}\label{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}}
\index{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}{BITER\_ELINKYES}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}

T\+CD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x101E, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}\label{group___v_r_e_f___peripheral___access___layer_ga5263f1dc5e2f995abda4a3af52b1a09c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}}
\index{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}{BITER\_ELINKYES}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}

T\+CD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x101E, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9f9b6d19cd4e74ea6eeaa705328e7f74}\label{group___v_r_e_f___peripheral___access___layer_ga9f9b6d19cd4e74ea6eeaa705328e7f74}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!B\+L\+K\+A\+T\+TR@{B\+L\+K\+A\+T\+TR}}
\index{B\+L\+K\+A\+T\+TR@{B\+L\+K\+A\+T\+TR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{B\+L\+K\+A\+T\+TR}{BLKATTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+L\+K\+A\+T\+TR}

Block Attributes register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0efd9120430014bffb829dea9ae59849}\label{group___v_r_e_f___peripheral___access___layer_ga0efd9120430014bffb829dea9ae59849}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C0@{C0}}
\index{C0@{C0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C0}{C0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C0}

D\+AC Control Register, offset\+: 0x21 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}\label{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

D\+AC Control Register 1, offset\+: 0x22 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}\label{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

I2C Control Register 1, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}\label{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

M\+CG Control 1 Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}\label{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1}

Channel n Control register 1, array offset\+: 0x10, array step\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}\label{group___v_r_e_f___peripheral___access___layer_ga7bf92f3ccb47d979d85a1c09ca148024}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1}

Channel n Control register 1, array offset\+: 0x10, array step\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}\label{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C1@{C1}}
\index{C1@{C1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C1}{C1}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

U\+A\+RT Control Register 1, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}\label{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C2@{C2}}
\index{C2@{C2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C2}{C2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

D\+AC Control Register 2, offset\+: 0x23 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}\label{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C2@{C2}}
\index{C2@{C2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C2}{C2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

I2C Control Register 2, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}\label{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C2@{C2}}
\index{C2@{C2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C2}{C2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

M\+CG Control 2 Register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}\label{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C2@{C2}}
\index{C2@{C2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C2}{C2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

U\+A\+RT Control Register 2, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}\label{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C3@{C3}}
\index{C3@{C3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C3}{C3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C3}

M\+CG Control 3 Register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}\label{group___v_r_e_f___peripheral___access___layer_ga6533a725e5ee4892879f0b6d9dd6675a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C3@{C3}}
\index{C3@{C3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C3}{C3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C3}

U\+A\+RT Control Register 3, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}\label{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C4@{C4}}
\index{C4@{C4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C4}{C4}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C4}

M\+CG Control 4 Register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}\label{group___v_r_e_f___peripheral___access___layer_gadb3f29cb83f573e65eb091a7a79e2e43}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C4@{C4}}
\index{C4@{C4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C4}{C4}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C4}

U\+A\+RT Control Register 4, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}\label{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C5@{C5}}
\index{C5@{C5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C5}{C5}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C5}

M\+CG Control 5 Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}\label{group___v_r_e_f___peripheral___access___layer_ga5c3e6553034f7993105ebde9d573236b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C5@{C5}}
\index{C5@{C5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C5}{C5}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C5}

U\+A\+RT Control Register 5, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf5f7dd7e0de054a868809b27a17e4207}\label{group___v_r_e_f___peripheral___access___layer_gaf5f7dd7e0de054a868809b27a17e4207}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C6@{C6}}
\index{C6@{C6}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C6}{C6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C6}

M\+CG Control 6 Register, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga97f1c9dcf32bf6af23cd6b977e99d40f}\label{group___v_r_e_f___peripheral___access___layer_ga97f1c9dcf32bf6af23cd6b977e99d40f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C7@{C7}}
\index{C7@{C7}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C7}{C7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C7}

M\+CG Control 7 Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacdab11c41c499a94d80bd2d347ec97cb}\label{group___v_r_e_f___peripheral___access___layer_gacdab11c41c499a94d80bd2d347ec97cb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C7816@{C7816}}
\index{C7816@{C7816}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C7816}{C7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C7816}

U\+A\+RT 7816 Control Register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga287edae47cc7c449d8ee31b6089559d4}\label{group___v_r_e_f___peripheral___access___layer_ga287edae47cc7c449d8ee31b6089559d4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C8@{C8}}
\index{C8@{C8}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C8}{C8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C8}

M\+CG Control 8 Register, offset\+: 0xD \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8257711f5ac3a22ed38ac14eda8831c5}\label{group___v_r_e_f___peripheral___access___layer_ga8257711f5ac3a22ed38ac14eda8831c5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+D\+NE@{C\+D\+NE}}
\index{C\+D\+NE@{C\+D\+NE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+D\+NE}{CDNE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t C\+D\+NE}

Clear D\+O\+NE Status Bit Register, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf8cbb6695cfc2845b17aa66c639d9bdc}\label{group___v_r_e_f___peripheral___access___layer_gaf8cbb6695cfc2845b17aa66c639d9bdc}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+E\+EI@{C\+E\+EI}}
\index{C\+E\+EI@{C\+E\+EI}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+E\+EI}{CEEI}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t C\+E\+EI}

Clear Enable Error Interrupt Register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac08ea0244abc5bc617eb46876d356511}\label{group___v_r_e_f___peripheral___access___layer_gac08ea0244abc5bc617eb46876d356511}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+E\+RQ@{C\+E\+RQ}}
\index{C\+E\+RQ@{C\+E\+RQ}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+E\+RQ}{CERQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t C\+E\+RQ}

Clear Enable Request Register, offset\+: 0x1A \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3266bc4362b6e24d9ae98b3488fb720f}\label{group___v_r_e_f___peripheral___access___layer_ga3266bc4362b6e24d9ae98b3488fb720f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+E\+RR@{C\+E\+RR}}
\index{C\+E\+RR@{C\+E\+RR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+E\+RR}{CERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t C\+E\+RR}

Clear Error Register, offset\+: 0x1E \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafb421388460a6f91dc5a6a192d886912}\label{group___v_r_e_f___peripheral___access___layer_gafb421388460a6f91dc5a6a192d886912}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+E\+SR@{C\+E\+SR}}
\index{C\+E\+SR@{C\+E\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+E\+SR}{CESR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+E\+SR}

Control/\+Error Status Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabecccecd01b0d465123a2dc166db4141}\label{group___v_r_e_f___peripheral___access___layer_gabecccecd01b0d465123a2dc166db4141}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+F\+G1@{C\+F\+G1}}
\index{C\+F\+G1@{C\+F\+G1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+F\+G1}{CFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+F\+G1}

A\+DC Configuration Register 1, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga722c7bd03a5d7b185bf43bdb5f846d43}\label{group___v_r_e_f___peripheral___access___layer_ga722c7bd03a5d7b185bf43bdb5f846d43}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+F\+G2@{C\+F\+G2}}
\index{C\+F\+G2@{C\+F\+G2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+F\+G2}{CFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+F\+G2}

A\+DC Configuration Register 2, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga394dc1927a59650f39e5799021bf09c7}\label{group___v_r_e_f___peripheral___access___layer_ga394dc1927a59650f39e5799021bf09c7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+F\+I\+FO@{C\+F\+I\+FO}}
\index{C\+F\+I\+FO@{C\+F\+I\+FO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+F\+I\+FO}{CFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+F\+I\+FO}

U\+A\+RT F\+I\+FO Control Register, offset\+: 0x11 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga309b886425c6fe607ddc0ea652f9b194}\label{group___v_r_e_f___peripheral___access___layer_ga309b886425c6fe607ddc0ea652f9b194}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+G\+H1@{C\+G\+H1}}
\index{C\+G\+H1@{C\+G\+H1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+G\+H1}{CGH1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+G\+H1}

C\+MT Carrier Generator High Data Register 1, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga84d40ea282f57da8f5fae00f40398a5b}\label{group___v_r_e_f___peripheral___access___layer_ga84d40ea282f57da8f5fae00f40398a5b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+G\+H2@{C\+G\+H2}}
\index{C\+G\+H2@{C\+G\+H2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+G\+H2}{CGH2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+G\+H2}

C\+MT Carrier Generator High Data Register 2, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga11bdc2466acff90f1374d817bc1ed866}\label{group___v_r_e_f___peripheral___access___layer_ga11bdc2466acff90f1374d817bc1ed866}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+G\+L1@{C\+G\+L1}}
\index{C\+G\+L1@{C\+G\+L1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+G\+L1}{CGL1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+G\+L1}

C\+MT Carrier Generator Low Data Register 1, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5b34f67e8f631ee467ef7bb5807928af}\label{group___v_r_e_f___peripheral___access___layer_ga5b34f67e8f631ee467ef7bb5807928af}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+G\+L2@{C\+G\+L2}}
\index{C\+G\+L2@{C\+G\+L2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+G\+L2}{CGL2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+G\+L2}

C\+MT Carrier Generator Low Data Register 2, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga09a3b25c72456dc274d97bd2c30e8c09}\label{group___v_r_e_f___peripheral___access___layer_ga09a3b25c72456dc274d97bd2c30e8c09}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CH@{CH}}
\index{CH@{CH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CH}{CH}}
{\footnotesize\ttfamily struct \{ ... \}   CH\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9d138caa1ec32acf11a8d51adb09c0fd}\label{group___v_r_e_f___peripheral___access___layer_ga9d138caa1ec32acf11a8d51adb09c0fd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}}
\index{C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+H\+A\+N\+N\+EL}{CHANNEL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct \{ ... \}   C\+H\+A\+N\+N\+EL\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab04f5654f5af63fa2e971faccfc67617}\label{group___v_r_e_f___peripheral___access___layer_gab04f5654f5af63fa2e971faccfc67617}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}}
\index{C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+H\+A\+N\+N\+EL}{CHANNEL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct \{ ... \}   C\+H\+A\+N\+N\+EL\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaeaae1065e5ae88272eaa568f53ebc081}\label{group___v_r_e_f___peripheral___access___layer_gaeaae1065e5ae88272eaa568f53ebc081}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+H\+C\+FG@{C\+H\+C\+FG}}
\index{C\+H\+C\+FG@{C\+H\+C\+FG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+H\+C\+FG}{CHCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+H\+C\+FG\mbox{[}16\mbox{]}}

Channel Configuration register, array offset\+: 0x0, array step\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae32bc5cf579720c458820a648a99f90e}\label{group___v_r_e_f___peripheral___access___layer_gae32bc5cf579720c458820a648a99f90e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+I\+NT@{C\+I\+NT}}
\index{C\+I\+NT@{C\+I\+NT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+I\+NT}{CINT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t C\+I\+NT}

Clear Interrupt Request Register, offset\+: 0x1F \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}\label{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}}
\index{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}{CITER\_ELINKNO}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}

T\+CD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x1016, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}\label{group___v_r_e_f___peripheral___access___layer_gad232c9d002cea1a66ba0d49605828ab2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}}
\index{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}{CITER\_ELINKNO}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO}

T\+CD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x1016, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}\label{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}}
\index{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}{CITER\_ELINKYES}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}

T\+CD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x1016, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}\label{group___v_r_e_f___peripheral___access___layer_ga6a35c3e4c1c84fe962daab113a8ba311}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}}
\index{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES@{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}{CITER\_ELINKYES}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES}

T\+CD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x1016, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa40fc6462cf87d4569e0039075b5890b}\label{group___v_r_e_f___peripheral___access___layer_gaa40fc6462cf87d4569e0039075b5890b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+C\+T\+RL@{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+C\+T\+RL}}
\index{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+C\+T\+RL@{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+C\+T\+RL}{CLK\_RECOVER\_CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+C\+T\+RL}

U\+SB Clock recovery control, offset\+: 0x140 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga45cfec446adcac8826db39db8dfb292d}\label{group___v_r_e_f___peripheral___access___layer_ga45cfec446adcac8826db39db8dfb292d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+US@{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+US}}
\index{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+US@{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+US}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+US}{CLK\_RECOVER\_INT\_STATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+US}

Clock recovery separated interrupt status, offset\+: 0x15C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9cd5cd20ce5d7dbf868a7af12fe69b81}\label{group___v_r_e_f___peripheral___access___layer_ga9cd5cd20ce5d7dbf868a7af12fe69b81}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+R\+C\+\_\+\+EN@{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+R\+C\+\_\+\+EN}}
\index{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+R\+C\+\_\+\+EN@{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+R\+C\+\_\+\+EN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+R\+C\+\_\+\+EN}{CLK\_RECOVER\_IRC\_EN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+L\+K\+\_\+\+R\+E\+C\+O\+V\+E\+R\+\_\+\+I\+R\+C\+\_\+\+EN}

I\+R\+C48M oscillator enable register, offset\+: 0x144 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga063b97a92c34c2c0cb7f8746f9f50f3c}\label{group___v_r_e_f___peripheral___access___layer_ga063b97a92c34c2c0cb7f8746f9f50f3c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}}
\index{C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+K\+D\+I\+V1}{CLKDIV1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+K\+D\+I\+V1}

System Clock Divider Register 1, offset\+: 0x1044 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa5a0af4eb767983cb4031ba24d2bc9d6}\label{group___v_r_e_f___peripheral___access___layer_gaa5a0af4eb767983cb4031ba24d2bc9d6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+K\+D\+I\+V2@{C\+L\+K\+D\+I\+V2}}
\index{C\+L\+K\+D\+I\+V2@{C\+L\+K\+D\+I\+V2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+K\+D\+I\+V2}{CLKDIV2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+K\+D\+I\+V2}

System Clock Divider Register 2, offset\+: 0x1048 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga387c7f0803d309215cb3a8e950a3306e}\label{group___v_r_e_f___peripheral___access___layer_ga387c7f0803d309215cb3a8e950a3306e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+M0@{C\+L\+M0}}
\index{C\+L\+M0@{C\+L\+M0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+M0}{CLM0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+M0}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x6C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf1f1f4e8be5d496b5ee572702254ca97}\label{group___v_r_e_f___peripheral___access___layer_gaf1f1f4e8be5d496b5ee572702254ca97}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+M1@{C\+L\+M1}}
\index{C\+L\+M1@{C\+L\+M1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+M1}{CLM1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+M1}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x68 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4711a30f2fd22f8aeab7f895a48e23e5}\label{group___v_r_e_f___peripheral___access___layer_ga4711a30f2fd22f8aeab7f895a48e23e5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+M2@{C\+L\+M2}}
\index{C\+L\+M2@{C\+L\+M2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+M2}{CLM2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+M2}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x64 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1cc2d6954ca002237cf69c29c4c8fdaf}\label{group___v_r_e_f___peripheral___access___layer_ga1cc2d6954ca002237cf69c29c4c8fdaf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+M3@{C\+L\+M3}}
\index{C\+L\+M3@{C\+L\+M3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+M3}{CLM3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+M3}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x60 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae20cd4616d206938dcbdd0d89294a1c5}\label{group___v_r_e_f___peripheral___access___layer_gae20cd4616d206938dcbdd0d89294a1c5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+M4@{C\+L\+M4}}
\index{C\+L\+M4@{C\+L\+M4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+M4}{CLM4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+M4}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x5C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaddad8cc46860498791a191bb20eaabee}\label{group___v_r_e_f___peripheral___access___layer_gaddad8cc46860498791a191bb20eaabee}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+MD@{C\+L\+MD}}
\index{C\+L\+MD@{C\+L\+MD}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+MD}{CLMD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+MD}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x54 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga58148ff5ccf31e3492e95fefe99ada53}\label{group___v_r_e_f___peripheral___access___layer_ga58148ff5ccf31e3492e95fefe99ada53}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+MS@{C\+L\+MS}}
\index{C\+L\+MS@{C\+L\+MS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+MS}{CLMS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+MS}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x58 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae883ef34c3cebbf0536f20bfa53e5c51}\label{group___v_r_e_f___peripheral___access___layer_gae883ef34c3cebbf0536f20bfa53e5c51}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+O\+CK@{C\+L\+O\+CK}}
\index{C\+L\+O\+CK@{C\+L\+O\+CK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+O\+CK}{CLOCK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+O\+CK}

Clock register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga01995af9e111222e08476c9aee76677c}\label{group___v_r_e_f___peripheral___access___layer_ga01995af9e111222e08476c9aee76677c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+P0@{C\+L\+P0}}
\index{C\+L\+P0@{C\+L\+P0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+P0}{CLP0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+P0}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x4C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa7869ef75cfd5cd705846e5ab901e275}\label{group___v_r_e_f___peripheral___access___layer_gaa7869ef75cfd5cd705846e5ab901e275}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+P1@{C\+L\+P1}}
\index{C\+L\+P1@{C\+L\+P1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+P1}{CLP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+P1}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x48 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga07deba1a9895548e459d751b6d4a9a9b}\label{group___v_r_e_f___peripheral___access___layer_ga07deba1a9895548e459d751b6d4a9a9b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+P2@{C\+L\+P2}}
\index{C\+L\+P2@{C\+L\+P2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+P2}{CLP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+P2}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacc34fda0519e96304c90539eaa110979}\label{group___v_r_e_f___peripheral___access___layer_gacc34fda0519e96304c90539eaa110979}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+P3@{C\+L\+P3}}
\index{C\+L\+P3@{C\+L\+P3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+P3}{CLP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+P3}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf8205d2a8f6f433a429ad72e094d617e}\label{group___v_r_e_f___peripheral___access___layer_gaf8205d2a8f6f433a429ad72e094d617e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+P4@{C\+L\+P4}}
\index{C\+L\+P4@{C\+L\+P4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+P4}{CLP4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+P4}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x3C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1ac68ed297fff3a0b27ccd90a55b2f28}\label{group___v_r_e_f___peripheral___access___layer_ga1ac68ed297fff3a0b27ccd90a55b2f28}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+PD@{C\+L\+PD}}
\index{C\+L\+PD@{C\+L\+PD}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+PD}{CLPD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+PD}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae959a34b13cf9ea0076fda72fcf4cf70}\label{group___v_r_e_f___peripheral___access___layer_gae959a34b13cf9ea0076fda72fcf4cf70}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+L\+PS@{C\+L\+PS}}
\index{C\+L\+PS@{C\+L\+PS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+L\+PS}{CLPS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+PS}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x38 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaadbb65d4dd1c34987caf4632f7674dd1}\label{group___v_r_e_f___peripheral___access___layer_gaadbb65d4dd1c34987caf4632f7674dd1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+M\+D1@{C\+M\+D1}}
\index{C\+M\+D1@{C\+M\+D1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+M\+D1}{CMD1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+M\+D1}

C\+MT Modulator Data Register Mark High, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c388250948760641b6e24886ebfd605}\label{group___v_r_e_f___peripheral___access___layer_ga9c388250948760641b6e24886ebfd605}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+M\+D2@{C\+M\+D2}}
\index{C\+M\+D2@{C\+M\+D2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+M\+D2}{CMD2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+M\+D2}

C\+MT Modulator Data Register Mark Low, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga63eadd8e8284c674163c9a0c7e33182e}\label{group___v_r_e_f___peripheral___access___layer_ga63eadd8e8284c674163c9a0c7e33182e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+M\+D3@{C\+M\+D3}}
\index{C\+M\+D3@{C\+M\+D3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+M\+D3}{CMD3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+M\+D3}

C\+MT Modulator Data Register Space High, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadac134f6fa860ce95fa218a286ea09ef}\label{group___v_r_e_f___peripheral___access___layer_gadac134f6fa860ce95fa218a286ea09ef}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+M\+D4@{C\+M\+D4}}
\index{C\+M\+D4@{C\+M\+D4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+M\+D4}{CMD4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+M\+D4}

C\+MT Modulator Data Register Space Low, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga36131cec3559ac2988019df27ecdace4}\label{group___v_r_e_f___peripheral___access___layer_ga36131cec3559ac2988019df27ecdace4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+M\+D\+A\+RG@{C\+M\+D\+A\+RG}}
\index{C\+M\+D\+A\+RG@{C\+M\+D\+A\+RG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+M\+D\+A\+RG}{CMDARG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+M\+D\+A\+RG}

Command Argument register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad184f191e589977878810a7928b86cca}\label{group___v_r_e_f___peripheral___access___layer_gad184f191e589977878810a7928b86cca}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+M\+D\+R\+SP@{C\+M\+D\+R\+SP}}
\index{C\+M\+D\+R\+SP@{C\+M\+D\+R\+SP}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+M\+D\+R\+SP}{CMDRSP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t C\+M\+D\+R\+SP\mbox{[}4\mbox{]}}

Command Response 0..Command Response 3, array offset\+: 0x10, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab53d2f0bf05dd3c526364b7df09fb906}\label{group___v_r_e_f___peripheral___access___layer_gab53d2f0bf05dd3c526364b7df09fb906}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+M\+PH@{C\+M\+PH}}
\index{C\+M\+PH@{C\+M\+PH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+M\+PH}{CMPH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+M\+PH}

Compare High Register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac44f3913c6ac3424ee9b0c8a2d907df8}\label{group___v_r_e_f___peripheral___access___layer_gac44f3913c6ac3424ee9b0c8a2d907df8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+M\+PL@{C\+M\+PL}}
\index{C\+M\+PL@{C\+M\+PL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+M\+PL}{CMPL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+M\+PL}

Compare Low Register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3fbfa42319981886e98899e3ee069f81}\label{group___v_r_e_f___peripheral___access___layer_ga3fbfa42319981886e98899e3ee069f81}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+MR@{C\+MR}}
\index{C\+MR@{C\+MR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+MR}{CMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+MR}

Low Power Timer Compare Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafabfe869c2da8a9974cac1da36481312}\label{group___v_r_e_f___peripheral___access___layer_gafabfe869c2da8a9974cac1da36481312}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+NR@{C\+NR}}
\index{C\+NR@{C\+NR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+NR}{CNR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+NR}

Low Power Timer Counter Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}\label{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!Cn\+SC@{Cn\+SC}}
\index{Cn\+SC@{Cn\+SC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{Cn\+SC}{CnSC}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Cn\+SC}

Channel (n) Status And Control, array offset\+: 0xC, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}\label{group___v_r_e_f___peripheral___access___layer_ga3c6b2dbabce20880a5d35da93176e863}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!Cn\+SC@{Cn\+SC}}
\index{Cn\+SC@{Cn\+SC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{Cn\+SC}{CnSC}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Cn\+SC}

Channel (n) Status And Control, array offset\+: 0xC, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6095a27d764d06750fc0d642e08f8b2a}\label{group___v_r_e_f___peripheral___access___layer_ga6095a27d764d06750fc0d642e08f8b2a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+NT@{C\+NT}}
\index{C\+NT@{C\+NT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+NT}{CNT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+NT}

Counter, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5a2def14363813fcf6287e3edd1104bf}\label{group___v_r_e_f___peripheral___access___layer_ga5a2def14363813fcf6287e3edd1104bf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+NT@{C\+NT}}
\index{C\+NT@{C\+NT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+NT}{CNT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t C\+NT}

Counter register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab9e4113be225c74c8ae0c675b0015680}\label{group___v_r_e_f___peripheral___access___layer_gab9e4113be225c74c8ae0c675b0015680}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+N\+T\+IN@{C\+N\+T\+IN}}
\index{C\+N\+T\+IN@{C\+N\+T\+IN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+N\+T\+IN}{CNTIN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+N\+T\+IN}

Counter Initial Value, offset\+: 0x4C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}\label{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CnV@{CnV}}
\index{CnV@{CnV}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CnV}{CnV}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CnV}

Channel (n) Value, array offset\+: 0x10, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}\label{group___v_r_e_f___peripheral___access___layer_gabbc17ee9708ecdd4ddc9cb9e528bdbac}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CnV@{CnV}}
\index{CnV@{CnV}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CnV}{CnV}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CnV}

Channel (n) Value, array offset\+: 0x10, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga26b6fa0ba5b755cebdc2e3457f8a5172}\label{group___v_r_e_f___peripheral___access___layer_ga26b6fa0ba5b755cebdc2e3457f8a5172}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+O\+M\+B\+I\+NE@{C\+O\+M\+B\+I\+NE}}
\index{C\+O\+M\+B\+I\+NE@{C\+O\+M\+B\+I\+NE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+O\+M\+B\+I\+NE}{COMBINE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+O\+M\+B\+I\+NE}

Function For Linked Channels, offset\+: 0x64 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga42f5a13cd52a3f76b0b20e3e7cb441b4}\label{group___v_r_e_f___peripheral___access___layer_ga42f5a13cd52a3f76b0b20e3e7cb441b4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+O\+NF@{C\+O\+NF}}
\index{C\+O\+NF@{C\+O\+NF}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+O\+NF}{CONF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+O\+NF}

Configuration, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad042c540de71ddbe331a097886f11579}\label{group___v_r_e_f___peripheral___access___layer_gad042c540de71ddbe331a097886f11579}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}}
\index{C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+O\+N\+T\+R\+OL}{CONTROL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+O\+N\+T\+R\+OL}

U\+SB O\+TG Control register, offset\+: 0x108 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga60054d9772af540ff3d88432d724137f}\label{group___v_r_e_f___peripheral___access___layer_ga60054d9772af540ff3d88432d724137f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}}
\index{C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+O\+N\+T\+R\+OL}{CONTROL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+O\+N\+T\+R\+OL}

Control register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga49481166bedc27ac3587d77f0202fade}\label{group___v_r_e_f___peripheral___access___layer_ga49481166bedc27ac3587d77f0202fade}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+O\+N\+T\+R\+O\+LS@{C\+O\+N\+T\+R\+O\+LS}}
\index{C\+O\+N\+T\+R\+O\+LS@{C\+O\+N\+T\+R\+O\+LS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+O\+N\+T\+R\+O\+LS}{CONTROLS}}
{\footnotesize\ttfamily struct \{ ... \}   C\+O\+N\+T\+R\+O\+LS\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}\label{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CR@{CR}}
\index{CR@{CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}\label{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CR@{CR}}
\index{CR@{CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Control Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa8badb87f4f3dc685e151d16014db8f0}\label{group___v_r_e_f___peripheral___access___layer_gaa8badb87f4f3dc685e151d16014db8f0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CR@{CR}}
\index{CR@{CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t CR}

O\+SC Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}\label{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CR@{CR}}
\index{CR@{CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

R\+N\+GA Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}\label{group___v_r_e_f___peripheral___access___layer_gab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CR@{CR}}
\index{CR@{CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CR}{CR}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

R\+TC Control Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga02e7a916df429e8749930cda0f1bd9e3}\label{group___v_r_e_f___peripheral___access___layer_ga02e7a916df429e8749930cda0f1bd9e3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+R0@{C\+R0}}
\index{C\+R0@{C\+R0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+R0}{CR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+R0}

C\+MP Control Register 0, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabdb5e2aed90a3a46151c8bb740665579}\label{group___v_r_e_f___peripheral___access___layer_gabdb5e2aed90a3a46151c8bb740665579}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+R1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+R1}

C\+MP Control Register 1, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa45f956fe143e80070116cda6ecf5f1b}\label{group___v_r_e_f___peripheral___access___layer_gaa45f956fe143e80070116cda6ecf5f1b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+R\+CR@{C\+R\+CR}}
\index{C\+R\+CR@{C\+R\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+R\+CR}{CRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t C\+R\+CR}

C\+RC Register, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}\label{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+RS@{C\+RS}}
\index{C\+RS@{C\+RS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+RS}{CRS}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+RS}

Control Register, array offset\+: 0x10, array step\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}\label{group___v_r_e_f___peripheral___access___layer_ga95ba78b551cc36ed4649ad3693aa9978}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+RS@{C\+RS}}
\index{C\+RS@{C\+RS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+RS}{CRS}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+RS}

Control Register, array offset\+: 0x10, array step\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}\label{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CS@{CS}}
\index{CS@{CS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CS}{CS}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CS}

Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset\+: 0x80, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}\label{group___v_r_e_f___peripheral___access___layer_ga5824868cf314b1873a3c1b60bc0a1882}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CS@{CS}}
\index{CS@{CS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CS}{CS}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CS}

Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset\+: 0x80, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9f248450f93c158815963e3e97e729c8}\label{group___v_r_e_f___peripheral___access___layer_ga9f248450f93c158815963e3e97e729c8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!CS@{CS}}
\index{CS@{CS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{CS}{CS}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily struct \{ ... \}   CS\mbox{[}6\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}\label{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+S\+AR@{C\+S\+AR}}
\index{C\+S\+AR@{C\+S\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+S\+AR}{CSAR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+S\+AR}

Chip Select Address Register, array offset\+: 0x0, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}\label{group___v_r_e_f___peripheral___access___layer_gaf9ab99d74989193a551ecdde079dc3dd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+S\+AR@{C\+S\+AR}}
\index{C\+S\+AR@{C\+S\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+S\+AR}{CSAR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+S\+AR}

Chip Select Address Register, array offset\+: 0x0, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}\label{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+S\+CR@{C\+S\+CR}}
\index{C\+S\+CR@{C\+S\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+S\+CR}{CSCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+S\+CR}

Chip Select Control Register, array offset\+: 0x8, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}\label{group___v_r_e_f___peripheral___access___layer_ga0fec501e836e61f4357f33451b5846c3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+S\+CR@{C\+S\+CR}}
\index{C\+S\+CR@{C\+S\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+S\+CR}{CSCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+S\+CR}

Chip Select Control Register, array offset\+: 0x8, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}\label{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+S\+MR@{C\+S\+MR}}
\index{C\+S\+MR@{C\+S\+MR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+S\+MR}{CSMR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+S\+MR}

Chip Select Mask Register, array offset\+: 0x4, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}\label{group___v_r_e_f___peripheral___access___layer_gaa3996f8519c6ea0bc401efe7c8c3a09d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+S\+MR@{C\+S\+MR}}
\index{C\+S\+MR@{C\+S\+MR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+S\+MR}{CSMR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+S\+MR}

Chip Select Mask Register, array offset\+: 0x4, array step\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac46ac81d2f5d1aa197ef7c23314710af}\label{group___v_r_e_f___peripheral___access___layer_gac46ac81d2f5d1aa197ef7c23314710af}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+S\+P\+M\+CR@{C\+S\+P\+M\+CR}}
\index{C\+S\+P\+M\+CR@{C\+S\+P\+M\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+S\+P\+M\+CR}{CSPMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+S\+P\+M\+CR}

Chip Select port Multiplexing Control Register, offset\+: 0x60 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}\label{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+SR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t C\+SR}

T\+CD Control and Status, array offset\+: 0x101C, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}\label{group___v_r_e_f___peripheral___access___layer_gab5d0eeb11a728846c639375a18225d1f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+SR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t C\+SR}

T\+CD Control and Status, array offset\+: 0x101C, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga876dd0a8546697065f406b7543e27af2}\label{group___v_r_e_f___peripheral___access___layer_ga876dd0a8546697065f406b7543e27af2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+SR}{CSR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+SR}

Low Power Timer Control Status Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}\label{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+AR@{C\+T\+AR}}
\index{C\+T\+AR@{C\+T\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+AR}{CTAR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+AR\mbox{[}2\mbox{]}}

Clock and Transfer Attributes Register (In Master Mode), array offset\+: 0xC, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}\label{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+AR@{C\+T\+AR}}
\index{C\+T\+AR@{C\+T\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+AR}{CTAR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+AR\mbox{[}2\mbox{]}}

Clock and Transfer Attributes Register (In Master Mode), array offset\+: 0xC, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}\label{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+A\+R\+\_\+\+S\+L\+A\+VE@{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE}}
\index{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE@{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE}{CTAR\_SLAVE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+A\+R\+\_\+\+S\+L\+A\+VE\mbox{[}1\mbox{]}}

Clock and Transfer Attributes Register (In Slave Mode), array offset\+: 0xC, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}\label{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+A\+R\+\_\+\+S\+L\+A\+VE@{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE}}
\index{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE@{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+A\+R\+\_\+\+S\+L\+A\+VE}{CTAR\_SLAVE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+A\+R\+\_\+\+S\+L\+A\+VE\mbox{[}1\mbox{]}}

Clock and Transfer Attributes Register (In Slave Mode), array offset\+: 0xC, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacb7581e8a603234f71f2e32a3f5463c5}\label{group___v_r_e_f___peripheral___access___layer_gacb7581e8a603234f71f2e32a3f5463c5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+TL@{C\+TL}}
\index{C\+TL@{C\+TL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+TL}{CTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+TL}

Control register, offset\+: 0x94 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}\label{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+RL}

C\+RC Control register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}\label{group___v_r_e_f___peripheral___access___layer_ga15fc8d35f045f329b80c544bef35ff64}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+RL}

C\+RC Control register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga80bef1f8e65ba67e749bdee702aceb9a}\label{group___v_r_e_f___peripheral___access___layer_ga80bef1f8e65ba67e749bdee702aceb9a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+T\+RL}

Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga57996484e084b8cc5005765971c49681}\label{group___v_r_e_f___peripheral___access___layer_ga57996484e084b8cc5005765971c49681}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+R\+L1@{C\+T\+R\+L1}}
\index{C\+T\+R\+L1@{C\+T\+R\+L1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+R\+L1}{CTRL1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+R\+L1}

Control 1 register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa664264685320acc9b7ce3c69b986c39}\label{group___v_r_e_f___peripheral___access___layer_gaa664264685320acc9b7ce3c69b986c39}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+R\+L2@{C\+T\+R\+L2}}
\index{C\+T\+R\+L2@{C\+T\+R\+L2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+R\+L2}{CTRL2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+T\+R\+L2}

Control 2 register, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga75b8b170725646f8e8aad949c14b7649}\label{group___v_r_e_f___peripheral___access___layer_ga75b8b170725646f8e8aad949c14b7649}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT@{C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}}
\index{C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT@{C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}{CTRL\_ACCESS8BIT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct \{ ... \}   C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga75b8b170725646f8e8aad949c14b7649}\label{group___v_r_e_f___peripheral___access___layer_ga75b8b170725646f8e8aad949c14b7649}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT@{C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}}
\index{C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT@{C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}{CTRL\_ACCESS8BIT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct \{ ... \}   C\+T\+R\+L\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}\label{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+R\+L\+HU@{C\+T\+R\+L\+HU}}
\index{C\+T\+R\+L\+HU@{C\+T\+R\+L\+HU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+R\+L\+HU}{CTRLHU}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+T\+R\+L\+HU}

C\+R\+C\+\_\+\+C\+T\+R\+L\+HU register., offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}\label{group___v_r_e_f___peripheral___access___layer_ga9fa4d5c80c99d30e4b06313353d2cb9c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+T\+R\+L\+HU@{C\+T\+R\+L\+HU}}
\index{C\+T\+R\+L\+HU@{C\+T\+R\+L\+HU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+T\+R\+L\+HU}{CTRLHU}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C\+T\+R\+L\+HU}

C\+R\+C\+\_\+\+C\+T\+R\+L\+HU register., offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab69f073a5103823855dfa98e8b75ec9c}\label{group___v_r_e_f___peripheral___access___layer_gab69f073a5103823855dfa98e8b75ec9c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+V1@{C\+V1}}
\index{C\+V1@{C\+V1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+V1}{CV1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+V1}

Compare Value Registers, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa6d0c2c2ba809736fd08737b76334280}\label{group___v_r_e_f___peripheral___access___layer_gaa6d0c2c2ba809736fd08737b76334280}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+V2@{C\+V2}}
\index{C\+V2@{C\+V2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+V2}{CV2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+V2}

Compare Value Registers, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}\label{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+V\+AL@{C\+V\+AL}}
\index{C\+V\+AL@{C\+V\+AL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+V\+AL}{CVAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t C\+V\+AL}

Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}\label{group___v_r_e_f___peripheral___access___layer_gad4fcb6f0bd4cbbc890593eeb21152a92}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!C\+V\+AL@{C\+V\+AL}}
\index{C\+V\+AL@{C\+V\+AL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{C\+V\+AL}{CVAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t C\+V\+AL}

Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}\label{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D@{D}}
\index{D@{D}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D}{D}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D}

I2C Data I/O register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}\label{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D@{D}}
\index{D@{D}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D}{D}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D}

U\+A\+RT Data Register, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae118976c5526888e4385d2b45e4ca8ac}\label{group___v_r_e_f___peripheral___access___layer_gae118976c5526888e4385d2b45e4ca8ac}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+AC@{D\+AC}}
\index{D\+AC@{D\+AC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+AC}{DAC}}
{\footnotesize\ttfamily struct \{ ... \}   D\+AC\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga67ee6ed882d48b23ff9b82a947a1e2ea}\label{group___v_r_e_f___peripheral___access___layer_ga67ee6ed882d48b23ff9b82a947a1e2ea}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+C\+CR@{D\+A\+C\+CR}}
\index{D\+A\+C\+CR@{D\+A\+C\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+C\+CR}{DACCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+C\+CR}

D\+AC Control Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}\label{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+D\+DR@{D\+A\+D\+DR}}
\index{D\+A\+D\+DR@{D\+A\+D\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+D\+DR}{DADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+D\+DR}

T\+CD Destination Address, array offset\+: 0x1010, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}\label{group___v_r_e_f___peripheral___access___layer_ga706b944a77eb19423f60d87e3f7facbf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+D\+DR@{D\+A\+D\+DR}}
\index{D\+A\+D\+DR@{D\+A\+D\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+D\+DR}{DADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+D\+DR}

T\+CD Destination Address, array offset\+: 0x1010, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga453b84b7802e47f03b8eab4469d43da1}\label{group___v_r_e_f___peripheral___access___layer_ga453b84b7802e47f03b8eab4469d43da1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+AT@{D\+AT}}
\index{D\+AT@{D\+AT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+AT}{DAT}}
{\footnotesize\ttfamily struct \{ ... \}   D\+AT\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}\label{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+TA@{D\+A\+TA}}
\index{D\+A\+TA@{D\+A\+TA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+TA}{DATA}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+TA}

C\+RC Data register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}\label{group___v_r_e_f___peripheral___access___layer_ga54cb6b41986c241ca85af803e9cd6101}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+TA@{D\+A\+TA}}
\index{D\+A\+TA@{D\+A\+TA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+TA}{DATA}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+TA}

C\+RC Data register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}\label{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+\_\+L@{D\+A\+T\+A\+\_\+L}}
\index{D\+A\+T\+A\+\_\+L@{D\+A\+T\+A\+\_\+L}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+\_\+L}{DATA\_L}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+T\+A\+\_\+L}

Cache Data Storage (lower word), array offset\+: 0x204, array step\+: index$\ast$0x20, index2$\ast$0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}\label{group___v_r_e_f___peripheral___access___layer_gab7bcabc6d40839653e0a8be3b502df61}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+\_\+L@{D\+A\+T\+A\+\_\+L}}
\index{D\+A\+T\+A\+\_\+L@{D\+A\+T\+A\+\_\+L}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+\_\+L}{DATA\_L}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+T\+A\+\_\+L}

Cache Data Storage (lower word), array offset\+: 0x204, array step\+: index$\ast$0x20, index2$\ast$0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}\label{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+\_\+U@{D\+A\+T\+A\+\_\+U}}
\index{D\+A\+T\+A\+\_\+U@{D\+A\+T\+A\+\_\+U}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+\_\+U}{DATA\_U}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+T\+A\+\_\+U}

Cache Data Storage (upper word), array offset\+: 0x200, array step\+: index$\ast$0x20, index2$\ast$0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}\label{group___v_r_e_f___peripheral___access___layer_ga00388e078eb17507e099f6d133a40b86}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+\_\+U@{D\+A\+T\+A\+\_\+U}}
\index{D\+A\+T\+A\+\_\+U@{D\+A\+T\+A\+\_\+U}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+\_\+U}{DATA\_U}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+T\+A\+\_\+U}

Cache Data Storage (upper word), array offset\+: 0x200, array step\+: index$\ast$0x20, index2$\ast$0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}\label{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+AH@{D\+A\+T\+AH}}
\index{D\+A\+T\+AH@{D\+A\+T\+AH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+AH}{DATAH}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t D\+A\+T\+AH}

C\+R\+C\+\_\+\+D\+A\+T\+AH register., offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}\label{group___v_r_e_f___peripheral___access___layer_ga3eb82fbd05f954f025010a891f8028a9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+AH@{D\+A\+T\+AH}}
\index{D\+A\+T\+AH@{D\+A\+T\+AH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+AH}{DATAH}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t D\+A\+T\+AH}

C\+R\+C\+\_\+\+D\+A\+T\+AH register., offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}\label{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+HL@{D\+A\+T\+A\+HL}}
\index{D\+A\+T\+A\+HL@{D\+A\+T\+A\+HL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+HL}{DATAHL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+T\+A\+HL}

C\+R\+C\+\_\+\+D\+A\+T\+A\+HL register., offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}\label{group___v_r_e_f___peripheral___access___layer_ga1ae430029da74ff7be05faacdc59576e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+HL@{D\+A\+T\+A\+HL}}
\index{D\+A\+T\+A\+HL@{D\+A\+T\+A\+HL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+HL}{DATAHL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+T\+A\+HL}

C\+R\+C\+\_\+\+D\+A\+T\+A\+HL register., offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}\label{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+HU@{D\+A\+T\+A\+HU}}
\index{D\+A\+T\+A\+HU@{D\+A\+T\+A\+HU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+HU}{DATAHU}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+T\+A\+HU}

C\+R\+C\+\_\+\+D\+A\+T\+A\+HU register., offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}\label{group___v_r_e_f___peripheral___access___layer_gae47c42d55e7ad2cdd02f961ee06b5573}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+HU@{D\+A\+T\+A\+HU}}
\index{D\+A\+T\+A\+HU@{D\+A\+T\+A\+HU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+HU}{DATAHU}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+T\+A\+HU}

C\+R\+C\+\_\+\+D\+A\+T\+A\+HU register., offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}\label{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+AL@{D\+A\+T\+AL}}
\index{D\+A\+T\+AL@{D\+A\+T\+AL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+AL}{DATAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t D\+A\+T\+AL}

C\+R\+C\+\_\+\+D\+A\+T\+AL register., offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}\label{group___v_r_e_f___peripheral___access___layer_ga44be1f08c4a0d20cf3bdb48bf3663b70}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+AL@{D\+A\+T\+AL}}
\index{D\+A\+T\+AL@{D\+A\+T\+AL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+AL}{DATAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t D\+A\+T\+AL}

C\+R\+C\+\_\+\+D\+A\+T\+AL register., offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}\label{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+LL@{D\+A\+T\+A\+LL}}
\index{D\+A\+T\+A\+LL@{D\+A\+T\+A\+LL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+LL}{DATALL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+T\+A\+LL}

C\+R\+C\+\_\+\+D\+A\+T\+A\+LL register., offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}\label{group___v_r_e_f___peripheral___access___layer_ga163f838a6515d380cb432907c426bc64}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+LL@{D\+A\+T\+A\+LL}}
\index{D\+A\+T\+A\+LL@{D\+A\+T\+A\+LL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+LL}{DATALL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+T\+A\+LL}

C\+R\+C\+\_\+\+D\+A\+T\+A\+LL register., offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}\label{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+LU@{D\+A\+T\+A\+LU}}
\index{D\+A\+T\+A\+LU@{D\+A\+T\+A\+LU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+LU}{DATALU}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+T\+A\+LU}

C\+R\+C\+\_\+\+D\+A\+T\+A\+LU register., offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}\label{group___v_r_e_f___peripheral___access___layer_ga1ef159257b3795329d68a57e5cc30643}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+A\+LU@{D\+A\+T\+A\+LU}}
\index{D\+A\+T\+A\+LU@{D\+A\+T\+A\+LU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+A\+LU}{DATALU}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+T\+A\+LU}

C\+R\+C\+\_\+\+D\+A\+T\+A\+LU register., offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}\label{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+TH@{D\+A\+TH}}
\index{D\+A\+TH@{D\+A\+TH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+TH}{DATH}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+TH}

D\+AC Data High Register, array offset\+: 0x1, array step\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}\label{group___v_r_e_f___peripheral___access___layer_gab715ae4b8d7a52b050b97bb1048fc2a2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+TH@{D\+A\+TH}}
\index{D\+A\+TH@{D\+A\+TH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+TH}{DATH}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+TH}

D\+AC Data High Register, array offset\+: 0x1, array step\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}\label{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+TL@{D\+A\+TL}}
\index{D\+A\+TL@{D\+A\+TL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+TL}{DATL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+TL}

D\+AC Data Low Register, array offset\+: 0x0, array step\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}\label{group___v_r_e_f___peripheral___access___layer_ga2727b3fe1ebf5d8aa026f51a4857e293}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+TL@{D\+A\+TL}}
\index{D\+A\+TL@{D\+A\+TL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+TL}{DATL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+TL}

D\+AC Data Low Register, array offset\+: 0x0, array step\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1b5d16498d603c9560eaec51c9431747}\label{group___v_r_e_f___peripheral___access___layer_ga1b5d16498d603c9560eaec51c9431747}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+A\+T\+P\+O\+RT@{D\+A\+T\+P\+O\+RT}}
\index{D\+A\+T\+P\+O\+RT@{D\+A\+T\+P\+O\+RT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+A\+T\+P\+O\+RT}{DATPORT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+T\+P\+O\+RT}

Buffer Data Port register, offset\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga37c9d7181170ae42cdd3f3015ccaa111}\label{group___v_r_e_f___peripheral___access___layer_ga37c9d7181170ae42cdd3f3015ccaa111}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I0@{D\+C\+H\+P\+R\+I0}}
\index{D\+C\+H\+P\+R\+I0@{D\+C\+H\+P\+R\+I0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I0}{DCHPRI0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I0}

Channel n Priority Register, offset\+: 0x103 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf3a2877c556f586face2959ad88d8349}\label{group___v_r_e_f___peripheral___access___layer_gaf3a2877c556f586face2959ad88d8349}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I1@{D\+C\+H\+P\+R\+I1}}
\index{D\+C\+H\+P\+R\+I1@{D\+C\+H\+P\+R\+I1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I1}{DCHPRI1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I1}

Channel n Priority Register, offset\+: 0x102 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad89cea2129f18c16263c7383eaea10d4}\label{group___v_r_e_f___peripheral___access___layer_gad89cea2129f18c16263c7383eaea10d4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I10@{D\+C\+H\+P\+R\+I10}}
\index{D\+C\+H\+P\+R\+I10@{D\+C\+H\+P\+R\+I10}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I10}{DCHPRI10}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I10}

Channel n Priority Register, offset\+: 0x109 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafe5d180de2e4ac85ec9c5a198b493fa1}\label{group___v_r_e_f___peripheral___access___layer_gafe5d180de2e4ac85ec9c5a198b493fa1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I11@{D\+C\+H\+P\+R\+I11}}
\index{D\+C\+H\+P\+R\+I11@{D\+C\+H\+P\+R\+I11}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I11}{DCHPRI11}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I11}

Channel n Priority Register, offset\+: 0x108 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga069305bd8b4e87574fe99961a1cb4cc0}\label{group___v_r_e_f___peripheral___access___layer_ga069305bd8b4e87574fe99961a1cb4cc0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I12@{D\+C\+H\+P\+R\+I12}}
\index{D\+C\+H\+P\+R\+I12@{D\+C\+H\+P\+R\+I12}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I12}{DCHPRI12}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I12}

Channel n Priority Register, offset\+: 0x10F \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga41f53769a34e9d43e1edf0d39caa59d2}\label{group___v_r_e_f___peripheral___access___layer_ga41f53769a34e9d43e1edf0d39caa59d2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I13@{D\+C\+H\+P\+R\+I13}}
\index{D\+C\+H\+P\+R\+I13@{D\+C\+H\+P\+R\+I13}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I13}{DCHPRI13}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I13}

Channel n Priority Register, offset\+: 0x10E \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6978e204f22d0ceaa1e03cdcc8455218}\label{group___v_r_e_f___peripheral___access___layer_ga6978e204f22d0ceaa1e03cdcc8455218}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I14@{D\+C\+H\+P\+R\+I14}}
\index{D\+C\+H\+P\+R\+I14@{D\+C\+H\+P\+R\+I14}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I14}{DCHPRI14}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I14}

Channel n Priority Register, offset\+: 0x10D \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d0f9e0c450a440f2d33e9a771f84670}\label{group___v_r_e_f___peripheral___access___layer_ga6d0f9e0c450a440f2d33e9a771f84670}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I15@{D\+C\+H\+P\+R\+I15}}
\index{D\+C\+H\+P\+R\+I15@{D\+C\+H\+P\+R\+I15}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I15}{DCHPRI15}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I15}

Channel n Priority Register, offset\+: 0x10C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacc170f4c29e6e83f6abb9f835b04b32a}\label{group___v_r_e_f___peripheral___access___layer_gacc170f4c29e6e83f6abb9f835b04b32a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I2@{D\+C\+H\+P\+R\+I2}}
\index{D\+C\+H\+P\+R\+I2@{D\+C\+H\+P\+R\+I2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I2}{DCHPRI2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I2}

Channel n Priority Register, offset\+: 0x101 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac549f134c2167ee60b0ea44e0e1fef9e}\label{group___v_r_e_f___peripheral___access___layer_gac549f134c2167ee60b0ea44e0e1fef9e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I3@{D\+C\+H\+P\+R\+I3}}
\index{D\+C\+H\+P\+R\+I3@{D\+C\+H\+P\+R\+I3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I3}{DCHPRI3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I3}

Channel n Priority Register, offset\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga546872f6598981f587359601f9182aa9}\label{group___v_r_e_f___peripheral___access___layer_ga546872f6598981f587359601f9182aa9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I4@{D\+C\+H\+P\+R\+I4}}
\index{D\+C\+H\+P\+R\+I4@{D\+C\+H\+P\+R\+I4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I4}{DCHPRI4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I4}

Channel n Priority Register, offset\+: 0x107 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab08c1db5ec2486af1d9e2be04fbc32aa}\label{group___v_r_e_f___peripheral___access___layer_gab08c1db5ec2486af1d9e2be04fbc32aa}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I5@{D\+C\+H\+P\+R\+I5}}
\index{D\+C\+H\+P\+R\+I5@{D\+C\+H\+P\+R\+I5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I5}{DCHPRI5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I5}

Channel n Priority Register, offset\+: 0x106 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf58167db6a396dd8b911bdf727aa0508}\label{group___v_r_e_f___peripheral___access___layer_gaf58167db6a396dd8b911bdf727aa0508}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I6@{D\+C\+H\+P\+R\+I6}}
\index{D\+C\+H\+P\+R\+I6@{D\+C\+H\+P\+R\+I6}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I6}{DCHPRI6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I6}

Channel n Priority Register, offset\+: 0x105 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga699ef2f3833d9724d139eda3cafd4c51}\label{group___v_r_e_f___peripheral___access___layer_ga699ef2f3833d9724d139eda3cafd4c51}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I7@{D\+C\+H\+P\+R\+I7}}
\index{D\+C\+H\+P\+R\+I7@{D\+C\+H\+P\+R\+I7}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I7}{DCHPRI7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I7}

Channel n Priority Register, offset\+: 0x104 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac9c0c6b16944865cce7e8470a8dab8c1}\label{group___v_r_e_f___peripheral___access___layer_gac9c0c6b16944865cce7e8470a8dab8c1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I8@{D\+C\+H\+P\+R\+I8}}
\index{D\+C\+H\+P\+R\+I8@{D\+C\+H\+P\+R\+I8}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I8}{DCHPRI8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I8}

Channel n Priority Register, offset\+: 0x10B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9e497459616a07fad7de6402dad70ef5}\label{group___v_r_e_f___peripheral___access___layer_ga9e497459616a07fad7de6402dad70ef5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+C\+H\+P\+R\+I9@{D\+C\+H\+P\+R\+I9}}
\index{D\+C\+H\+P\+R\+I9@{D\+C\+H\+P\+R\+I9}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+C\+H\+P\+R\+I9}{DCHPRI9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+C\+H\+P\+R\+I9}

Channel n Priority Register, offset\+: 0x10A \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4a65a29756f74ae8195109f77532ac6a}\label{group___v_r_e_f___peripheral___access___layer_ga4a65a29756f74ae8195109f77532ac6a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+E\+A\+D\+T\+I\+ME@{D\+E\+A\+D\+T\+I\+ME}}
\index{D\+E\+A\+D\+T\+I\+ME@{D\+E\+A\+D\+T\+I\+ME}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+E\+A\+D\+T\+I\+ME}{DEADTIME}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+E\+A\+D\+T\+I\+ME}

Deadtime Insertion Control, offset\+: 0x68 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad85d97f511fdb6626888603d5c970d3d}\label{group___v_r_e_f___peripheral___access___layer_gad85d97f511fdb6626888603d5c970d3d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+F\+CR@{D\+F\+CR}}
\index{D\+F\+CR@{D\+F\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+F\+CR}{DFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+F\+CR}

Digital Filter Clock Register, offset\+: 0x\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga08715ad30e568d84770805b6bdbc1cfb}\label{group___v_r_e_f___peripheral___access___layer_ga08715ad30e568d84770805b6bdbc1cfb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+F\+ER@{D\+F\+ER}}
\index{D\+F\+ER@{D\+F\+ER}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+F\+ER}{DFER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+F\+ER}

Digital Filter Enable Register, offset\+: 0x\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac0bb591e49f732d8010df56312388c74}\label{group___v_r_e_f___peripheral___access___layer_gac0bb591e49f732d8010df56312388c74}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+F\+WR@{D\+F\+WR}}
\index{D\+F\+WR@{D\+F\+WR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+F\+WR}{DFWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+F\+WR}

Digital Filter Width Register, offset\+: 0x\+C8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7d0c035500e69d383300e0d668d13a54}\label{group___v_r_e_f___peripheral___access___layer_ga7d0c035500e69d383300e0d668d13a54}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+I\+R\+E\+CT@{D\+I\+R\+E\+CT}}
\index{D\+I\+R\+E\+CT@{D\+I\+R\+E\+CT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+I\+R\+E\+CT}{DIRECT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t D\+I\+R\+E\+CT\mbox{[}16\mbox{]}}

Direct access register 0..Direct access register 15, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}\label{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+L\+A\+S\+T\+\_\+\+S\+GA@{D\+L\+A\+S\+T\+\_\+\+S\+GA}}
\index{D\+L\+A\+S\+T\+\_\+\+S\+GA@{D\+L\+A\+S\+T\+\_\+\+S\+GA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+L\+A\+S\+T\+\_\+\+S\+GA}{DLAST\_SGA}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+L\+A\+S\+T\+\_\+\+S\+GA}

T\+CD Last Destination Address Adjustment/\+Scatter Gather Address, array offset\+: 0x1018, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}\label{group___v_r_e_f___peripheral___access___layer_gadf082fdeed70ba0ae69108d9f081ffcd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+L\+A\+S\+T\+\_\+\+S\+GA@{D\+L\+A\+S\+T\+\_\+\+S\+GA}}
\index{D\+L\+A\+S\+T\+\_\+\+S\+GA@{D\+L\+A\+S\+T\+\_\+\+S\+GA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+L\+A\+S\+T\+\_\+\+S\+GA}{DLAST\_SGA}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+L\+A\+S\+T\+\_\+\+S\+GA}

T\+CD Last Destination Address Adjustment/\+Scatter Gather Address, array offset\+: 0x1018, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}\label{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+LY@{D\+LY}}
\index{D\+LY@{D\+LY}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+LY}{DLY}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+LY\mbox{[}2\mbox{]}}

Channel n Delay 0 register..Channel n Delay 1 register, array offset\+: 0x18, array step\+: index$\ast$0x28, index2$\ast$0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}\label{group___v_r_e_f___peripheral___access___layer_ga826415186f68fa272f4659ba9af7c392}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+LY@{D\+LY}}
\index{D\+LY@{D\+LY}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+LY}{DLY}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+LY\mbox{[}2\mbox{]}}

Channel n Delay 0 register..Channel n Delay 1 register, array offset\+: 0x18, array step\+: index$\ast$0x28, index2$\ast$0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga87df1a716c395b3f3474710e434e41dc}\label{group___v_r_e_f___peripheral___access___layer_ga87df1a716c395b3f3474710e434e41dc}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+MA@{D\+MA}}
\index{D\+MA@{D\+MA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+MA}{DMA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+MA}

C\+MT Direct Memory Access Register, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}\label{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+O\+FF@{D\+O\+FF}}
\index{D\+O\+FF@{D\+O\+FF}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+O\+FF}{DOFF}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t D\+O\+FF}

T\+CD Signed Destination Address Offset, array offset\+: 0x1014, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}\label{group___v_r_e_f___peripheral___access___layer_ga1cd05224fedad4b18ec18af04700e5b2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+O\+FF@{D\+O\+FF}}
\index{D\+O\+FF@{D\+O\+FF}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+O\+FF}{DOFF}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t D\+O\+FF}

T\+CD Signed Destination Address Offset, array offset\+: 0x1014, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5faf862a2959435c8593e46ebc556ec7}\label{group___v_r_e_f___peripheral___access___layer_ga5faf862a2959435c8593e46ebc556ec7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!D\+S\+A\+D\+DR@{D\+S\+A\+D\+DR}}
\index{D\+S\+A\+D\+DR@{D\+S\+A\+D\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{D\+S\+A\+D\+DR}{DSADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+A\+D\+DR}

D\+MA System Address register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}\label{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+AR@{E\+AR}}
\index{E\+AR@{E\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+AR}{EAR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t E\+AR}

Error Address Register, slave port n, array offset\+: 0x10, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}\label{group___v_r_e_f___peripheral___access___layer_gaaafc8f097baa38e6a29b751eb0b97316}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+AR@{E\+AR}}
\index{E\+AR@{E\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+AR}{EAR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t E\+AR}

Error Address Register, slave port n, array offset\+: 0x10, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}\label{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+CR@{E\+CR}}
\index{E\+CR@{E\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+CR}{ECR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+CR}

Error Counter, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}\label{group___v_r_e_f___peripheral___access___layer_ga1c146954c72b1cc2c05a85dd55ae5c9b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+CR@{E\+CR}}
\index{E\+CR@{E\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+CR}{ECR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+CR}

Ethernet Control Register, offset\+: 0x24 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d3d35ae9e1bc397340a6023f07ec322}\label{group___v_r_e_f___peripheral___access___layer_ga6d3d35ae9e1bc397340a6023f07ec322}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!ED@{ED}}
\index{ED@{ED}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ED}{ED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t ED}

U\+A\+RT Extended Data Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}\label{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+DR@{E\+DR}}
\index{E\+DR@{E\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+DR}{EDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t E\+DR}

Error Detail Register, slave port n, array offset\+: 0x14, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}\label{group___v_r_e_f___peripheral___access___layer_gaaec2dafc0fa1bdd2c7bd75d2eb12dbef}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+DR@{E\+DR}}
\index{E\+DR@{E\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+DR}{EDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t E\+DR}

Error Detail Register, slave port n, array offset\+: 0x14, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga12046d2ab6e0818c9c11b4e96d66a2e0}\label{group___v_r_e_f___peripheral___access___layer_ga12046d2ab6e0818c9c11b4e96d66a2e0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+EI@{E\+EI}}
\index{E\+EI@{E\+EI}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+EI}{EEI}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+EI}

Enable Error Interrupt Register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga04e3f6ea5af8954c66abd2a6a8b267c8}\label{group___v_r_e_f___peripheral___access___layer_ga04e3f6ea5af8954c66abd2a6a8b267c8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+I\+MR@{E\+I\+MR}}
\index{E\+I\+MR@{E\+I\+MR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+I\+MR}{EIMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+I\+MR}

Interrupt Mask Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga05ae409ff16cdfb67db7da884bc754fe}\label{group___v_r_e_f___peripheral___access___layer_ga05ae409ff16cdfb67db7da884bc754fe}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+IR@{E\+IR}}
\index{E\+IR@{E\+IR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+IR}{EIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+IR}

Interrupt Event Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga624768547e347d8bd7fde8bbdf15075c}\label{group___v_r_e_f___peripheral___access___layer_ga624768547e347d8bd7fde8bbdf15075c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+N\+D\+P\+O\+I\+NT@{E\+N\+D\+P\+O\+I\+NT}}
\index{E\+N\+D\+P\+O\+I\+NT@{E\+N\+D\+P\+O\+I\+NT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+N\+D\+P\+O\+I\+NT}{ENDPOINT}}
{\footnotesize\ttfamily struct \{ ... \}   E\+N\+D\+P\+O\+I\+NT\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}\label{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+N\+D\+PT@{E\+N\+D\+PT}}
\index{E\+N\+D\+PT@{E\+N\+D\+PT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+N\+D\+PT}{ENDPT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t E\+N\+D\+PT}

Endpoint Control register, array offset\+: 0x\+C0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}\label{group___v_r_e_f___peripheral___access___layer_gad696ad5082cb8aef65756299d5eb897e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+N\+D\+PT@{E\+N\+D\+PT}}
\index{E\+N\+D\+PT@{E\+N\+D\+PT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+N\+D\+PT}{ENDPT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t E\+N\+D\+PT}

Endpoint Control register, array offset\+: 0x\+C0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab8002a02f2493e5718814fb1b0b0f4e8}\label{group___v_r_e_f___peripheral___access___layer_gab8002a02f2493e5718814fb1b0b0f4e8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!ER@{ER}}
\index{ER@{ER}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ER}{ER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ER}

R\+N\+GA Entropy Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2113e9581c43022c6c940eea384f49f7}\label{group___v_r_e_f___peripheral___access___layer_ga2113e9581c43022c6c940eea384f49f7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+RQ@{E\+RQ}}
\index{E\+RQ@{E\+RQ}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+RQ}{ERQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+RQ}

Enable Request Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6f69896b68c911026a7b60170918a560}\label{group___v_r_e_f___peripheral___access___layer_ga6f69896b68c911026a7b60170918a560}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+RR@{E\+RR}}
\index{E\+RR@{E\+RR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+RR}{ERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+RR}

Error Register, offset\+: 0x2C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab65f35c56895733ec3c11e246b4d99ec}\label{group___v_r_e_f___peripheral___access___layer_gab65f35c56895733ec3c11e246b4d99ec}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+R\+R\+EN@{E\+R\+R\+EN}}
\index{E\+R\+R\+EN@{E\+R\+R\+EN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+R\+R\+EN}{ERREN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t E\+R\+R\+EN}

Error Interrupt Enable register, offset\+: 0x8C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaae749069a75330cb4543daa28772e327}\label{group___v_r_e_f___peripheral___access___layer_gaae749069a75330cb4543daa28772e327}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+R\+R\+S\+T\+AT@{E\+R\+R\+S\+T\+AT}}
\index{E\+R\+R\+S\+T\+AT@{E\+R\+R\+S\+T\+AT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+R\+R\+S\+T\+AT}{ERRSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t E\+R\+R\+S\+T\+AT}

Error Interrupt Status register, offset\+: 0x88 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga80b8bfa41d30c891884904851a949a12}\label{group___v_r_e_f___peripheral___access___layer_ga80b8bfa41d30c891884904851a949a12}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!ES@{ES}}
\index{ES@{ES}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ES}{ES}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ES}

Error Status Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6b6c4a2f3760d4fb727c7c070d0555e4}\label{group___v_r_e_f___peripheral___access___layer_ga6b6c4a2f3760d4fb727c7c070d0555e4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+S\+R1@{E\+S\+R1}}
\index{E\+S\+R1@{E\+S\+R1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+S\+R1}{ESR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+S\+R1}

Error and Status 1 register, offset\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga39e345241e4dcbd3d51d8aedfcdb03c8}\label{group___v_r_e_f___peripheral___access___layer_ga39e345241e4dcbd3d51d8aedfcdb03c8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+S\+R2@{E\+S\+R2}}
\index{E\+S\+R2@{E\+S\+R2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+S\+R2}{ESR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t E\+S\+R2}

Error and Status 2 register, offset\+: 0x38 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa2febdf8acc41a1c2092f4448fcd4211}\label{group___v_r_e_f___peripheral___access___layer_gaa2febdf8acc41a1c2092f4448fcd4211}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+T7816@{E\+T7816}}
\index{E\+T7816@{E\+T7816}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+T7816}{ET7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t E\+T7816}

U\+A\+RT 7816 Error Threshold Register, offset\+: 0x1E \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaedae6a32773e8626b678e67a1f6b13d6}\label{group___v_r_e_f___peripheral___access___layer_gaedae6a32773e8626b678e67a1f6b13d6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+T\+B\+CC@{E\+T\+B\+CC}}
\index{E\+T\+B\+CC@{E\+T\+B\+CC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+T\+B\+CC}{ETBCC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+T\+B\+CC}

E\+TB Counter Control register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga97b3c7397055c35f026f3004ad845275}\label{group___v_r_e_f___peripheral___access___layer_ga97b3c7397055c35f026f3004ad845275}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+T\+B\+C\+NT@{E\+T\+B\+C\+NT}}
\index{E\+T\+B\+C\+NT@{E\+T\+B\+C\+NT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+T\+B\+C\+NT}{ETBCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t E\+T\+B\+C\+NT}

E\+TB Counter Value register, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gace579fc1ab2fca46ff5f20200744c4f1}\label{group___v_r_e_f___peripheral___access___layer_gace579fc1ab2fca46ff5f20200744c4f1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+T\+B\+RL@{E\+T\+B\+RL}}
\index{E\+T\+B\+RL@{E\+T\+B\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+T\+B\+RL}{ETBRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+T\+B\+RL}

E\+TB Reload register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9abcc76868e079ede7576489d123ac7c}\label{group___v_r_e_f___peripheral___access___layer_ga9abcc76868e079ede7576489d123ac7c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!E\+X\+T\+T\+R\+IG@{E\+X\+T\+T\+R\+IG}}
\index{E\+X\+T\+T\+R\+IG@{E\+X\+T\+T\+R\+IG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{E\+X\+T\+T\+R\+IG}{EXTTRIG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+X\+T\+T\+R\+IG}

F\+TM External Trigger, offset\+: 0x6C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga59168eda4690de8b4b61d6b940d010a6}\label{group___v_r_e_f___peripheral___access___layer_ga59168eda4690de8b4b61d6b940d010a6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F@{F}}
\index{F@{F}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F}{F}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F}

I2C Frequency Divider register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga07810538c8d6aba73ee3dd0c573256c7}\label{group___v_r_e_f___peripheral___access___layer_ga07810538c8d6aba73ee3dd0c573256c7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F1@{F1}}
\index{F1@{F1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F1}{F1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F1}

L\+L\+WU Flag 1 register, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8390d51184687794c312ac5148cc9e2b}\label{group___v_r_e_f___peripheral___access___layer_ga8390d51184687794c312ac5148cc9e2b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F2@{F2}}
\index{F2@{F2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F2}{F2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F2}

L\+L\+WU Flag 2 register, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9830952a98862ed103ad0cff61b77bb5}\label{group___v_r_e_f___peripheral___access___layer_ga9830952a98862ed103ad0cff61b77bb5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F3@{F3}}
\index{F3@{F3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F3}{F3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F3}

L\+L\+WU Flag 3 register, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga339e554f6ce0e1633a1e07f5ee9fd2ca}\label{group___v_r_e_f___peripheral___access___layer_ga339e554f6ce0e1633a1e07f5ee9fd2ca}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+B0@{F\+C\+C\+O\+B0}}
\index{F\+C\+C\+O\+B0@{F\+C\+C\+O\+B0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+B0}{FCCOB0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+B0}

Flash Common Command Object Registers, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3b45993d28df53171645290c45bdb55c}\label{group___v_r_e_f___peripheral___access___layer_ga3b45993d28df53171645290c45bdb55c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+B1@{F\+C\+C\+O\+B1}}
\index{F\+C\+C\+O\+B1@{F\+C\+C\+O\+B1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+B1}{FCCOB1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+B1}

Flash Common Command Object Registers, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga70dba78a9955734512a852eeea205781}\label{group___v_r_e_f___peripheral___access___layer_ga70dba78a9955734512a852eeea205781}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+B2@{F\+C\+C\+O\+B2}}
\index{F\+C\+C\+O\+B2@{F\+C\+C\+O\+B2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+B2}{FCCOB2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+B2}

Flash Common Command Object Registers, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9a966008c6b3e9777985b820a50c7634}\label{group___v_r_e_f___peripheral___access___layer_ga9a966008c6b3e9777985b820a50c7634}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+B3@{F\+C\+C\+O\+B3}}
\index{F\+C\+C\+O\+B3@{F\+C\+C\+O\+B3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+B3}{FCCOB3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+B3}

Flash Common Command Object Registers, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadfd02f97965934a771d87e054c1fde3e}\label{group___v_r_e_f___peripheral___access___layer_gadfd02f97965934a771d87e054c1fde3e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+B4@{F\+C\+C\+O\+B4}}
\index{F\+C\+C\+O\+B4@{F\+C\+C\+O\+B4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+B4}{FCCOB4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+B4}

Flash Common Command Object Registers, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga94dea30a2694ee7f503572038ba68249}\label{group___v_r_e_f___peripheral___access___layer_ga94dea30a2694ee7f503572038ba68249}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+B5@{F\+C\+C\+O\+B5}}
\index{F\+C\+C\+O\+B5@{F\+C\+C\+O\+B5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+B5}{FCCOB5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+B5}

Flash Common Command Object Registers, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7355e1e5bbdc6795f789840a8b281087}\label{group___v_r_e_f___peripheral___access___layer_ga7355e1e5bbdc6795f789840a8b281087}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+B6@{F\+C\+C\+O\+B6}}
\index{F\+C\+C\+O\+B6@{F\+C\+C\+O\+B6}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+B6}{FCCOB6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+B6}

Flash Common Command Object Registers, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4fa927e3370c85b13ea9ad67312d3ec1}\label{group___v_r_e_f___peripheral___access___layer_ga4fa927e3370c85b13ea9ad67312d3ec1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+B7@{F\+C\+C\+O\+B7}}
\index{F\+C\+C\+O\+B7@{F\+C\+C\+O\+B7}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+B7}{FCCOB7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+B7}

Flash Common Command Object Registers, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga02485b6c951602d1fc7bc5c4ffc13994}\label{group___v_r_e_f___peripheral___access___layer_ga02485b6c951602d1fc7bc5c4ffc13994}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+B8@{F\+C\+C\+O\+B8}}
\index{F\+C\+C\+O\+B8@{F\+C\+C\+O\+B8}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+B8}{FCCOB8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+B8}

Flash Common Command Object Registers, offset\+: 0xF \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadfbc3fe490e0f3d6d67facdc8e0d3497}\label{group___v_r_e_f___peripheral___access___layer_gadfbc3fe490e0f3d6d67facdc8e0d3497}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+B9@{F\+C\+C\+O\+B9}}
\index{F\+C\+C\+O\+B9@{F\+C\+C\+O\+B9}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+B9}{FCCOB9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+B9}

Flash Common Command Object Registers, offset\+: 0xE \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1b1815ddd62683aeabdeac281ff2b4e9}\label{group___v_r_e_f___peripheral___access___layer_ga1b1815ddd62683aeabdeac281ff2b4e9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+BA@{F\+C\+C\+O\+BA}}
\index{F\+C\+C\+O\+BA@{F\+C\+C\+O\+BA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+BA}{FCCOBA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+BA}

Flash Common Command Object Registers, offset\+: 0xD \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga547577f975c70d66760366cc120462b0}\label{group___v_r_e_f___peripheral___access___layer_ga547577f975c70d66760366cc120462b0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+C\+O\+BB@{F\+C\+C\+O\+BB}}
\index{F\+C\+C\+O\+BB@{F\+C\+C\+O\+BB}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+C\+O\+BB}{FCCOBB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+C\+O\+BB}

Flash Common Command Object Registers, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1b5282422d8bb162cd742775e5f9864f}\label{group___v_r_e_f___peripheral___access___layer_ga1b5282422d8bb162cd742775e5f9864f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+F\+G1@{F\+C\+F\+G1}}
\index{F\+C\+F\+G1@{F\+C\+F\+G1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+F\+G1}{FCFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+C\+F\+G1}

Flash Configuration Register 1, offset\+: 0x104C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga48581edecb6a9421e0e159dca5bf8c8c}\label{group___v_r_e_f___peripheral___access___layer_ga48581edecb6a9421e0e159dca5bf8c8c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+F\+G2@{F\+C\+F\+G2}}
\index{F\+C\+F\+G2@{F\+C\+F\+G2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+F\+G2}{FCFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t F\+C\+F\+G2}

Flash Configuration Register 2, offset\+: 0x1050 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga06f204f3d6e31fa8b5c3af07bc098278}\label{group___v_r_e_f___peripheral___access___layer_ga06f204f3d6e31fa8b5c3af07bc098278}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+C\+N\+FG@{F\+C\+N\+FG}}
\index{F\+C\+N\+FG@{F\+C\+N\+FG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+C\+N\+FG}{FCNFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+C\+N\+FG}

Flash Configuration Register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0e61864bd2fa7d2a00f4b6fd9bfe83f2}\label{group___v_r_e_f___peripheral___access___layer_ga0e61864bd2fa7d2a00f4b6fd9bfe83f2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+D\+P\+R\+OT@{F\+D\+P\+R\+OT}}
\index{F\+D\+P\+R\+OT@{F\+D\+P\+R\+OT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+D\+P\+R\+OT}{FDPROT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+D\+P\+R\+OT}

Data Flash Protection Register, offset\+: 0x17 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab8c86749c6e17e098c55c08aa58fb1c1}\label{group___v_r_e_f___peripheral___access___layer_gab8c86749c6e17e098c55c08aa58fb1c1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+D\+P\+R\+OT@{F\+D\+P\+R\+OT}}
\index{F\+D\+P\+R\+OT@{F\+D\+P\+R\+OT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+D\+P\+R\+OT}{FDPROT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F\+D\+P\+R\+OT}

Non-\/volatile D-\/\+Flash Protection Register, offset\+: 0xF \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae38802fa1bc51a2b95592c00674eeabb}\label{group___v_r_e_f___peripheral___access___layer_gae38802fa1bc51a2b95592c00674eeabb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+E\+P\+R\+OT@{F\+E\+P\+R\+OT}}
\index{F\+E\+P\+R\+OT@{F\+E\+P\+R\+OT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+E\+P\+R\+OT}{FEPROT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+E\+P\+R\+OT}

E\+E\+P\+R\+OM Protection Register, offset\+: 0x16 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab0f3424deecc64d5eb53e21c4b98290a}\label{group___v_r_e_f___peripheral___access___layer_gab0f3424deecc64d5eb53e21c4b98290a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+E\+P\+R\+OT@{F\+E\+P\+R\+OT}}
\index{F\+E\+P\+R\+OT@{F\+E\+P\+R\+OT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+E\+P\+R\+OT}{FEPROT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F\+E\+P\+R\+OT}

Non-\/volatile E\+E\+R\+AM Protection Register, offset\+: 0xE \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga879095f3afc53d94fbf0c7e2cbc16f49}\label{group___v_r_e_f___peripheral___access___layer_ga879095f3afc53d94fbf0c7e2cbc16f49}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+E\+VT@{F\+E\+VT}}
\index{F\+E\+VT@{F\+E\+VT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+E\+VT}{FEVT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t F\+E\+VT}

Force Event register, offset\+: 0x50 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafbd6f1eb8283eca63c4ea3c3d657f149}\label{group___v_r_e_f___peripheral___access___layer_gafbd6f1eb8283eca63c4ea3c3d657f149}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+I\+L\+T1@{F\+I\+L\+T1}}
\index{F\+I\+L\+T1@{F\+I\+L\+T1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+I\+L\+T1}{FILT1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+I\+L\+T1}

L\+L\+WU Pin Filter 1 register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5704aaa9940312ccd60ee44f31932094}\label{group___v_r_e_f___peripheral___access___layer_ga5704aaa9940312ccd60ee44f31932094}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+I\+L\+T2@{F\+I\+L\+T2}}
\index{F\+I\+L\+T2@{F\+I\+L\+T2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+I\+L\+T2}{FILT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+I\+L\+T2}

L\+L\+WU Pin Filter 2 register, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4db3bd27e96389911d0d4b7f88f56f67}\label{group___v_r_e_f___peripheral___access___layer_ga4db3bd27e96389911d0d4b7f88f56f67}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+I\+L\+T\+ER@{F\+I\+L\+T\+ER}}
\index{F\+I\+L\+T\+ER@{F\+I\+L\+T\+ER}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+I\+L\+T\+ER}{FILTER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+I\+L\+T\+ER}

Input Capture Filter Control, offset\+: 0x78 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1150d16f9855062058c3b12511dcd188}\label{group___v_r_e_f___peripheral___access___layer_ga1150d16f9855062058c3b12511dcd188}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+LT@{F\+LT}}
\index{F\+LT@{F\+LT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+LT}{FLT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+LT}

I2C Programmable Input Glitch Filter register, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0a9cb2e0e324f36b63ede8e74c240c61}\label{group___v_r_e_f___peripheral___access___layer_ga0a9cb2e0e324f36b63ede8e74c240c61}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+L\+T\+C\+T\+RL@{F\+L\+T\+C\+T\+RL}}
\index{F\+L\+T\+C\+T\+RL@{F\+L\+T\+C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+L\+T\+C\+T\+RL}{FLTCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+C\+T\+RL}

Fault Control, offset\+: 0x7C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga296edfeed698fa1795ab0a2d74f1aebc}\label{group___v_r_e_f___peripheral___access___layer_ga296edfeed698fa1795ab0a2d74f1aebc}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+L\+T\+P\+OL@{F\+L\+T\+P\+OL}}
\index{F\+L\+T\+P\+OL@{F\+L\+T\+P\+OL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+L\+T\+P\+OL}{FLTPOL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+P\+OL}

F\+TM Fault Input Polarity, offset\+: 0x88 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga445f6787ba69b18d2b1b932d05251650}\label{group___v_r_e_f___peripheral___access___layer_ga445f6787ba69b18d2b1b932d05251650}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+MS@{F\+MS}}
\index{F\+MS@{F\+MS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+MS}{FMS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+MS}

Fault Mode Status, offset\+: 0x74 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}\label{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+O\+PT@{F\+O\+PT}}
\index{F\+O\+PT@{F\+O\+PT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+O\+PT}{FOPT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F\+O\+PT}

Flash Option Register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}\label{group___v_r_e_f___peripheral___access___layer_ga4a588e9f6d971bfa0ec727d08935c72e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+O\+PT@{F\+O\+PT}}
\index{F\+O\+PT@{F\+O\+PT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+O\+PT}{FOPT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F\+O\+PT}

Non-\/volatile Flash Option Register, offset\+: 0xD \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga366faa2333304f3085d824a6b21d6f43}\label{group___v_r_e_f___peripheral___access___layer_ga366faa2333304f3085d824a6b21d6f43}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+PR@{F\+PR}}
\index{F\+PR@{F\+PR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+PR}{FPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+PR}

C\+MP Filter Period Register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga85880705c28fcc199112e1ed40773677}\label{group___v_r_e_f___peripheral___access___layer_ga85880705c28fcc199112e1ed40773677}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+P\+R\+O\+T0@{F\+P\+R\+O\+T0}}
\index{F\+P\+R\+O\+T0@{F\+P\+R\+O\+T0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+P\+R\+O\+T0}{FPROT0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+P\+R\+O\+T0}

Program Flash Protection Registers, offset\+: 0x13 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga060054d1f5f54bb8a55d0eeb7cd8ae29}\label{group___v_r_e_f___peripheral___access___layer_ga060054d1f5f54bb8a55d0eeb7cd8ae29}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+P\+R\+O\+T0@{F\+P\+R\+O\+T0}}
\index{F\+P\+R\+O\+T0@{F\+P\+R\+O\+T0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+P\+R\+O\+T0}{FPROT0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F\+P\+R\+O\+T0}

Non-\/volatile P-\/\+Flash Protection 0 -\/ High Register, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga76768ab2e99c7ff366200d94db19eeea}\label{group___v_r_e_f___peripheral___access___layer_ga76768ab2e99c7ff366200d94db19eeea}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+P\+R\+O\+T1@{F\+P\+R\+O\+T1}}
\index{F\+P\+R\+O\+T1@{F\+P\+R\+O\+T1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+P\+R\+O\+T1}{FPROT1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+P\+R\+O\+T1}

Program Flash Protection Registers, offset\+: 0x12 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae00ef9e85bce41b17b8c85e226bfeadb}\label{group___v_r_e_f___peripheral___access___layer_gae00ef9e85bce41b17b8c85e226bfeadb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+P\+R\+O\+T1@{F\+P\+R\+O\+T1}}
\index{F\+P\+R\+O\+T1@{F\+P\+R\+O\+T1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+P\+R\+O\+T1}{FPROT1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F\+P\+R\+O\+T1}

Non-\/volatile P-\/\+Flash Protection 0 -\/ Low Register, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c86520f3dd610ad464ad0a595a761a9}\label{group___v_r_e_f___peripheral___access___layer_ga9c86520f3dd610ad464ad0a595a761a9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+P\+R\+O\+T2@{F\+P\+R\+O\+T2}}
\index{F\+P\+R\+O\+T2@{F\+P\+R\+O\+T2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+P\+R\+O\+T2}{FPROT2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+P\+R\+O\+T2}

Program Flash Protection Registers, offset\+: 0x11 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae87543688ebb5c30285916eaa270c014}\label{group___v_r_e_f___peripheral___access___layer_gae87543688ebb5c30285916eaa270c014}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+P\+R\+O\+T2@{F\+P\+R\+O\+T2}}
\index{F\+P\+R\+O\+T2@{F\+P\+R\+O\+T2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+P\+R\+O\+T2}{FPROT2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F\+P\+R\+O\+T2}

Non-\/volatile P-\/\+Flash Protection 1 -\/ High Register, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacb3c733a52a45ab759f6a6d76d59b86c}\label{group___v_r_e_f___peripheral___access___layer_gacb3c733a52a45ab759f6a6d76d59b86c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+P\+R\+O\+T3@{F\+P\+R\+O\+T3}}
\index{F\+P\+R\+O\+T3@{F\+P\+R\+O\+T3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+P\+R\+O\+T3}{FPROT3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+P\+R\+O\+T3}

Program Flash Protection Registers, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae95f76fe298558644b1a5c8acc1cdf3a}\label{group___v_r_e_f___peripheral___access___layer_gae95f76fe298558644b1a5c8acc1cdf3a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+P\+R\+O\+T3@{F\+P\+R\+O\+T3}}
\index{F\+P\+R\+O\+T3@{F\+P\+R\+O\+T3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+P\+R\+O\+T3}{FPROT3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F\+P\+R\+O\+T3}

Non-\/volatile P-\/\+Flash Protection 1 -\/ Low Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaad768bb6ae15f475e43811151dc885a0}\label{group___v_r_e_f___peripheral___access___layer_gaad768bb6ae15f475e43811151dc885a0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+R\+M\+N\+U\+MH@{F\+R\+M\+N\+U\+MH}}
\index{F\+R\+M\+N\+U\+MH@{F\+R\+M\+N\+U\+MH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+R\+M\+N\+U\+MH}{FRMNUMH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+R\+M\+N\+U\+MH}

Frame Number register High, offset\+: 0x\+A4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabf88cf17801830b6a5bc9c58717253ec}\label{group___v_r_e_f___peripheral___access___layer_gabf88cf17801830b6a5bc9c58717253ec}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+R\+M\+N\+U\+ML@{F\+R\+M\+N\+U\+ML}}
\index{F\+R\+M\+N\+U\+ML@{F\+R\+M\+N\+U\+ML}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+R\+M\+N\+U\+ML}{FRMNUML}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+R\+M\+N\+U\+ML}

Frame Number register Low, offset\+: 0x\+A0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}\label{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+S\+EC@{F\+S\+EC}}
\index{F\+S\+EC@{F\+S\+EC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+S\+EC}{FSEC}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F\+S\+EC}

Flash Security Register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}\label{group___v_r_e_f___peripheral___access___layer_ga9c289cf99054de8442c0847062613f18}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+S\+EC@{F\+S\+EC}}
\index{F\+S\+EC@{F\+S\+EC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+S\+EC}{FSEC}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F\+S\+EC}

Non-\/volatile Flash Security Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaef000e29f3b219eb64c053000c22fe97}\label{group___v_r_e_f___peripheral___access___layer_gaef000e29f3b219eb64c053000c22fe97}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+S\+T\+AT@{F\+S\+T\+AT}}
\index{F\+S\+T\+AT@{F\+S\+T\+AT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+S\+T\+AT}{FSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+S\+T\+AT}

Flash Status Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaec76f970dad1a88f16fba2ebd320b4d2}\label{group___v_r_e_f___peripheral___access___layer_gaec76f970dad1a88f16fba2ebd320b4d2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!F\+T\+RL@{F\+T\+RL}}
\index{F\+T\+RL@{F\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{F\+T\+RL}{FTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+T\+RL}

Frame Truncation Length, offset\+: 0x1\+B0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf21ae8e3ccc958f313b49eb80dbfa9f6}\label{group___v_r_e_f___peripheral___access___layer_gaf21ae8e3ccc958f313b49eb80dbfa9f6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+A\+LR@{G\+A\+LR}}
\index{G\+A\+LR@{G\+A\+LR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+A\+LR}{GALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+A\+LR}

Descriptor Group Lower Address Register, offset\+: 0x124 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa6bdfb62c8d14eb874b1fe261ac65977}\label{group___v_r_e_f___peripheral___access___layer_gaa6bdfb62c8d14eb874b1fe261ac65977}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+A\+UR@{G\+A\+UR}}
\index{G\+A\+UR@{G\+A\+UR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+A\+UR}{GAUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+A\+UR}

Descriptor Group Upper Address Register, offset\+: 0x120 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabc885669f9579a0514a37a62fc070ec7}\label{group___v_r_e_f___peripheral___access___layer_gabc885669f9579a0514a37a62fc070ec7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+C\+HR@{G\+P\+C\+HR}}
\index{G\+P\+C\+HR@{G\+P\+C\+HR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+C\+HR}{GPCHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t G\+P\+C\+HR}

Global Pin Control High Register, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7ca65d71461aa5e76eb2266ab7ccd0cf}\label{group___v_r_e_f___peripheral___access___layer_ga7ca65d71461aa5e76eb2266ab7ccd0cf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+C\+LR@{G\+P\+C\+LR}}
\index{G\+P\+C\+LR@{G\+P\+C\+LR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+C\+LR}{GPCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t G\+P\+C\+LR}

Global Pin Control Low Register, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}\label{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+LY@{G\+P\+O\+LY}}
\index{G\+P\+O\+LY@{G\+P\+O\+LY}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+LY}{GPOLY}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+P\+O\+LY}

C\+RC Polynomial register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}\label{group___v_r_e_f___peripheral___access___layer_gaaefb2690f2047875284c294b569ade0e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+LY@{G\+P\+O\+LY}}
\index{G\+P\+O\+LY@{G\+P\+O\+LY}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+LY}{GPOLY}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+P\+O\+LY}

C\+RC Polynomial register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6c76cc07d1e906491ad98f8312da2cd8}\label{group___v_r_e_f___peripheral___access___layer_ga6c76cc07d1e906491ad98f8312da2cd8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT@{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT}}
\index{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT@{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT}{GPOLY\_ACCESS16BIT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct \{ ... \}   G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6c76cc07d1e906491ad98f8312da2cd8}\label{group___v_r_e_f___peripheral___access___layer_ga6c76cc07d1e906491ad98f8312da2cd8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT@{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT}}
\index{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT@{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT}{GPOLY\_ACCESS16BIT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct \{ ... \}   G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S16\+B\+IT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad8b4e98d6b12c933374813852e5fb135}\label{group___v_r_e_f___peripheral___access___layer_gad8b4e98d6b12c933374813852e5fb135}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT@{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}}
\index{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT@{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}{GPOLY\_ACCESS8BIT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct \{ ... \}   G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad8b4e98d6b12c933374813852e5fb135}\label{group___v_r_e_f___peripheral___access___layer_gad8b4e98d6b12c933374813852e5fb135}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT@{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}}
\index{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT@{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}{GPOLY\_ACCESS8BIT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct \{ ... \}   G\+P\+O\+L\+Y\+\_\+\+A\+C\+C\+E\+S\+S8\+B\+IT}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}\label{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+YH@{G\+P\+O\+L\+YH}}
\index{G\+P\+O\+L\+YH@{G\+P\+O\+L\+YH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+YH}{GPOLYH}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t G\+P\+O\+L\+YH}

C\+R\+C\+\_\+\+G\+P\+O\+L\+YH register., offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}\label{group___v_r_e_f___peripheral___access___layer_ga635b66f3e8a368aabdd651fe725bfa36}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+YH@{G\+P\+O\+L\+YH}}
\index{G\+P\+O\+L\+YH@{G\+P\+O\+L\+YH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+YH}{GPOLYH}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t G\+P\+O\+L\+YH}

C\+R\+C\+\_\+\+G\+P\+O\+L\+YH register., offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}\label{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+HL@{G\+P\+O\+L\+Y\+HL}}
\index{G\+P\+O\+L\+Y\+HL@{G\+P\+O\+L\+Y\+HL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+HL}{GPOLYHL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t G\+P\+O\+L\+Y\+HL}

C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+HL register., offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}\label{group___v_r_e_f___peripheral___access___layer_gaa29e5636bf295e2ca5dcbf6e93a41f0c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+HL@{G\+P\+O\+L\+Y\+HL}}
\index{G\+P\+O\+L\+Y\+HL@{G\+P\+O\+L\+Y\+HL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+HL}{GPOLYHL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t G\+P\+O\+L\+Y\+HL}

C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+HL register., offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}\label{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+HU@{G\+P\+O\+L\+Y\+HU}}
\index{G\+P\+O\+L\+Y\+HU@{G\+P\+O\+L\+Y\+HU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+HU}{GPOLYHU}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t G\+P\+O\+L\+Y\+HU}

C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+HU register., offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}\label{group___v_r_e_f___peripheral___access___layer_ga841ae4123bbe7480b32801f08c191d19}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+HU@{G\+P\+O\+L\+Y\+HU}}
\index{G\+P\+O\+L\+Y\+HU@{G\+P\+O\+L\+Y\+HU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+HU}{GPOLYHU}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t G\+P\+O\+L\+Y\+HU}

C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+HU register., offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}\label{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+YL@{G\+P\+O\+L\+YL}}
\index{G\+P\+O\+L\+YL@{G\+P\+O\+L\+YL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+YL}{GPOLYL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t G\+P\+O\+L\+YL}

C\+R\+C\+\_\+\+G\+P\+O\+L\+YL register., offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}\label{group___v_r_e_f___peripheral___access___layer_ga3db53ca358ccb8e3dfeb62c2f71a8448}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+YL@{G\+P\+O\+L\+YL}}
\index{G\+P\+O\+L\+YL@{G\+P\+O\+L\+YL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+YL}{GPOLYL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t G\+P\+O\+L\+YL}

C\+R\+C\+\_\+\+G\+P\+O\+L\+YL register., offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}\label{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+LL@{G\+P\+O\+L\+Y\+LL}}
\index{G\+P\+O\+L\+Y\+LL@{G\+P\+O\+L\+Y\+LL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+LL}{GPOLYLL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t G\+P\+O\+L\+Y\+LL}

C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+LL register., offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}\label{group___v_r_e_f___peripheral___access___layer_gab4c8b1ce10cf280d14eeadbf4d28faea}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+LL@{G\+P\+O\+L\+Y\+LL}}
\index{G\+P\+O\+L\+Y\+LL@{G\+P\+O\+L\+Y\+LL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+LL}{GPOLYLL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t G\+P\+O\+L\+Y\+LL}

C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+LL register., offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}\label{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+LU@{G\+P\+O\+L\+Y\+LU}}
\index{G\+P\+O\+L\+Y\+LU@{G\+P\+O\+L\+Y\+LU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+LU}{GPOLYLU}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t G\+P\+O\+L\+Y\+LU}

C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+LU register., offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}\label{group___v_r_e_f___peripheral___access___layer_gaa738174a3b5ce005524e42dd0670f72b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!G\+P\+O\+L\+Y\+LU@{G\+P\+O\+L\+Y\+LU}}
\index{G\+P\+O\+L\+Y\+LU@{G\+P\+O\+L\+Y\+LU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{G\+P\+O\+L\+Y\+LU}{GPOLYLU}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t G\+P\+O\+L\+Y\+LU}

C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+LU register., offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6fb8df4ccedb41b45d7103c792355b8b}\label{group___v_r_e_f___peripheral___access___layer_ga6fb8df4ccedb41b45d7103c792355b8b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!H\+O\+S\+T\+V\+ER@{H\+O\+S\+T\+V\+ER}}
\index{H\+O\+S\+T\+V\+ER@{H\+O\+S\+T\+V\+ER}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{H\+O\+S\+T\+V\+ER}{HOSTVER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t H\+O\+S\+T\+V\+ER}

Host Controller Version, offset\+: 0x\+FC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac2dd2bc08cfd3cd38caf70219e38cd8a}\label{group___v_r_e_f___peripheral___access___layer_gac2dd2bc08cfd3cd38caf70219e38cd8a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!H\+RS@{H\+RS}}
\index{H\+RS@{H\+RS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{H\+RS}{HRS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t H\+RS}

Hardware Request Status Register, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga73dfc37156a450d49ec75627cbdcd499}\label{group___v_r_e_f___peripheral___access___layer_ga73dfc37156a450d49ec75627cbdcd499}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!H\+T\+C\+A\+P\+B\+LT@{H\+T\+C\+A\+P\+B\+LT}}
\index{H\+T\+C\+A\+P\+B\+LT@{H\+T\+C\+A\+P\+B\+LT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{H\+T\+C\+A\+P\+B\+LT}{HTCAPBLT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t H\+T\+C\+A\+P\+B\+LT}

Host Controller Capabilities, offset\+: 0x40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1f0623f114c4654296929c9759760511}\label{group___v_r_e_f___peripheral___access___layer_ga1f0623f114c4654296929c9759760511}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+A\+LR@{I\+A\+LR}}
\index{I\+A\+LR@{I\+A\+LR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+A\+LR}{IALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+A\+LR}

Descriptor Individual Lower Address Register, offset\+: 0x11C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac3a57e20852b5364afdaedf394055711}\label{group___v_r_e_f___peripheral___access___layer_gac3a57e20852b5364afdaedf394055711}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+A\+UR@{I\+A\+UR}}
\index{I\+A\+UR@{I\+A\+UR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+A\+UR}{IAUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+A\+UR}

Descriptor Individual Upper Address Register, offset\+: 0x118 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}\label{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!ID@{ID}}
\index{ID@{ID}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ID}{ID}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ID}

Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset\+: 0x84, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}\label{group___v_r_e_f___peripheral___access___layer_ga88105bb6b46e81bf45146d2a365bc255}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!ID@{ID}}
\index{ID@{ID}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ID}{ID}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ID}

Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset\+: 0x84, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa175a27eddae37d758847685effe7ab0}\label{group___v_r_e_f___peripheral___access___layer_gaa175a27eddae37d758847685effe7ab0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+D\+C\+O\+MP@{I\+D\+C\+O\+MP}}
\index{I\+D\+C\+O\+MP@{I\+D\+C\+O\+MP}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+D\+C\+O\+MP}{IDCOMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t I\+D\+C\+O\+MP}

Peripheral ID Complement register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga84172a8f32e3e8ab454c186f973d63be}\label{group___v_r_e_f___peripheral___access___layer_ga84172a8f32e3e8ab454c186f973d63be}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+D\+LY@{I\+D\+LY}}
\index{I\+D\+LY@{I\+D\+LY}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+D\+LY}{IDLY}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+D\+LY}

Interrupt Delay register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae76758451e5a49d5a7ecc5107aa6aaec}\label{group___v_r_e_f___peripheral___access___layer_gae76758451e5a49d5a7ecc5107aa6aaec}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E7816@{I\+E7816}}
\index{I\+E7816@{I\+E7816}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E7816}{IE7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t I\+E7816}

U\+A\+RT 7816 Interrupt Enable Register, offset\+: 0x19 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71ae8081654678261e58e6bf065d7b05}\label{group___v_r_e_f___peripheral___access___layer_ga71ae8081654678261e58e6bf065d7b05}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+R\+\_\+\+A\+L\+I\+GN@{I\+E\+E\+E\+\_\+\+R\+\_\+\+A\+L\+I\+GN}}
\index{I\+E\+E\+E\+\_\+\+R\+\_\+\+A\+L\+I\+GN@{I\+E\+E\+E\+\_\+\+R\+\_\+\+A\+L\+I\+GN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+R\+\_\+\+A\+L\+I\+GN}{IEEE\_R\_ALIGN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+R\+\_\+\+A\+L\+I\+GN}

Frames Received with Alignment Error Statistic Register, offset\+: 0x2\+D4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadbe0a01a11c33ff52bb25b0a0a90b935}\label{group___v_r_e_f___peripheral___access___layer_gadbe0a01a11c33ff52bb25b0a0a90b935}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+R\+\_\+\+C\+RC@{I\+E\+E\+E\+\_\+\+R\+\_\+\+C\+RC}}
\index{I\+E\+E\+E\+\_\+\+R\+\_\+\+C\+RC@{I\+E\+E\+E\+\_\+\+R\+\_\+\+C\+RC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+R\+\_\+\+C\+RC}{IEEE\_R\_CRC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+R\+\_\+\+C\+RC}

Frames Received with C\+RC Error Statistic Register, offset\+: 0x2\+D0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabd7570267e8053469bc67fb7d88b7273}\label{group___v_r_e_f___peripheral___access___layer_gabd7570267e8053469bc67fb7d88b7273}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+R\+\_\+\+D\+R\+OP@{I\+E\+E\+E\+\_\+\+R\+\_\+\+D\+R\+OP}}
\index{I\+E\+E\+E\+\_\+\+R\+\_\+\+D\+R\+OP@{I\+E\+E\+E\+\_\+\+R\+\_\+\+D\+R\+OP}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+R\+\_\+\+D\+R\+OP}{IEEE\_R\_DROP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+R\+\_\+\+D\+R\+OP}

Frames not Counted Correctly Statistic Register, offset\+: 0x2\+C8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf5a432f715ccd177fe4ee898b429153b}\label{group___v_r_e_f___peripheral___access___layer_gaf5a432f715ccd177fe4ee898b429153b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+D\+X\+FC@{I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+D\+X\+FC}}
\index{I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+D\+X\+FC@{I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+D\+X\+FC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+D\+X\+FC}{IEEE\_R\_FDXFC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+D\+X\+FC}

Flow Control Pause Frames Received Statistic Register, offset\+: 0x2\+DC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabc5c979ecc331b9ffceb8994a8d5779e}\label{group___v_r_e_f___peripheral___access___layer_gabc5c979ecc331b9ffceb8994a8d5779e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK@{I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK}}
\index{I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK@{I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK}{IEEE\_R\_FRAME\_OK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+R\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK}

Frames Received OK Statistic Register, offset\+: 0x2\+CC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga688d2eaab3727da02627623b2e391188}\label{group___v_r_e_f___peripheral___access___layer_ga688d2eaab3727da02627623b2e391188}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+R\+\_\+\+M\+A\+C\+E\+RR@{I\+E\+E\+E\+\_\+\+R\+\_\+\+M\+A\+C\+E\+RR}}
\index{I\+E\+E\+E\+\_\+\+R\+\_\+\+M\+A\+C\+E\+RR@{I\+E\+E\+E\+\_\+\+R\+\_\+\+M\+A\+C\+E\+RR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+R\+\_\+\+M\+A\+C\+E\+RR}{IEEE\_R\_MACERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+R\+\_\+\+M\+A\+C\+E\+RR}

Receive F\+I\+FO Overflow Count Statistic Register, offset\+: 0x2\+D8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2bcf57cf8ad339722cc9766b66262e98}\label{group___v_r_e_f___peripheral___access___layer_ga2bcf57cf8ad339722cc9766b66262e98}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+R\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK@{I\+E\+E\+E\+\_\+\+R\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK}}
\index{I\+E\+E\+E\+\_\+\+R\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK@{I\+E\+E\+E\+\_\+\+R\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+R\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK}{IEEE\_R\_OCTETS\_OK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+R\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK}

Octet Count for Frames Received without Error Statistic Register, offset\+: 0x2\+E0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga07b7009646b0f9892f126314f4ba028b}\label{group___v_r_e_f___peripheral___access___layer_ga07b7009646b0f9892f126314f4ba028b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+T\+\_\+1\+C\+OL@{I\+E\+E\+E\+\_\+\+T\+\_\+1\+C\+OL}}
\index{I\+E\+E\+E\+\_\+\+T\+\_\+1\+C\+OL@{I\+E\+E\+E\+\_\+\+T\+\_\+1\+C\+OL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+T\+\_\+1\+C\+OL}{IEEE\_T\_1COL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+T\+\_\+1\+C\+OL}

Frames Transmitted with Single Collision Statistic Register, offset\+: 0x250 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf1c5422fe921b0b0198a1d28c5de8dda}\label{group___v_r_e_f___peripheral___access___layer_gaf1c5422fe921b0b0198a1d28c5de8dda}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+T\+\_\+\+C\+S\+E\+RR@{I\+E\+E\+E\+\_\+\+T\+\_\+\+C\+S\+E\+RR}}
\index{I\+E\+E\+E\+\_\+\+T\+\_\+\+C\+S\+E\+RR@{I\+E\+E\+E\+\_\+\+T\+\_\+\+C\+S\+E\+RR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+T\+\_\+\+C\+S\+E\+RR}{IEEE\_T\_CSERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+T\+\_\+\+C\+S\+E\+RR}

Frames Transmitted with Carrier Sense Error Statistic Register, offset\+: 0x268 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga650526b1a0351d7f5d2c42fe946fd3f2}\label{group___v_r_e_f___peripheral___access___layer_ga650526b1a0351d7f5d2c42fe946fd3f2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+T\+\_\+\+D\+EF@{I\+E\+E\+E\+\_\+\+T\+\_\+\+D\+EF}}
\index{I\+E\+E\+E\+\_\+\+T\+\_\+\+D\+EF@{I\+E\+E\+E\+\_\+\+T\+\_\+\+D\+EF}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+T\+\_\+\+D\+EF}{IEEE\_T\_DEF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+T\+\_\+\+D\+EF}

Frames Transmitted after Deferral Delay Statistic Register, offset\+: 0x258 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71897a36736e41a93fb634711097978e}\label{group___v_r_e_f___peripheral___access___layer_ga71897a36736e41a93fb634711097978e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+T\+\_\+\+E\+X\+C\+OL@{I\+E\+E\+E\+\_\+\+T\+\_\+\+E\+X\+C\+OL}}
\index{I\+E\+E\+E\+\_\+\+T\+\_\+\+E\+X\+C\+OL@{I\+E\+E\+E\+\_\+\+T\+\_\+\+E\+X\+C\+OL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+T\+\_\+\+E\+X\+C\+OL}{IEEE\_T\_EXCOL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+T\+\_\+\+E\+X\+C\+OL}

Frames Transmitted with Excessive Collisions Statistic Register, offset\+: 0x260 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga98b119533baaba320cd092c35a3c80d5}\label{group___v_r_e_f___peripheral___access___layer_ga98b119533baaba320cd092c35a3c80d5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+D\+X\+FC@{I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+D\+X\+FC}}
\index{I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+D\+X\+FC@{I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+D\+X\+FC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+D\+X\+FC}{IEEE\_T\_FDXFC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+D\+X\+FC}

Flow Control Pause Frames Transmitted Statistic Register, offset\+: 0x270 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga42bb724ae44d259b06839016ef3db803}\label{group___v_r_e_f___peripheral___access___layer_ga42bb724ae44d259b06839016ef3db803}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK@{I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK}}
\index{I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK@{I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK}{IEEE\_T\_FRAME\_OK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+T\+\_\+\+F\+R\+A\+M\+E\+\_\+\+OK}

Frames Transmitted OK Statistic Register, offset\+: 0x24C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac32365ce3b782aa9ebb4f9de2fa28ffd}\label{group___v_r_e_f___peripheral___access___layer_gac32365ce3b782aa9ebb4f9de2fa28ffd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+T\+\_\+\+L\+C\+OL@{I\+E\+E\+E\+\_\+\+T\+\_\+\+L\+C\+OL}}
\index{I\+E\+E\+E\+\_\+\+T\+\_\+\+L\+C\+OL@{I\+E\+E\+E\+\_\+\+T\+\_\+\+L\+C\+OL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+T\+\_\+\+L\+C\+OL}{IEEE\_T\_LCOL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+T\+\_\+\+L\+C\+OL}

Frames Transmitted with Late Collision Statistic Register, offset\+: 0x25C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae15aca0c18a3014721e0e8a77fd3a70b}\label{group___v_r_e_f___peripheral___access___layer_gae15aca0c18a3014721e0e8a77fd3a70b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+A\+C\+E\+RR@{I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+A\+C\+E\+RR}}
\index{I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+A\+C\+E\+RR@{I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+A\+C\+E\+RR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+A\+C\+E\+RR}{IEEE\_T\_MACERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+A\+C\+E\+RR}

Frames Transmitted with Tx F\+I\+FO Underrun Statistic Register, offset\+: 0x264 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5a6436fcacd4c51bc96d717b7dd6cdd7}\label{group___v_r_e_f___peripheral___access___layer_ga5a6436fcacd4c51bc96d717b7dd6cdd7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+C\+OL@{I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+C\+OL}}
\index{I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+C\+OL@{I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+C\+OL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+C\+OL}{IEEE\_T\_MCOL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+T\+\_\+\+M\+C\+OL}

Frames Transmitted with Multiple Collisions Statistic Register, offset\+: 0x254 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaed75ad63ba078d681a7c0af134a55e36}\label{group___v_r_e_f___peripheral___access___layer_gaed75ad63ba078d681a7c0af134a55e36}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+E\+E\+E\+\_\+\+T\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK@{I\+E\+E\+E\+\_\+\+T\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK}}
\index{I\+E\+E\+E\+\_\+\+T\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK@{I\+E\+E\+E\+\_\+\+T\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+E\+E\+E\+\_\+\+T\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK}{IEEE\_T\_OCTETS\_OK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+E\+E\+E\+\_\+\+T\+\_\+\+O\+C\+T\+E\+T\+S\+\_\+\+OK}

Octet Count for Frames Transmitted w/o Error Statistic Register, offset\+: 0x274 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6566f8cfbd1d8aa7e8db046aa35e77db}\label{group___v_r_e_f___peripheral___access___layer_ga6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+ER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+ER}

R\+TC Interrupt Enable Register, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa45c5366e27007e4ceedba56462d190c}\label{group___v_r_e_f___peripheral___access___layer_gaa45c5366e27007e4ceedba56462d190c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+F\+L\+A\+G1@{I\+F\+L\+A\+G1}}
\index{I\+F\+L\+A\+G1@{I\+F\+L\+A\+G1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+F\+L\+A\+G1}{IFLAG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+F\+L\+A\+G1}

Interrupt Flags 1 register, offset\+: 0x30 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0071f98a0dbef8205320a7b4b1dd9031}\label{group___v_r_e_f___peripheral___access___layer_ga0071f98a0dbef8205320a7b4b1dd9031}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+M\+A\+S\+K1@{I\+M\+A\+S\+K1}}
\index{I\+M\+A\+S\+K1@{I\+M\+A\+S\+K1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+M\+A\+S\+K1}{IMASK1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+M\+A\+S\+K1}

Interrupt Masks 1 register, offset\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}\label{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+NT@{I\+NT}}
\index{I\+NT@{I\+NT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+NT}{INT}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+NT}

Interrupt Request Register, offset\+: 0x24 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}\label{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+NT@{I\+NT}}
\index{I\+NT@{I\+NT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+NT}{INT}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+NT}

D\+AC Interval n register, array offset\+: 0x154, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}\label{group___v_r_e_f___peripheral___access___layer_gafab15a0b540bc4e09cc8b0dcabe8791f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+NT@{I\+NT}}
\index{I\+NT@{I\+NT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+NT}{INT}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+NT}

D\+AC Interval n register, array offset\+: 0x154, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}\label{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+N\+TC@{I\+N\+TC}}
\index{I\+N\+TC@{I\+N\+TC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+N\+TC}{INTC}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+N\+TC}

D\+AC Interval Trigger n Control register, array offset\+: 0x150, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}\label{group___v_r_e_f___peripheral___access___layer_ga1d2660ebf6d20840dfeb986ccf7af4f3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+N\+TC@{I\+N\+TC}}
\index{I\+N\+TC@{I\+N\+TC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+N\+TC}{INTC}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+N\+TC}

D\+AC Interval Trigger n Control register, array offset\+: 0x150, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2c270099e9174761280fdd00e12f9487}\label{group___v_r_e_f___peripheral___access___layer_ga2c270099e9174761280fdd00e12f9487}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+N\+T\+EN@{I\+N\+T\+EN}}
\index{I\+N\+T\+EN@{I\+N\+T\+EN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+N\+T\+EN}{INTEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t I\+N\+T\+EN}

Interrupt Enable register, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9602fe994bffb88ab285bdd81caadca3}\label{group___v_r_e_f___peripheral___access___layer_ga9602fe994bffb88ab285bdd81caadca3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+N\+V\+C\+T\+RL@{I\+N\+V\+C\+T\+RL}}
\index{I\+N\+V\+C\+T\+RL@{I\+N\+V\+C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+N\+V\+C\+T\+RL}{INVCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+N\+V\+C\+T\+RL}

F\+TM Inverting Control, offset\+: 0x90 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa413417ccc390c4bb044c5d58a120d2f}\label{group___v_r_e_f___peripheral___access___layer_gaa413417ccc390c4bb044c5d58a120d2f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!IR@{IR}}
\index{IR@{IR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{IR}{IR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t IR}

U\+A\+RT Infrared Register, offset\+: 0xE \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7c4a15d213d6f5016a29746a3a660485}\label{group___v_r_e_f___peripheral___access___layer_ga7c4a15d213d6f5016a29746a3a660485}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+R\+Q\+S\+I\+G\+EN@{I\+R\+Q\+S\+I\+G\+EN}}
\index{I\+R\+Q\+S\+I\+G\+EN@{I\+R\+Q\+S\+I\+G\+EN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+R\+Q\+S\+I\+G\+EN}{IRQSIGEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+R\+Q\+S\+I\+G\+EN}

Interrupt Signal Enable register, offset\+: 0x38 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab2a2eb6abddb0830e64595289d121ebf}\label{group___v_r_e_f___peripheral___access___layer_gab2a2eb6abddb0830e64595289d121ebf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+R\+Q\+S\+T\+AT@{I\+R\+Q\+S\+T\+AT}}
\index{I\+R\+Q\+S\+T\+AT@{I\+R\+Q\+S\+T\+AT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+R\+Q\+S\+T\+AT}{IRQSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+R\+Q\+S\+T\+AT}

Interrupt Status register, offset\+: 0x30 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6fe708359ce072299bd38cee3be1c913}\label{group___v_r_e_f___peripheral___access___layer_ga6fe708359ce072299bd38cee3be1c913}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+R\+Q\+S\+T\+A\+T\+EN@{I\+R\+Q\+S\+T\+A\+T\+EN}}
\index{I\+R\+Q\+S\+T\+A\+T\+EN@{I\+R\+Q\+S\+T\+A\+T\+EN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+R\+Q\+S\+T\+A\+T\+EN}{IRQSTATEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+R\+Q\+S\+T\+A\+T\+EN}

Interrupt Status Enable register, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga53d4127ba86dcb65e9c60a5900fb5376}\label{group___v_r_e_f___peripheral___access___layer_ga53d4127ba86dcb65e9c60a5900fb5376}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+S7816@{I\+S7816}}
\index{I\+S7816@{I\+S7816}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+S7816}{IS7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t I\+S7816}

U\+A\+RT 7816 Interrupt Status Register, offset\+: 0x1A \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0e8f6d2b4768813502c16962a6c75e44}\label{group___v_r_e_f___peripheral___access___layer_ga0e8f6d2b4768813502c16962a6c75e44}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+S\+CR@{I\+S\+CR}}
\index{I\+S\+CR@{I\+S\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+S\+CR}{ISCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+S\+CR}

Interrupt Status Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga810f6911c38333115775f924be784050}\label{group___v_r_e_f___peripheral___access___layer_ga810f6911c38333115775f924be784050}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+S\+FR@{I\+S\+FR}}
\index{I\+S\+FR@{I\+S\+FR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+S\+FR}{ISFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+S\+FR}

Interrupt Status Flag Register, offset\+: 0x\+A0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab7cffdbb22df189f2a80d3b52a61a68b}\label{group___v_r_e_f___peripheral___access___layer_gab7cffdbb22df189f2a80d3b52a61a68b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!I\+S\+T\+AT@{I\+S\+T\+AT}}
\index{I\+S\+T\+AT@{I\+S\+T\+AT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{I\+S\+T\+AT}{ISTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t I\+S\+T\+AT}

Interrupt Status register, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga893c71c21b4b55e6a7c84accb517e149}\label{group___v_r_e_f___peripheral___access___layer_ga893c71c21b4b55e6a7c84accb517e149}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!L\+D\+R\+\_\+\+CA@{L\+D\+R\+\_\+\+CA}}
\index{L\+D\+R\+\_\+\+CA@{L\+D\+R\+\_\+\+CA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{L\+D\+R\+\_\+\+CA}{LDR\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t L\+D\+R\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Load Register command..General Purpose Register 8 -\/ Load Register command, array offset\+: 0x848, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacea2f4c55625e6357485c7b17095084b}\label{group___v_r_e_f___peripheral___access___layer_gacea2f4c55625e6357485c7b17095084b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!L\+D\+R\+\_\+\+C\+AA@{L\+D\+R\+\_\+\+C\+AA}}
\index{L\+D\+R\+\_\+\+C\+AA@{L\+D\+R\+\_\+\+C\+AA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{L\+D\+R\+\_\+\+C\+AA}{LDR\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t L\+D\+R\+\_\+\+C\+AA}

Accumulator register -\/ Load Register command, offset\+: 0x844 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga52fad60ce449396fd0dda3f7865dd542}\label{group___v_r_e_f___peripheral___access___layer_ga52fad60ce449396fd0dda3f7865dd542}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!L\+D\+R\+\_\+\+C\+A\+SR@{L\+D\+R\+\_\+\+C\+A\+SR}}
\index{L\+D\+R\+\_\+\+C\+A\+SR@{L\+D\+R\+\_\+\+C\+A\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{L\+D\+R\+\_\+\+C\+A\+SR}{LDR\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t L\+D\+R\+\_\+\+C\+A\+SR}

Status register -\/ Load Register command, offset\+: 0x840 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}\label{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!L\+D\+V\+AL@{L\+D\+V\+AL}}
\index{L\+D\+V\+AL@{L\+D\+V\+AL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{L\+D\+V\+AL}{LDVAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+D\+V\+AL}

Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}\label{group___v_r_e_f___peripheral___access___layer_ga7066d020800ce5572217b4dd7be33245}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!L\+D\+V\+AL@{L\+D\+V\+AL}}
\index{L\+D\+V\+AL@{L\+D\+V\+AL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{L\+D\+V\+AL}{LDVAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+D\+V\+AL}

Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7006c26539198fbc8729e0386bffdd40}\label{group___v_r_e_f___peripheral___access___layer_ga7006c26539198fbc8729e0386bffdd40}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!LR@{LR}}
\index{LR@{LR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{LR}{LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LR}

R\+TC Lock Register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga183606de7c919c44520d5625860eaebd}\label{group___v_r_e_f___peripheral___access___layer_ga183606de7c919c44520d5625860eaebd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!L\+V\+D\+S\+C1@{L\+V\+D\+S\+C1}}
\index{L\+V\+D\+S\+C1@{L\+V\+D\+S\+C1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{L\+V\+D\+S\+C1}{LVDSC1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t L\+V\+D\+S\+C1}

Low Voltage Detect Status And Control 1 register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga22e5df8ec02f6f9fb1aae7aab10f7ac6}\label{group___v_r_e_f___peripheral___access___layer_ga22e5df8ec02f6f9fb1aae7aab10f7ac6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!L\+V\+D\+S\+C2@{L\+V\+D\+S\+C2}}
\index{L\+V\+D\+S\+C2@{L\+V\+D\+S\+C2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{L\+V\+D\+S\+C2}{LVDSC2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t L\+V\+D\+S\+C2}

Low Voltage Detect Status And Control 2 register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga87caead6e07d105afdea1716b3f1f152}\label{group___v_r_e_f___peripheral___access___layer_ga87caead6e07d105afdea1716b3f1f152}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+A1@{M\+A1}}
\index{M\+A1@{M\+A1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+A1}{MA1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t M\+A1}

U\+A\+RT Match Address Registers 1, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga09350a7ee6276cea8738dc77ad2049e3}\label{group___v_r_e_f___peripheral___access___layer_ga09350a7ee6276cea8738dc77ad2049e3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+A2@{M\+A2}}
\index{M\+A2@{M\+A2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+A2}{MA2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t M\+A2}

U\+A\+RT Match Address Registers 2, offset\+: 0x9 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf9e0c314b6fd1e78c8d6708776c8a9f8}\label{group___v_r_e_f___peripheral___access___layer_gaf9e0c314b6fd1e78c8d6708776c8a9f8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!MB@{MB}}
\index{MB@{MB}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{MB}{MB}}
{\footnotesize\ttfamily struct \{ ... \}   MB\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}\label{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+CR}{MCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+CR}

Module Configuration Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}\label{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+CR}{MCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+CR}

S\+AI M\+C\+LK Control Register, offset\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}\label{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+CR}{MCR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+CR}

P\+IT Module Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}\label{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+CR}{MCR}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+CR}

Module Configuration Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae43f5aa9a8b7b52312047fe51eb0a8c2}\label{group___v_r_e_f___peripheral___access___layer_gae43f5aa9a8b7b52312047fe51eb0a8c2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+DR@{M\+DR}}
\index{M\+DR@{M\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+DR}{MDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+DR}

S\+AI M\+C\+LK Divide Register, offset\+: 0x104 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaafdc4eddd9d9e84f3175cf74e29f1b0}\label{group___v_r_e_f___peripheral___access___layer_gaaafdc4eddd9d9e84f3175cf74e29f1b0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!ME@{ME}}
\index{ME@{ME}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ME}{ME}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ME}

L\+L\+WU Module Enable register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga986be295f88a5b585ac89b5ae6a75f57}\label{group___v_r_e_f___peripheral___access___layer_ga986be295f88a5b585ac89b5ae6a75f57}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!MG@{MG}}
\index{MG@{MG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{MG}{MG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MG}

A\+DC Minus-\/\+Side Gain Register, offset\+: 0x30 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga95040200b47ad000d4d10a0a3cc26328}\label{group___v_r_e_f___peripheral___access___layer_ga95040200b47ad000d4d10a0a3cc26328}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+G\+P\+C\+R0@{M\+G\+P\+C\+R0}}
\index{M\+G\+P\+C\+R0@{M\+G\+P\+C\+R0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+G\+P\+C\+R0}{MGPCR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+G\+P\+C\+R0}

Master General Purpose Control Register, offset\+: 0x800 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27bab6401c5712f0f544475a30c7f228}\label{group___v_r_e_f___peripheral___access___layer_ga27bab6401c5712f0f544475a30c7f228}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+G\+P\+C\+R1@{M\+G\+P\+C\+R1}}
\index{M\+G\+P\+C\+R1@{M\+G\+P\+C\+R1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+G\+P\+C\+R1}{MGPCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+G\+P\+C\+R1}

Master General Purpose Control Register, offset\+: 0x900 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7565ef72e26c5097db4bea3ec5fa9e14}\label{group___v_r_e_f___peripheral___access___layer_ga7565ef72e26c5097db4bea3ec5fa9e14}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+G\+P\+C\+R2@{M\+G\+P\+C\+R2}}
\index{M\+G\+P\+C\+R2@{M\+G\+P\+C\+R2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+G\+P\+C\+R2}{MGPCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+G\+P\+C\+R2}

Master General Purpose Control Register, offset\+: 0x\+A00 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf1901496c3e52eee108a21efaa7a4e17}\label{group___v_r_e_f___peripheral___access___layer_gaf1901496c3e52eee108a21efaa7a4e17}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+G\+P\+C\+R3@{M\+G\+P\+C\+R3}}
\index{M\+G\+P\+C\+R3@{M\+G\+P\+C\+R3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+G\+P\+C\+R3}{MGPCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+G\+P\+C\+R3}

Master General Purpose Control Register, offset\+: 0x\+B00 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga30337708f5ac98f037caf0dbc449801b}\label{group___v_r_e_f___peripheral___access___layer_ga30337708f5ac98f037caf0dbc449801b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+G\+P\+C\+R4@{M\+G\+P\+C\+R4}}
\index{M\+G\+P\+C\+R4@{M\+G\+P\+C\+R4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+G\+P\+C\+R4}{MGPCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+G\+P\+C\+R4}

Master General Purpose Control Register, offset\+: 0x\+C00 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gade0f01dbebdaf29c21c507b7acf1ae33}\label{group___v_r_e_f___peripheral___access___layer_gade0f01dbebdaf29c21c507b7acf1ae33}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+G\+P\+C\+R5@{M\+G\+P\+C\+R5}}
\index{M\+G\+P\+C\+R5@{M\+G\+P\+C\+R5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+G\+P\+C\+R5}{MGPCR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+G\+P\+C\+R5}

Master General Purpose Control Register, offset\+: 0x\+D00 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3b46ac79c15a26f46a1f80c2e8eac38a}\label{group___v_r_e_f___peripheral___access___layer_ga3b46ac79c15a26f46a1f80c2e8eac38a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+I\+BC@{M\+I\+BC}}
\index{M\+I\+BC@{M\+I\+BC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+I\+BC}{MIBC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+I\+BC}

M\+IB Control Register, offset\+: 0x64 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf8e7ecba38e254125b45008783ff62c3}\label{group___v_r_e_f___peripheral___access___layer_gaf8e7ecba38e254125b45008783ff62c3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+M\+C\+B\+O\+OT@{M\+M\+C\+B\+O\+OT}}
\index{M\+M\+C\+B\+O\+OT@{M\+M\+C\+B\+O\+OT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+M\+C\+B\+O\+OT}{MMCBOOT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+M\+C\+B\+O\+OT}

M\+MC Boot register, offset\+: 0x\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5732262f75ac691f797822c003bc284f}\label{group___v_r_e_f___peripheral___access___layer_ga5732262f75ac691f797822c003bc284f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+M\+FR@{M\+M\+FR}}
\index{M\+M\+FR@{M\+M\+FR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+M\+FR}{MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+M\+FR}

M\+II Management Frame Register, offset\+: 0x40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}\label{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+OD@{M\+OD}}
\index{M\+OD@{M\+OD}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+OD}{MOD}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+OD}

Modulo, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}\label{group___v_r_e_f___peripheral___access___layer_gaa35a6713b1e2aafa0749f986730795cb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+OD@{M\+OD}}
\index{M\+OD@{M\+OD}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+OD}{MOD}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+OD}

Modulus register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga85444f56cd69d2ea9b5f4bfd5a65bd51}\label{group___v_r_e_f___peripheral___access___layer_ga85444f56cd69d2ea9b5f4bfd5a65bd51}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+O\+DE@{M\+O\+DE}}
\index{M\+O\+DE@{M\+O\+DE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+O\+DE}{MODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+O\+DE}

Features Mode Selection, offset\+: 0x54 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa62c7c6909f49371ea23e96495683177}\label{group___v_r_e_f___peripheral___access___layer_gaa62c7c6909f49371ea23e96495683177}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+O\+D\+EM@{M\+O\+D\+EM}}
\index{M\+O\+D\+EM@{M\+O\+D\+EM}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+O\+D\+EM}{MODEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t M\+O\+D\+EM}

U\+A\+RT Modem Register, offset\+: 0xD \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga896a4a1f7862550beba46cd8e2e2317b}\label{group___v_r_e_f___peripheral___access___layer_ga896a4a1f7862550beba46cd8e2e2317b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+P\+RA@{M\+P\+RA}}
\index{M\+P\+RA@{M\+P\+RA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+P\+RA}{MPRA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+P\+RA}

Master Privilege Register A, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaab9056b0fa2520560ed862f6bbde62d5}\label{group___v_r_e_f___peripheral___access___layer_gaab9056b0fa2520560ed862f6bbde62d5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!MR@{MR}}
\index{MR@{MR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{MR}{MR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t MR}

Mode Register, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafd532fd00205c7220b5297911dec03b6}\label{group___v_r_e_f___peripheral___access___layer_gafd532fd00205c7220b5297911dec03b6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+R\+BR@{M\+R\+BR}}
\index{M\+R\+BR@{M\+R\+BR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+R\+BR}{MRBR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+R\+BR}

Maximum Receive Buffer Size Register, offset\+: 0x188 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga63059b18d3d1ea9d10b88744c30e6f20}\label{group___v_r_e_f___peripheral___access___layer_ga63059b18d3d1ea9d10b88744c30e6f20}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+SC@{M\+SC}}
\index{M\+SC@{M\+SC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+SC}{MSC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t M\+SC}

C\+MT Modulator Status and Control Register, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaea79ef1ea1be4f26ae5bb69f275809fe}\label{group___v_r_e_f___peripheral___access___layer_gaea79ef1ea1be4f26ae5bb69f275809fe}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+S\+CR@{M\+S\+CR}}
\index{M\+S\+CR@{M\+S\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+S\+CR}{MSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+S\+CR}

M\+II Speed Control Register, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaa661e87917570b0139052849a7a1dae}\label{group___v_r_e_f___peripheral___access___layer_gaaa661e87917570b0139052849a7a1dae}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!M\+U\+X\+CR@{M\+U\+X\+CR}}
\index{M\+U\+X\+CR@{M\+U\+X\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{M\+U\+X\+CR}{MUXCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t M\+U\+X\+CR}

M\+UX Control Register, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}\label{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}}
\index{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}{NBYTES\_MLNO}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}

T\+CD Minor Byte Count (Minor Loop Disabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}\label{group___v_r_e_f___peripheral___access___layer_ga8f4cffafefaf231b801283ca5d654125}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}}
\index{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}{NBYTES\_MLNO}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO}

T\+CD Minor Byte Count (Minor Loop Disabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}\label{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}}
\index{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}{NBYTES\_MLOFFNO}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}

T\+CD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}\label{group___v_r_e_f___peripheral___access___layer_ga4ca15ca859d32b7405fec0e035863764}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}}
\index{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}{NBYTES\_MLOFFNO}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO}

T\+CD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}\label{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}}
\index{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}{NBYTES\_MLOFFYES}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}

T\+CD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}\label{group___v_r_e_f___peripheral___access___layer_gaff877f0653947773777885cf96ca8098}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}}
\index{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES@{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}{NBYTES\_MLOFFYES}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES}

T\+CD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset\+: 0x1008, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga25809d192dc2d1e4b676d5b6c935973f}\label{group___v_r_e_f___peripheral___access___layer_ga25809d192dc2d1e4b676d5b6c935973f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!O\+B\+S\+E\+R\+VE@{O\+B\+S\+E\+R\+VE}}
\index{O\+B\+S\+E\+R\+VE@{O\+B\+S\+E\+R\+VE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{O\+B\+S\+E\+R\+VE}{OBSERVE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t O\+B\+S\+E\+R\+VE}

U\+SB O\+TG Observe register, offset\+: 0x104 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga84eb9eb3539cff16c79647ab05ac460a}\label{group___v_r_e_f___peripheral___access___layer_ga84eb9eb3539cff16c79647ab05ac460a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!OC@{OC}}
\index{OC@{OC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{OC}{OC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t OC}

C\+MT Output Control Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c229965c5de3a76f0f694f7f008bd27}\label{group___v_r_e_f___peripheral___access___layer_ga9c229965c5de3a76f0f694f7f008bd27}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!O\+FS@{O\+FS}}
\index{O\+FS@{O\+FS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{O\+FS}{OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+FS}

A\+DC Offset Correction Register, offset\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab12bbb11036d78ad8b1c3dedcf98e5e5}\label{group___v_r_e_f___peripheral___access___layer_gab12bbb11036d78ad8b1c3dedcf98e5e5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!O\+PD@{O\+PD}}
\index{O\+PD@{O\+PD}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{O\+PD}{OPD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+PD}

Opcode/\+Pause Duration Register, offset\+: 0x\+EC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga14a5329da9f87f50c64cc56e21bdd562}\label{group___v_r_e_f___peripheral___access___layer_ga14a5329da9f87f50c64cc56e21bdd562}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!OR@{OR}}
\index{OR@{OR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t OR}

R\+N\+GA Output Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4553c1b11f27973e373f3d7e0b5b4e56}\label{group___v_r_e_f___peripheral___access___layer_ga4553c1b11f27973e373f3d7e0b5b4e56}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!O\+T\+G\+C\+TL@{O\+T\+G\+C\+TL}}
\index{O\+T\+G\+C\+TL@{O\+T\+G\+C\+TL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{O\+T\+G\+C\+TL}{OTGCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t O\+T\+G\+C\+TL}

O\+TG Control register, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9163191d69b422a5a3e93580acff9900}\label{group___v_r_e_f___peripheral___access___layer_ga9163191d69b422a5a3e93580acff9900}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!O\+T\+G\+I\+CR@{O\+T\+G\+I\+CR}}
\index{O\+T\+G\+I\+CR@{O\+T\+G\+I\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{O\+T\+G\+I\+CR}{OTGICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t O\+T\+G\+I\+CR}

O\+TG Interrupt Control register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d1d7ec675ab125cf2ab80856b331ace}\label{group___v_r_e_f___peripheral___access___layer_ga6d1d7ec675ab125cf2ab80856b331ace}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!O\+T\+G\+I\+S\+T\+AT@{O\+T\+G\+I\+S\+T\+AT}}
\index{O\+T\+G\+I\+S\+T\+AT@{O\+T\+G\+I\+S\+T\+AT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{O\+T\+G\+I\+S\+T\+AT}{OTGISTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t O\+T\+G\+I\+S\+T\+AT}

O\+TG Interrupt Status register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa9a15a9e6a2d8a83f9c29421d339f23e}\label{group___v_r_e_f___peripheral___access___layer_gaa9a15a9e6a2d8a83f9c29421d339f23e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!O\+T\+G\+S\+T\+AT@{O\+T\+G\+S\+T\+AT}}
\index{O\+T\+G\+S\+T\+AT@{O\+T\+G\+S\+T\+AT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{O\+T\+G\+S\+T\+AT}{OTGSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t O\+T\+G\+S\+T\+AT}

O\+TG Status register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga222fc778fbb047aedf124d5d58138b0f}\label{group___v_r_e_f___peripheral___access___layer_ga222fc778fbb047aedf124d5d58138b0f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!O\+U\+T\+I\+N\+IT@{O\+U\+T\+I\+N\+IT}}
\index{O\+U\+T\+I\+N\+IT@{O\+U\+T\+I\+N\+IT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{O\+U\+T\+I\+N\+IT}{OUTINIT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+U\+T\+I\+N\+IT}

Initial State For Channels Output, offset\+: 0x5C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaeb5c512e19542b384fd232b05d18ba64}\label{group___v_r_e_f___peripheral___access___layer_gaeb5c512e19542b384fd232b05d18ba64}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!O\+U\+T\+M\+A\+SK@{O\+U\+T\+M\+A\+SK}}
\index{O\+U\+T\+M\+A\+SK@{O\+U\+T\+M\+A\+SK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{O\+U\+T\+M\+A\+SK}{OUTMASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+U\+T\+M\+A\+SK}

Output Mask, offset\+: 0x60 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae1b74145d956e4f06a59881f23aaa7a3}\label{group___v_r_e_f___peripheral___access___layer_gae1b74145d956e4f06a59881f23aaa7a3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RA@{P\+A\+C\+RA}}
\index{P\+A\+C\+RA@{P\+A\+C\+RA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RA}{PACRA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RA}

Peripheral Access Control Register, offset\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2c740e89a51c22d18560a674a92e4f1e}\label{group___v_r_e_f___peripheral___access___layer_ga2c740e89a51c22d18560a674a92e4f1e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RB@{P\+A\+C\+RB}}
\index{P\+A\+C\+RB@{P\+A\+C\+RB}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RB}{PACRB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RB}

Peripheral Access Control Register, offset\+: 0x24 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf32727b5e3b99080e4b185bed4835743}\label{group___v_r_e_f___peripheral___access___layer_gaf32727b5e3b99080e4b185bed4835743}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RC@{P\+A\+C\+RC}}
\index{P\+A\+C\+RC@{P\+A\+C\+RC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RC}{PACRC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RC}

Peripheral Access Control Register, offset\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga230a8f141b20cdb4e7f0f2ac13661be1}\label{group___v_r_e_f___peripheral___access___layer_ga230a8f141b20cdb4e7f0f2ac13661be1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RD@{P\+A\+C\+RD}}
\index{P\+A\+C\+RD@{P\+A\+C\+RD}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RD}{PACRD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RD}

Peripheral Access Control Register, offset\+: 0x2C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga35e81b01702e22944b8e8f2258f2aacd}\label{group___v_r_e_f___peripheral___access___layer_ga35e81b01702e22944b8e8f2258f2aacd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RE@{P\+A\+C\+RE}}
\index{P\+A\+C\+RE@{P\+A\+C\+RE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RE}{PACRE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RE}

Peripheral Access Control Register, offset\+: 0x40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga38dc2ff796c83d514ae1391433b32588}\label{group___v_r_e_f___peripheral___access___layer_ga38dc2ff796c83d514ae1391433b32588}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RF@{P\+A\+C\+RF}}
\index{P\+A\+C\+RF@{P\+A\+C\+RF}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RF}{PACRF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RF}

Peripheral Access Control Register, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9c85664a10990daaa8847dadc54328e1}\label{group___v_r_e_f___peripheral___access___layer_ga9c85664a10990daaa8847dadc54328e1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RG@{P\+A\+C\+RG}}
\index{P\+A\+C\+RG@{P\+A\+C\+RG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RG}{PACRG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RG}

Peripheral Access Control Register, offset\+: 0x48 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad8bf363a362293354ef7a817bfe12c31}\label{group___v_r_e_f___peripheral___access___layer_gad8bf363a362293354ef7a817bfe12c31}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RH@{P\+A\+C\+RH}}
\index{P\+A\+C\+RH@{P\+A\+C\+RH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RH}{PACRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RH}

Peripheral Access Control Register, offset\+: 0x4C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga779efcab301c5794b68c0e944333aaa0}\label{group___v_r_e_f___peripheral___access___layer_ga779efcab301c5794b68c0e944333aaa0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RI@{P\+A\+C\+RI}}
\index{P\+A\+C\+RI@{P\+A\+C\+RI}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RI}{PACRI}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RI}

Peripheral Access Control Register, offset\+: 0x50 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabf3acdc13e6a9a11571b02268fc654ce}\label{group___v_r_e_f___peripheral___access___layer_gabf3acdc13e6a9a11571b02268fc654ce}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RJ@{P\+A\+C\+RJ}}
\index{P\+A\+C\+RJ@{P\+A\+C\+RJ}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RJ}{PACRJ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RJ}

Peripheral Access Control Register, offset\+: 0x54 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2bb3a7433a2660b6f14f8e71eadd5cce}\label{group___v_r_e_f___peripheral___access___layer_ga2bb3a7433a2660b6f14f8e71eadd5cce}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RK@{P\+A\+C\+RK}}
\index{P\+A\+C\+RK@{P\+A\+C\+RK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RK}{PACRK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RK}

Peripheral Access Control Register, offset\+: 0x58 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadb41dc5d16380be9e11e3205bd7da1a7}\label{group___v_r_e_f___peripheral___access___layer_gadb41dc5d16380be9e11e3205bd7da1a7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RL@{P\+A\+C\+RL}}
\index{P\+A\+C\+RL@{P\+A\+C\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RL}{PACRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RL}

Peripheral Access Control Register, offset\+: 0x5C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadf5e18b2976aaa78636616eab3dec674}\label{group___v_r_e_f___peripheral___access___layer_gadf5e18b2976aaa78636616eab3dec674}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RM@{P\+A\+C\+RM}}
\index{P\+A\+C\+RM@{P\+A\+C\+RM}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RM}{PACRM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RM}

Peripheral Access Control Register, offset\+: 0x60 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga161b9fba03bbe07ba7f7a8d50da97a51}\label{group___v_r_e_f___peripheral___access___layer_ga161b9fba03bbe07ba7f7a8d50da97a51}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RN@{P\+A\+C\+RN}}
\index{P\+A\+C\+RN@{P\+A\+C\+RN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RN}{PACRN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RN}

Peripheral Access Control Register, offset\+: 0x64 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabd939951c6073a0ecb5d56aed0b1f942}\label{group___v_r_e_f___peripheral___access___layer_gabd939951c6073a0ecb5d56aed0b1f942}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RO@{P\+A\+C\+RO}}
\index{P\+A\+C\+RO@{P\+A\+C\+RO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RO}{PACRO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RO}

Peripheral Access Control Register, offset\+: 0x68 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3b51b9ee44617dedea460d1a531db9fe}\label{group___v_r_e_f___peripheral___access___layer_ga3b51b9ee44617dedea460d1a531db9fe}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RP@{P\+A\+C\+RP}}
\index{P\+A\+C\+RP@{P\+A\+C\+RP}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RP}{PACRP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RP}

Peripheral Access Control Register, offset\+: 0x6C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8f7f8d13e89ff056716554def249398b}\label{group___v_r_e_f___peripheral___access___layer_ga8f7f8d13e89ff056716554def249398b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+C\+RU@{P\+A\+C\+RU}}
\index{P\+A\+C\+RU@{P\+A\+C\+RU}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+C\+RU}{PACRU}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+C\+RU}

Peripheral Access Control Register, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga687759e3d144a33dbc210784b178e9d4}\label{group___v_r_e_f___peripheral___access___layer_ga687759e3d144a33dbc210784b178e9d4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+LR@{P\+A\+LR}}
\index{P\+A\+LR@{P\+A\+LR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+LR}{PALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+LR}

Physical Address Lower Register, offset\+: 0x\+E4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga473f8facf1825f54104e6983ce52bfe5}\label{group___v_r_e_f___peripheral___access___layer_ga473f8facf1825f54104e6983ce52bfe5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+A\+UR@{P\+A\+UR}}
\index{P\+A\+UR@{P\+A\+UR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+A\+UR}{PAUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+UR}

Physical Address Upper Register, offset\+: 0x\+E8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac53cb29f8a090565bec5e94b6b808572}\label{group___v_r_e_f___peripheral___access___layer_gac53cb29f8a090565bec5e94b6b808572}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+C\+OR@{P\+C\+OR}}
\index{P\+C\+OR@{P\+C\+OR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+C\+OR}{PCOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t P\+C\+OR}

Port Clear Output Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga25bc9eea888d201d852deb4819850bb2}\label{group___v_r_e_f___peripheral___access___layer_ga25bc9eea888d201d852deb4819850bb2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+CR@{P\+CR}}
\index{P\+CR@{P\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+CR}{PCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+CR\mbox{[}32\mbox{]}}

Pin Control Register n, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga441a96d3febd01d841b24561b4d036a3}\label{group___v_r_e_f___peripheral___access___layer_ga441a96d3febd01d841b24561b4d036a3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+D\+DR@{P\+D\+DR}}
\index{P\+D\+DR@{P\+D\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+D\+DR}{PDDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+D\+DR}

Port Data Direction Register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1013b95ac09a1205ba0528ad32ad1edc}\label{group___v_r_e_f___peripheral___access___layer_ga1013b95ac09a1205ba0528ad32ad1edc}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+D\+IR@{P\+D\+IR}}
\index{P\+D\+IR@{P\+D\+IR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+D\+IR}{PDIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+D\+IR}

Port Data Input Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaef77a53fb6962f329978c788b3c1e637}\label{group___v_r_e_f___peripheral___access___layer_gaef77a53fb6962f329978c788b3c1e637}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+D\+OR@{P\+D\+OR}}
\index{P\+D\+OR@{P\+D\+OR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+D\+OR}{PDOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+D\+OR}

Port Data Output Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa97f1aae59ce6efd1a22b9ca279058f0}\label{group___v_r_e_f___peripheral___access___layer_gaa97f1aae59ce6efd1a22b9ca279058f0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+E1@{P\+E1}}
\index{P\+E1@{P\+E1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+E1}{PE1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+E1}

L\+L\+WU Pin Enable 1 register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga995e13620d64851a128d6d2e03b6713e}\label{group___v_r_e_f___peripheral___access___layer_ga995e13620d64851a128d6d2e03b6713e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+E2@{P\+E2}}
\index{P\+E2@{P\+E2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+E2}{PE2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+E2}

L\+L\+WU Pin Enable 2 register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae66b179d39862bb7d0f8ba9b4c2c58a8}\label{group___v_r_e_f___peripheral___access___layer_gae66b179d39862bb7d0f8ba9b4c2c58a8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+E3@{P\+E3}}
\index{P\+E3@{P\+E3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+E3}{PE3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+E3}

L\+L\+WU Pin Enable 3 register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7c081e6d23713bc4eec0ab17965a8dff}\label{group___v_r_e_f___peripheral___access___layer_ga7c081e6d23713bc4eec0ab17965a8dff}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+E4@{P\+E4}}
\index{P\+E4@{P\+E4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+E4}{PE4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+E4}

L\+L\+WU Pin Enable 4 register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga077edc39b83ba91d23059f34a17d48fb}\label{group___v_r_e_f___peripheral___access___layer_ga077edc39b83ba91d23059f34a17d48fb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+E\+R\+ID@{P\+E\+R\+ID}}
\index{P\+E\+R\+ID@{P\+E\+R\+ID}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+E\+R\+ID}{PERID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t P\+E\+R\+ID}

Peripheral ID register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga78f7ac1c9cc55542d3350387c83c5f37}\label{group___v_r_e_f___peripheral___access___layer_ga78f7ac1c9cc55542d3350387c83c5f37}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+F\+A\+PR@{P\+F\+A\+PR}}
\index{P\+F\+A\+PR@{P\+F\+A\+PR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+F\+A\+PR}{PFAPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+F\+A\+PR}

Flash Access Protection Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga49876565828348d94752e398239ca0b3}\label{group___v_r_e_f___peripheral___access___layer_ga49876565828348d94752e398239ca0b3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+F\+B0\+CR@{P\+F\+B0\+CR}}
\index{P\+F\+B0\+CR@{P\+F\+B0\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+F\+B0\+CR}{PFB0CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+F\+B0\+CR}

Flash Bank 0 Control Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71e702d9f9449e9be78f586aa1f86974}\label{group___v_r_e_f___peripheral___access___layer_ga71e702d9f9449e9be78f586aa1f86974}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+F\+B1\+CR@{P\+F\+B1\+CR}}
\index{P\+F\+B1\+CR@{P\+F\+B1\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+F\+B1\+CR}{PFB1CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+F\+B1\+CR}

Flash Bank 1 Control Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga580cd25116c33ee9703cc34f8523ca8b}\label{group___v_r_e_f___peripheral___access___layer_ga580cd25116c33ee9703cc34f8523ca8b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+F\+I\+FO@{P\+F\+I\+FO}}
\index{P\+F\+I\+FO@{P\+F\+I\+FO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+F\+I\+FO}{PFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+F\+I\+FO}

U\+A\+RT F\+I\+FO Parameters, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac25efaaa034049fd39719cfe5b8ef3a0}\label{group___v_r_e_f___peripheral___access___layer_gac25efaaa034049fd39719cfe5b8ef3a0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!PG@{PG}}
\index{PG@{PG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PG}{PG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PG}

A\+DC Plus-\/\+Side Gain Register, offset\+: 0x2C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83109858f979abb8e707b989d88d54bf}\label{group___v_r_e_f___peripheral___access___layer_ga83109858f979abb8e707b989d88d54bf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+ID@{P\+ID}}
\index{P\+ID@{P\+ID}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+ID}{PID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+ID}

Process ID register, offset\+: 0x30 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga951da47dda3dfe3452e96e494178fad4}\label{group___v_r_e_f___peripheral___access___layer_ga951da47dda3dfe3452e96e494178fad4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+L\+A\+MC@{P\+L\+A\+MC}}
\index{P\+L\+A\+MC@{P\+L\+A\+MC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+L\+A\+MC}{PLAMC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t P\+L\+A\+MC}

Crossbar Switch (A\+X\+BS) Master Configuration, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga59d6723930c0cbfd56a7451ec569b598}\label{group___v_r_e_f___peripheral___access___layer_ga59d6723930c0cbfd56a7451ec569b598}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+L\+A\+SC@{P\+L\+A\+SC}}
\index{P\+L\+A\+SC@{P\+L\+A\+SC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+L\+A\+SC}{PLASC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t P\+L\+A\+SC}

Crossbar Switch (A\+X\+BS) Slave Configuration, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga96fa5644eba54c5bf0a4c5c16ad4f6f7}\label{group___v_r_e_f___peripheral___access___layer_ga96fa5644eba54c5bf0a4c5c16ad4f6f7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}}
\index{P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+M\+C\+T\+RL}{PMCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+M\+C\+T\+RL}

Power Mode Control register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab80b0e0bb4c1aa3e20de93cee5828603}\label{group___v_r_e_f___peripheral___access___layer_gab80b0e0bb4c1aa3e20de93cee5828603}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}}
\index{P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+M\+P\+R\+OT}{PMPROT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+M\+P\+R\+OT}

Power Mode Protection register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad38d8d9691e23bb395d7b9030040693a}\label{group___v_r_e_f___peripheral___access___layer_gad38d8d9691e23bb395d7b9030040693a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+M\+S\+T\+AT@{P\+M\+S\+T\+AT}}
\index{P\+M\+S\+T\+AT@{P\+M\+S\+T\+AT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+M\+S\+T\+AT}{PMSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t P\+M\+S\+T\+AT}

Power Mode Status register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae44cca13adf17daf17265abea2edb710}\label{group___v_r_e_f___peripheral___access___layer_gae44cca13adf17daf17265abea2edb710}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+O\+D\+LY@{P\+O\+D\+LY}}
\index{P\+O\+D\+LY@{P\+O\+D\+LY}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+O\+D\+LY}{PODLY}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+D\+LY\mbox{[}3\mbox{]}}

Pulse-\/\+Out n Delay register, array offset\+: 0x194, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafd7953396f7b3622bc91168b9cfd6aae}\label{group___v_r_e_f___peripheral___access___layer_gafd7953396f7b3622bc91168b9cfd6aae}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+O\+EN@{P\+O\+EN}}
\index{P\+O\+EN@{P\+O\+EN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+O\+EN}{POEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+EN}

Pulse-\/\+Out n Enable register, offset\+: 0x190 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9037a11797290aef4ac48048c07e2e89}\label{group___v_r_e_f___peripheral___access___layer_ga9037a11797290aef4ac48048c07e2e89}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+OL@{P\+OL}}
\index{P\+OL@{P\+OL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+OL}{POL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+OL}

Channels Polarity, offset\+: 0x70 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7adaf881f37145caba5861609765d994}\label{group___v_r_e_f___peripheral___access___layer_ga7adaf881f37145caba5861609765d994}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+O\+PR@{P\+O\+PR}}
\index{P\+O\+PR@{P\+O\+PR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+O\+PR}{POPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+PR}

P\+OP RX F\+I\+FO Register, offset\+: 0x38 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae086b2bc67d37e48e34f64d9bc6ba5a2}\label{group___v_r_e_f___peripheral___access___layer_gae086b2bc67d37e48e34f64d9bc6ba5a2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+PS@{P\+PS}}
\index{P\+PS@{P\+PS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+PS}{PPS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+PS}

C\+MT Primary Prescaler Register, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac91805542c28a212cea60963b3983981}\label{group___v_r_e_f___peripheral___access___layer_gac91805542c28a212cea60963b3983981}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+R\+E\+SC@{P\+R\+E\+SC}}
\index{P\+R\+E\+SC@{P\+R\+E\+SC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+R\+E\+SC}{PRESC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t P\+R\+E\+SC}

Watchdog Prescaler register, offset\+: 0x16 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad66c30417fba3cdaa46be7ae1ac08ff2}\label{group___v_r_e_f___peripheral___access___layer_gad66c30417fba3cdaa46be7ae1ac08ff2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+R\+O\+C\+TL@{P\+R\+O\+C\+TL}}
\index{P\+R\+O\+C\+TL@{P\+R\+O\+C\+TL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+R\+O\+C\+TL}{PROCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+R\+O\+C\+TL}

Protocol Control register, offset\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}\label{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+RS@{P\+RS}}
\index{P\+RS@{P\+RS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+RS}{PRS}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+RS}

Priority Registers Slave, array offset\+: 0x0, array step\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}\label{group___v_r_e_f___peripheral___access___layer_ga8d30f22766bc0456616fa4f22e3620e1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+RS@{P\+RS}}
\index{P\+RS@{P\+RS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+RS}{PRS}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+RS}

Priority Registers Slave, array offset\+: 0x0, array step\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa3de0ff8130a446f28bc8bceca15501c}\label{group___v_r_e_f___peripheral___access___layer_gaa3de0ff8130a446f28bc8bceca15501c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+R\+S\+S\+T\+AT@{P\+R\+S\+S\+T\+AT}}
\index{P\+R\+S\+S\+T\+AT@{P\+R\+S\+S\+T\+AT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+R\+S\+S\+T\+AT}{PRSSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+R\+S\+S\+T\+AT}

Present State register, offset\+: 0x24 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3aa2323e3b596f8c9f191acb2ad7f75d}\label{group___v_r_e_f___peripheral___access___layer_ga3aa2323e3b596f8c9f191acb2ad7f75d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+S\+OR@{P\+S\+OR}}
\index{P\+S\+OR@{P\+S\+OR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+S\+OR}{PSOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t P\+S\+OR}

Port Set Output Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga909d70d4d88dd6731a07b76a21c8214b}\label{group___v_r_e_f___peripheral___access___layer_ga909d70d4d88dd6731a07b76a21c8214b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+SR@{P\+SR}}
\index{P\+SR@{P\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+SR}{PSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+SR}

Low Power Timer Prescale Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1c26bce9144a9606d3f8a60dc750b063}\label{group___v_r_e_f___peripheral___access___layer_ga1c26bce9144a9606d3f8a60dc750b063}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+T\+OR@{P\+T\+OR}}
\index{P\+T\+OR@{P\+T\+OR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+T\+OR}{PTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t P\+T\+OR}

Port Toggle Output Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}\label{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+U\+S\+HR@{P\+U\+S\+HR}}
\index{P\+U\+S\+HR@{P\+U\+S\+HR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+U\+S\+HR}{PUSHR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+U\+S\+HR}

P\+U\+SH TX F\+I\+FO Register In Master Mode, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}\label{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+U\+S\+HR@{P\+U\+S\+HR}}
\index{P\+U\+S\+HR@{P\+U\+S\+HR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+U\+S\+HR}{PUSHR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+U\+S\+HR}

P\+U\+SH TX F\+I\+FO Register In Master Mode, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}\label{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE@{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}}
\index{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE@{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}{PUSHR\_SLAVE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}

P\+U\+SH TX F\+I\+FO Register In Slave Mode, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}\label{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE@{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}}
\index{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE@{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}{PUSHR\_SLAVE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+U\+S\+H\+R\+\_\+\+S\+L\+A\+VE}

P\+U\+SH TX F\+I\+FO Register In Slave Mode, offset\+: 0x34 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2181335ca6c317af7217403fd597bb2d}\label{group___v_r_e_f___peripheral___access___layer_ga2181335ca6c317af7217403fd597bb2d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!P\+W\+M\+L\+O\+AD@{P\+W\+M\+L\+O\+AD}}
\index{P\+W\+M\+L\+O\+AD@{P\+W\+M\+L\+O\+AD}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{P\+W\+M\+L\+O\+AD}{PWMLOAD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+W\+M\+L\+O\+AD}

F\+TM P\+WM Load, offset\+: 0x98 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9416ddd62b5d7ccea41cb9bb4cd7b29f}\label{group___v_r_e_f___peripheral___access___layer_ga9416ddd62b5d7ccea41cb9bb4cd7b29f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!Q\+D\+C\+T\+RL@{Q\+D\+C\+T\+RL}}
\index{Q\+D\+C\+T\+RL@{Q\+D\+C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{Q\+D\+C\+T\+RL}{QDCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Q\+D\+C\+T\+RL}

Quadrature Decoder Control And Status, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2d5ff162ed91ca88f1f5ce93926a28a8}\label{group___v_r_e_f___peripheral___access___layer_ga2d5ff162ed91ca88f1f5ce93926a28a8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R@{R}}
\index{R@{R}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R}{R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\mbox{[}2\mbox{]}}

A\+DC Data Result Register, array offset\+: 0x10, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae9dab8ef1aad113e4a4f83a1dc78e357}\label{group___v_r_e_f___peripheral___access___layer_gae9dab8ef1aad113e4a4f83a1dc78e357}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!RA@{RA}}
\index{RA@{RA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{RA}{RA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t RA}

I2C Range Address register, offset\+: 0x7 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga600feb14b73fe63772d050bfb7517ee0}\label{group___v_r_e_f___peripheral___access___layer_ga600feb14b73fe63772d050bfb7517ee0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+A\+CC@{R\+A\+CC}}
\index{R\+A\+CC@{R\+A\+CC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+A\+CC}{RACC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+A\+CC}

Receive Accelerator Function Configuration, offset\+: 0x1\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83523d7434c7bef3ac1894cb81a9f4b5}\label{group___v_r_e_f___peripheral___access___layer_ga83523d7434c7bef3ac1894cb81a9f4b5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+A\+D\+R\+\_\+\+CA@{R\+A\+D\+R\+\_\+\+CA}}
\index{R\+A\+D\+R\+\_\+\+CA@{R\+A\+D\+R\+\_\+\+CA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+A\+D\+R\+\_\+\+CA}{RADR\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t R\+A\+D\+R\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Reverse and Add to Register command..General Purpose Register 8 -\/ Reverse and Add to Register command, array offset\+: 0x908, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga172165899909ca47b7d966c1e24b30a2}\label{group___v_r_e_f___peripheral___access___layer_ga172165899909ca47b7d966c1e24b30a2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+A\+D\+R\+\_\+\+C\+AA@{R\+A\+D\+R\+\_\+\+C\+AA}}
\index{R\+A\+D\+R\+\_\+\+C\+AA@{R\+A\+D\+R\+\_\+\+C\+AA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+A\+D\+R\+\_\+\+C\+AA}{RADR\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t R\+A\+D\+R\+\_\+\+C\+AA}

Accumulator register -\/ Reverse and Add to Register command, offset\+: 0x904 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9042ac788b844d1e2675bf69dac6f8b6}\label{group___v_r_e_f___peripheral___access___layer_ga9042ac788b844d1e2675bf69dac6f8b6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+A\+D\+R\+\_\+\+C\+A\+SR@{R\+A\+D\+R\+\_\+\+C\+A\+SR}}
\index{R\+A\+D\+R\+\_\+\+C\+A\+SR@{R\+A\+D\+R\+\_\+\+C\+A\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+A\+D\+R\+\_\+\+C\+A\+SR}{RADR\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t R\+A\+D\+R\+\_\+\+C\+A\+SR}

Status register -\/ Reverse and Add to Register command, offset\+: 0x900 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0f6b49bfc3852683aa0aad71ac04a16e}\label{group___v_r_e_f___peripheral___access___layer_ga0f6b49bfc3852683aa0aad71ac04a16e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+A\+EM@{R\+A\+EM}}
\index{R\+A\+EM@{R\+A\+EM}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+A\+EM}{RAEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+A\+EM}

Receive F\+I\+FO Almost Empty Threshold, offset\+: 0x198 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacedabff5ab54259a941c628f14d49425}\label{group___v_r_e_f___peripheral___access___layer_gacedabff5ab54259a941c628f14d49425}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+A\+FL@{R\+A\+FL}}
\index{R\+A\+FL@{R\+A\+FL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+A\+FL}{RAFL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+A\+FL}

Receive F\+I\+FO Almost Full Threshold, offset\+: 0x19C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa3bf8166b9c18e747652c1cb489a54ad}\label{group___v_r_e_f___peripheral___access___layer_gaa3bf8166b9c18e747652c1cb489a54ad}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+AR@{R\+AR}}
\index{R\+AR@{R\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+AR}{RAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+AR}

R\+TC Read Access Register, offset\+: 0x804 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae5670233e71dda04d5b3a4ccbfdd9cc1}\label{group___v_r_e_f___peripheral___access___layer_gae5670233e71dda04d5b3a4ccbfdd9cc1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+C\+F\+I\+FO@{R\+C\+F\+I\+FO}}
\index{R\+C\+F\+I\+FO@{R\+C\+F\+I\+FO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+C\+F\+I\+FO}{RCFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t R\+C\+F\+I\+FO}

U\+A\+RT F\+I\+FO Receive Count, offset\+: 0x16 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa1b1b7107fcf35abe39d20f5dfc230ee}\label{group___v_r_e_f___peripheral___access___layer_gaa1b1b7107fcf35abe39d20f5dfc230ee}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+CR@{R\+CR}}
\index{R\+CR@{R\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+CR}{RCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+CR}

Receive Control Register, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga578197fc638ed6de2a5d613f5990b271}\label{group___v_r_e_f___peripheral___access___layer_ga578197fc638ed6de2a5d613f5990b271}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+C\+R1@{R\+C\+R1}}
\index{R\+C\+R1@{R\+C\+R1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+C\+R1}{RCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+R1}

S\+AI Receive Configuration 1 Register, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9560604d875c42e73b93cb4633d13485}\label{group___v_r_e_f___peripheral___access___layer_ga9560604d875c42e73b93cb4633d13485}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+C\+R2@{R\+C\+R2}}
\index{R\+C\+R2@{R\+C\+R2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+C\+R2}{RCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+R2}

S\+AI Receive Configuration 2 Register, offset\+: 0x88 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf7349cdff6c10c51c1121cb773a4c66f}\label{group___v_r_e_f___peripheral___access___layer_gaf7349cdff6c10c51c1121cb773a4c66f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+C\+R3@{R\+C\+R3}}
\index{R\+C\+R3@{R\+C\+R3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+C\+R3}{RCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+R3}

S\+AI Receive Configuration 3 Register, offset\+: 0x8C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2759578aeb0559bb082711fb098cab86}\label{group___v_r_e_f___peripheral___access___layer_ga2759578aeb0559bb082711fb098cab86}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+C\+R4@{R\+C\+R4}}
\index{R\+C\+R4@{R\+C\+R4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+C\+R4}{RCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+R4}

S\+AI Receive Configuration 4 Register, offset\+: 0x90 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gada7710d759d7acf10943abc061455f3d}\label{group___v_r_e_f___peripheral___access___layer_gada7710d759d7acf10943abc061455f3d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+C\+R5@{R\+C\+R5}}
\index{R\+C\+R5@{R\+C\+R5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+C\+R5}{RCR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+R5}

S\+AI Receive Configuration 5 Register, offset\+: 0x94 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4bd87e1ea284e1d076f3578a2baaf46f}\label{group___v_r_e_f___peripheral___access___layer_ga4bd87e1ea284e1d076f3578a2baaf46f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+C\+SR@{R\+C\+SR}}
\index{R\+C\+SR@{R\+C\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+C\+SR}{RCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+SR}

S\+AI Receive Control Register, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga599e1eea91be0c79d3cae22017eaab71}\label{group___v_r_e_f___peripheral___access___layer_ga599e1eea91be0c79d3cae22017eaab71}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+D\+AR@{R\+D\+AR}}
\index{R\+D\+AR@{R\+D\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+D\+AR}{RDAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+D\+AR}

Receive Descriptor Active Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa97af36158211310136147fda0520b5e}\label{group___v_r_e_f___peripheral___access___layer_gaa97af36158211310136147fda0520b5e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+DR@{R\+DR}}
\index{R\+DR@{R\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+DR}{RDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+DR\mbox{[}2\mbox{]}}

S\+AI Receive Data Register, array offset\+: 0x\+A0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7eda4bf49994b05a251b0912e8da1dab}\label{group___v_r_e_f___peripheral___access___layer_ga7eda4bf49994b05a251b0912e8da1dab}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+D\+SR@{R\+D\+SR}}
\index{R\+D\+SR@{R\+D\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+D\+SR}{RDSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+D\+SR}

Receive Descriptor Ring Start Register, offset\+: 0x180 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad6e11b03f76f4f5c7f7af63c6adf72ef}\label{group___v_r_e_f___peripheral___access___layer_gad6e11b03f76f4f5c7f7af63c6adf72ef}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+F\+R\+E\+SH@{R\+E\+F\+R\+E\+SH}}
\index{R\+E\+F\+R\+E\+SH@{R\+E\+F\+R\+E\+SH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+F\+R\+E\+SH}{REFRESH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t R\+E\+F\+R\+E\+SH}

Watchdog Refresh register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}\label{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+EG@{R\+EG}}
\index{R\+EG@{R\+EG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+EG}{REG}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+EG\mbox{[}8\mbox{]}}

Register file register, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}\label{group___v_r_e_f___peripheral___access___layer_gad1d411f494430b8bfb7e89e78efd49be}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+EG@{R\+EG}}
\index{R\+EG@{R\+EG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+EG}{REG}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+EG\mbox{[}8\mbox{]}}

V\+B\+AT register file register, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac2fc2acedfe2248d41dfbaaccd2a582e}\label{group___v_r_e_f___peripheral___access___layer_gac2fc2acedfe2248d41dfbaaccd2a582e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+G\+SC@{R\+E\+G\+SC}}
\index{R\+E\+G\+SC@{R\+E\+G\+SC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+G\+SC}{REGSC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t R\+E\+G\+SC}

Regulator Status And Control register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [1/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabc36545658b11a98b00c51de3a3c5d42}\label{group___v_r_e_f___peripheral___access___layer_gabc36545658b11a98b00c51de3a3c5d42}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [2/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga144e7a888c9f93089fd78220bc77af8b}\label{group___v_r_e_f___peripheral___access___layer_ga144e7a888c9f93089fd78220bc77af8b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [3/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf18bafaac3b2ce682652a0ce35d863c5}\label{group___v_r_e_f___peripheral___access___layer_gaf18bafaac3b2ce682652a0ce35d863c5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [4/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [5/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga466296441eef561a0b5b1146e008a92c}\label{group___v_r_e_f___peripheral___access___layer_ga466296441eef561a0b5b1146e008a92c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [6/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}2048\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}\label{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [7/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}\label{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [8/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [9/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [10/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}\label{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [11/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf4371fac6e68ff762b0c76c55ade6b91}\label{group___v_r_e_f___peripheral___access___layer_gaf4371fac6e68ff762b0c76c55ade6b91}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [12/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}244\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}\label{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [13/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}\label{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [14/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}\label{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [15/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}1\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}\label{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [16/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}\label{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [17/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaac9256575be36cd190e28da6992eb9b3}\label{group___v_r_e_f___peripheral___access___layer_gaac9256575be36cd190e28da6992eb9b3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [18/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8a05a5b3da78aef59223205ee54c22b5}\label{group___v_r_e_f___peripheral___access___layer_ga8a05a5b3da78aef59223205ee54c22b5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [19/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}252\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}\label{group___v_r_e_f___peripheral___access___layer_ga33a1c574e559dc57bb2fc28166bf6341}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [20/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}\label{group___v_r_e_f___peripheral___access___layer_ga1d386ff4b328960f430b4c63f61423fa}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [21/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf5222eec51632c0f88eb2a3d0ec01bf2}\label{group___v_r_e_f___peripheral___access___layer_gaf5222eec51632c0f88eb2a3d0ec01bf2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [22/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}2016\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}\label{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [23/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae7904b8fe3af1def40d58c2ca8123e44}\label{group___v_r_e_f___peripheral___access___layer_gae7904b8fe3af1def40d58c2ca8123e44}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [24/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}4092\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [25/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf18bafaac3b2ce682652a0ce35d863c5}\label{group___v_r_e_f___peripheral___access___layer_gaf18bafaac3b2ce682652a0ce35d863c5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [26/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}\label{group___v_r_e_f___peripheral___access___layer_ga4be6979b69000068ac5203085d425825}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [27/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}1\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}\label{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [28/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}\label{group___v_r_e_f___peripheral___access___layer_ga6d02c9345b2d39c945c905d46077a0ec}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [29/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}\label{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}\hspace{0.1cm}{\footnotesize\ttfamily [30/30]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}\label{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [1/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabc2dc38106b6ab2d3320e9269cd05504}\label{group___v_r_e_f___peripheral___access___layer_gabc2dc38106b6ab2d3320e9269cd05504}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [2/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf5d62f7537cb7fff3930a3b62418fce4}\label{group___v_r_e_f___peripheral___access___layer_gaf5d62f7537cb7fff3930a3b62418fce4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [3/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}236\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}\label{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [4/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7c4bd80405f38ccb35aaefc0f779684a}\label{group___v_r_e_f___peripheral___access___layer_ga7c4bd80405f38ccb35aaefc0f779684a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [5/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}\label{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [6/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}\label{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [7/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2b49646d4f332d1141142fea1e0bd93a}\label{group___v_r_e_f___peripheral___access___layer_ga2b49646d4f332d1141142fea1e0bd93a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [8/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}192\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}\label{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [9/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}\label{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [10/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}1\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}\label{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [11/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad8a834e9c0be4b8a1f57679868c10f2d}\label{group___v_r_e_f___peripheral___access___layer_gad8a834e9c0be4b8a1f57679868c10f2d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [12/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}48\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga110c7cdc6ff066e67353a119359731f2}\label{group___v_r_e_f___peripheral___access___layer_ga110c7cdc6ff066e67353a119359731f2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [13/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}\label{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [14/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}1\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga30320ad485493928a2f7198e40227043}\label{group___v_r_e_f___peripheral___access___layer_ga30320ad485493928a2f7198e40227043}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [15/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}100\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}\label{group___v_r_e_f___peripheral___access___layer_ga422ac2beba1cc5c797380d1c5832b885}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [16/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}\label{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [17/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaed973faccea151edaf3bdaa2664da441}\label{group___v_r_e_f___peripheral___access___layer_gaed973faccea151edaf3bdaa2664da441}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [18/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}968\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}\label{group___v_r_e_f___peripheral___access___layer_ga83b2d6f5756a9b0aa609216190380d5f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [19/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}1\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8920d7bfe319ce3f5af958ad4c8f2cca}\label{group___v_r_e_f___peripheral___access___layer_ga8920d7bfe319ce3f5af958ad4c8f2cca}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED\_1}\hspace{0.1cm}{\footnotesize\ttfamily [20/20]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac2f7b081f7b017963765b3b77e7211da}\label{group___v_r_e_f___peripheral___access___layer_gac2f7b081f7b017963765b3b77e7211da}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+10@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+10}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+10@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+10}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+10}{RESERVED\_10}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+10\mbox{[}56\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0db623c4034ae906a2590d0ad4b9dcc9}\label{group___v_r_e_f___peripheral___access___layer_ga0db623c4034ae906a2590d0ad4b9dcc9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+10@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+10}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+10@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+10}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+10}{RESERVED\_10}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+10\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0c8ba5d1f4665648e9d202bb51a8a712}\label{group___v_r_e_f___peripheral___access___layer_ga0c8ba5d1f4665648e9d202bb51a8a712}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+11@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+11}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+11@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+11}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+11}{RESERVED\_11}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+11\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gade5b57b27f61c17492288127d23b8586}\label{group___v_r_e_f___peripheral___access___layer_gade5b57b27f61c17492288127d23b8586}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+11@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+11}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+11@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+11}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+11}{RESERVED\_11}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+11\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga25415f08b1c72e5eb7e9df0accbc647e}\label{group___v_r_e_f___peripheral___access___layer_ga25415f08b1c72e5eb7e9df0accbc647e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+12@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+12}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+12@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+12}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+12}{RESERVED\_12}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+12\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8bcfbb17f5c9418441c1998b58fe61bf}\label{group___v_r_e_f___peripheral___access___layer_ga8bcfbb17f5c9418441c1998b58fe61bf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+12@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+12}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+12@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+12}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+12}{RESERVED\_12}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+12\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf4d674d6ab98823edf86eeec41445834}\label{group___v_r_e_f___peripheral___access___layer_gaf4d674d6ab98823edf86eeec41445834}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+13@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+13}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+13@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+13}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+13}{RESERVED\_13}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+13\mbox{[}60\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga92854cf727a032a192888fd92932deec}\label{group___v_r_e_f___peripheral___access___layer_ga92854cf727a032a192888fd92932deec}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+13@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+13}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+13@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+13}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+13}{RESERVED\_13}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+13\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0943ae88ae0698acdb00a67d1893aef5}\label{group___v_r_e_f___peripheral___access___layer_ga0943ae88ae0698acdb00a67d1893aef5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+14@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+14}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+14@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+14}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+14}{RESERVED\_14}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+14\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacad0f574453da7955f80d4a5dbf4663e}\label{group___v_r_e_f___peripheral___access___layer_gacad0f574453da7955f80d4a5dbf4663e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+14@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+14}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+14@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+14}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+14}{RESERVED\_14}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+14\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga85af68e1546357d066381983ecd827d0}\label{group___v_r_e_f___peripheral___access___layer_ga85af68e1546357d066381983ecd827d0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+15@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+15}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+15@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+15}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+15}{RESERVED\_15}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+15\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga115b799187006fc5de8eb06f8d42b9bb}\label{group___v_r_e_f___peripheral___access___layer_ga115b799187006fc5de8eb06f8d42b9bb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+15@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+15}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+15@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+15}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+15}{RESERVED\_15}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+15\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga97f8c9ba8db74b4d14e28350623b3297}\label{group___v_r_e_f___peripheral___access___layer_ga97f8c9ba8db74b4d14e28350623b3297}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+16@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+16}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+16@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+16}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+16}{RESERVED\_16}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+16\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4b1433abf0bec8b6193215357e46a446}\label{group___v_r_e_f___peripheral___access___layer_ga4b1433abf0bec8b6193215357e46a446}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+16@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+16}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+16@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+16}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+16}{RESERVED\_16}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+16\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8956946025a75febd1810e01fe51f80e}\label{group___v_r_e_f___peripheral___access___layer_ga8956946025a75febd1810e01fe51f80e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+17@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+17}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+17@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+17}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+17}{RESERVED\_17}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+17\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga14ad2e574cba9d9c7e8cbaa4e5a078b6}\label{group___v_r_e_f___peripheral___access___layer_ga14ad2e574cba9d9c7e8cbaa4e5a078b6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+17@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+17}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+17@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+17}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+17}{RESERVED\_17}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+17\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga756a30817dd0820a87e6e6577eb0fc4a}\label{group___v_r_e_f___peripheral___access___layer_ga756a30817dd0820a87e6e6577eb0fc4a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+18@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+18}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+18@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+18}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+18}{RESERVED\_18}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+18\mbox{[}284\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae5ed9af52b1a25b9ee9a4938a2b2ca3a}\label{group___v_r_e_f___peripheral___access___layer_gae5ed9af52b1a25b9ee9a4938a2b2ca3a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+18@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+18}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+18@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+18}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+18}{RESERVED\_18}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+18\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d9039fdfc2de61c8840616585d6f8c1}\label{group___v_r_e_f___peripheral___access___layer_ga6d9039fdfc2de61c8840616585d6f8c1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+19@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+19}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+19@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+19}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+19}{RESERVED\_19}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+19\mbox{[}488\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabda59b9594c175e7b2b7ba3b2298b599}\label{group___v_r_e_f___peripheral___access___layer_gabda59b9594c175e7b2b7ba3b2298b599}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+19@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+19}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+19@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+19}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+19}{RESERVED\_19}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+19\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga290262cc4edb96ebeefaae3da3cda0d7}\label{group___v_r_e_f___peripheral___access___layer_ga290262cc4edb96ebeefaae3da3cda0d7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6f91643603313549f066d2f445fbe58b}\label{group___v_r_e_f___peripheral___access___layer_ga6f91643603313549f066d2f445fbe58b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}252\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}\label{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac602b4f02cf3d5e8d341cd9f7afc343e}\label{group___v_r_e_f___peripheral___access___layer_gac602b4f02cf3d5e8d341cd9f7afc343e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}\label{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2e60525cb6cf392df908d0e076003558}\label{group___v_r_e_f___peripheral___access___layer_ga2e60525cb6cf392df908d0e076003558}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa9d0b1e93a23f2a1a4399b7dc8ca3f00}\label{group___v_r_e_f___peripheral___access___layer_gaa9d0b1e93a23f2a1a4399b7dc8ca3f00}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1e23711e9e444e5d829041e531103d74}\label{group___v_r_e_f___peripheral___access___layer_ga1e23711e9e444e5d829041e531103d74}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}52\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}\label{group___v_r_e_f___peripheral___access___layer_gacc19a07675d1806592b3ed4a92f91e1c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad7de7b234e4846024bdeb9198f89edba}\label{group___v_r_e_f___peripheral___access___layer_gad7de7b234e4846024bdeb9198f89edba}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}48\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga91ced9af85b6245589cbf0d6688d5ad8}\label{group___v_r_e_f___peripheral___access___layer_ga91ced9af85b6245589cbf0d6688d5ad8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}832\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga76a9ec2331c09e8e213dfb169fbac870}\label{group___v_r_e_f___peripheral___access___layer_ga76a9ec2331c09e8e213dfb169fbac870}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED\_2}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga263b76687b296e92811dda9e8051c708}\label{group___v_r_e_f___peripheral___access___layer_ga263b76687b296e92811dda9e8051c708}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+20@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+20}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+20@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+20}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+20}{RESERVED\_20}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+20\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4b77a54e00f92e751d8361dbfa0af382}\label{group___v_r_e_f___peripheral___access___layer_ga4b77a54e00f92e751d8361dbfa0af382}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+21@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+21}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+21@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+21}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+21}{RESERVED\_21}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+21\mbox{[}11\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga16bcb91413a3db4481d7d500e8e6f82b}\label{group___v_r_e_f___peripheral___access___layer_ga16bcb91413a3db4481d7d500e8e6f82b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+22@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+22}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+22@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+22}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+22}{RESERVED\_22}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+22\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga88d2f4b5276717d52836ada8b48997cf}\label{group___v_r_e_f___peripheral___access___layer_ga88d2f4b5276717d52836ada8b48997cf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+23@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+23}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+23@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+23}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+23}{RESERVED\_23}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+23\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3d696ac9cc19fd1715dfaa4d8b0871ae}\label{group___v_r_e_f___peripheral___access___layer_ga3d696ac9cc19fd1715dfaa4d8b0871ae}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+24@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+24}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+24@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+24}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+24}{RESERVED\_24}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+24\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaad6d5cb712dabba62eea5adf66b4f58e}\label{group___v_r_e_f___peripheral___access___layer_gaad6d5cb712dabba62eea5adf66b4f58e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+25@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+25}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+25@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+25}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+25}{RESERVED\_25}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+25\mbox{[}7\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga156410ff21a5fb0c8378dd1778a91cc9}\label{group___v_r_e_f___peripheral___access___layer_ga156410ff21a5fb0c8378dd1778a91cc9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+26@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+26}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+26@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+26}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+26}{RESERVED\_26}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+26\mbox{[}43\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0a68d7345f63f9bfd5d11ff07db64d88}\label{group___v_r_e_f___peripheral___access___layer_ga0a68d7345f63f9bfd5d11ff07db64d88}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+27@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+27}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+27@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+27}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+27}{RESERVED\_27}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+27\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6678449777d6b957055fdfa2a8668db7}\label{group___v_r_e_f___peripheral___access___layer_ga6678449777d6b957055fdfa2a8668db7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+28@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+28}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+28@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+28}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+28}{RESERVED\_28}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+28\mbox{[}23\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae6f7bcb4c19541862a0ea955208a38f2}\label{group___v_r_e_f___peripheral___access___layer_gae6f7bcb4c19541862a0ea955208a38f2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}252\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}\label{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6c5f07c0d51983920ebca05f9e650883}\label{group___v_r_e_f___peripheral___access___layer_ga6c5f07c0d51983920ebca05f9e650883}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2e4cf360c8569570721315e4ec5efee5}\label{group___v_r_e_f___peripheral___access___layer_ga2e4cf360c8569570721315e4ec5efee5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadafb614304cc42f044f8f558a5b9b340}\label{group___v_r_e_f___peripheral___access___layer_gadafb614304cc42f044f8f558a5b9b340}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa4a10ace4c244776c53d30a60206c08b}\label{group___v_r_e_f___peripheral___access___layer_gaa4a10ace4c244776c53d30a60206c08b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}\label{group___v_r_e_f___peripheral___access___layer_ga86684537b595133db57a7bcc73843d2a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2a68f89086ca788e9123a2281decfe22}\label{group___v_r_e_f___peripheral___access___layer_ga2a68f89086ca788e9123a2281decfe22}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+3}{RESERVED\_3}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+3\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga269f43b5f47b1d3dadb76a9bb547eb2c}\label{group___v_r_e_f___peripheral___access___layer_ga269f43b5f47b1d3dadb76a9bb547eb2c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+4\mbox{[}252\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3109898e317e51e909c069ce9e83d7be}\label{group___v_r_e_f___peripheral___access___layer_ga3109898e317e51e909c069ce9e83d7be}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+4\mbox{[}48\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae2739c72b0603dfc566d2ace64eb4aba}\label{group___v_r_e_f___peripheral___access___layer_gae2739c72b0603dfc566d2ace64eb4aba}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+4\mbox{[}84\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6ea8e8615e2c3fed17a661c8b53db8a9}\label{group___v_r_e_f___peripheral___access___layer_ga6ea8e8615e2c3fed17a661c8b53db8a9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+4\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga28abdcb21be439741a5d93fd91acff26}\label{group___v_r_e_f___peripheral___access___layer_ga28abdcb21be439741a5d93fd91acff26}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+4\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71033e44d51c3ca5bd7d938bf1685d47}\label{group___v_r_e_f___peripheral___access___layer_ga71033e44d51c3ca5bd7d938bf1685d47}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+4\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga22ca61cf43a11168ba32640820999621}\label{group___v_r_e_f___peripheral___access___layer_ga22ca61cf43a11168ba32640820999621}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+4}{RESERVED\_4}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+4\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac434c3049fc8beb09dd04d55973be5a5}\label{group___v_r_e_f___peripheral___access___layer_gac434c3049fc8beb09dd04d55973be5a5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+5\mbox{[}252\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9e4f40ea0c686c93942d705bcbbdcc98}\label{group___v_r_e_f___peripheral___access___layer_ga9e4f40ea0c686c93942d705bcbbdcc98}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+5\mbox{[}1792\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9610bff148407bb0bb1979e0e7c9263a}\label{group___v_r_e_f___peripheral___access___layer_ga9610bff148407bb0bb1979e0e7c9263a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+5\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae08518891cb5153b83d67e6933cd96ff}\label{group___v_r_e_f___peripheral___access___layer_gae08518891cb5153b83d67e6933cd96ff}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+5\mbox{[}200\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac994386404e26f26f6bd1d6a01d17825}\label{group___v_r_e_f___peripheral___access___layer_gac994386404e26f26f6bd1d6a01d17825}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+5\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaf405456524d9a896032b2d5360a1b7e}\label{group___v_r_e_f___peripheral___access___layer_gaaf405456524d9a896032b2d5360a1b7e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+5\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9e87bdf948b19c8681f1f83ee5a8c000}\label{group___v_r_e_f___peripheral___access___layer_ga9e87bdf948b19c8681f1f83ee5a8c000}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+5}{RESERVED\_5}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+5\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8cafc46e436960561298a1760b00c183}\label{group___v_r_e_f___peripheral___access___layer_ga8cafc46e436960561298a1760b00c183}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}{RESERVED\_6}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+6\mbox{[}276\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga222a688bd3bb82670d021b03aef88679}\label{group___v_r_e_f___peripheral___access___layer_ga222a688bd3bb82670d021b03aef88679}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}{RESERVED\_6}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+6\mbox{[}3824\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa254b15c18f852d005da907e52a50c25}\label{group___v_r_e_f___peripheral___access___layer_gaa254b15c18f852d005da907e52a50c25}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}{RESERVED\_6}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+6\mbox{[}60\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7ba5060aa714d2b81fe98e158a77524e}\label{group___v_r_e_f___peripheral___access___layer_ga7ba5060aa714d2b81fe98e158a77524e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}{RESERVED\_6}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+6\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae0b71ab9559e72dc3679ec091756e67b}\label{group___v_r_e_f___peripheral___access___layer_gae0b71ab9559e72dc3679ec091756e67b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+6}{RESERVED\_6}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+6\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7a67a27505bd4086d8923203f3b0e865}\label{group___v_r_e_f___peripheral___access___layer_ga7a67a27505bd4086d8923203f3b0e865}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+7@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}{RESERVED\_7}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+7\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}\label{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+7@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}{RESERVED\_7}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+7\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}\label{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+7@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}{RESERVED\_7}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+7\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaeb2dfc39c8b07c9be26576a181da1af4}\label{group___v_r_e_f___peripheral___access___layer_gaeb2dfc39c8b07c9be26576a181da1af4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+7@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+7}{RESERVED\_7}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+7\mbox{[}99\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae966cab4db7c6918819d94b5d86b724c}\label{group___v_r_e_f___peripheral___access___layer_gae966cab4db7c6918819d94b5d86b724c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+8@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+8}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+8@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+8}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+8}{RESERVED\_8}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+8\mbox{[}40\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5876421d4a610aa1ec8c55142a7d131f}\label{group___v_r_e_f___peripheral___access___layer_ga5876421d4a610aa1ec8c55142a7d131f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+8@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+8}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+8@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+8}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+8}{RESERVED\_8}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+8\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf7aaeb486c85a458f5ce129f0d3efde9}\label{group___v_r_e_f___peripheral___access___layer_gaf7aaeb486c85a458f5ce129f0d3efde9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+9@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+9}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+9@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+9}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+9}{RESERVED\_9}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+9\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae729f0fe5f746293938b5fe9cf4006fa}\label{group___v_r_e_f___peripheral___access___layer_gae729f0fe5f746293938b5fe9cf4006fa}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+9@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+9}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+9@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+9}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+9}{RESERVED\_9}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+9\mbox{[}3\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9131f08aa5a24b8c9ef95d51f62810de}\label{group___v_r_e_f___peripheral___access___layer_ga9131f08aa5a24b8c9ef95d51f62810de}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+EV@{R\+EV}}
\index{R\+EV@{R\+EV}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+EV}{REV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t R\+EV}

Peripheral Revision register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga210275a17eb72f5b784d3cbf55217661}\label{group___v_r_e_f___peripheral___access___layer_ga210275a17eb72f5b784d3cbf55217661}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+FR@{R\+FR}}
\index{R\+FR@{R\+FR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+FR}{RFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+FR\mbox{[}2\mbox{]}}

S\+AI Receive F\+I\+FO Register, array offset\+: 0x\+C0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga361969cc7784783c8fabc39826ef8afb}\label{group___v_r_e_f___peripheral___access___layer_ga361969cc7784783c8fabc39826ef8afb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+G\+D\+A\+AC@{R\+G\+D\+A\+AC}}
\index{R\+G\+D\+A\+AC@{R\+G\+D\+A\+AC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+G\+D\+A\+AC}{RGDAAC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+G\+D\+A\+AC\mbox{[}12\mbox{]}}

Region Descriptor Alternate Access Control n, array offset\+: 0x800, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6459c121962efde5c35d444d3dce19c7}\label{group___v_r_e_f___peripheral___access___layer_ga6459c121962efde5c35d444d3dce19c7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+B\+C\+\_\+\+P\+KT@{R\+M\+O\+N\+\_\+\+R\+\_\+\+B\+C\+\_\+\+P\+KT}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+B\+C\+\_\+\+P\+KT@{R\+M\+O\+N\+\_\+\+R\+\_\+\+B\+C\+\_\+\+P\+KT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+B\+C\+\_\+\+P\+KT}{RMON\_R\_BC\_PKT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+B\+C\+\_\+\+P\+KT}

Rx Broadcast Packets Statistic Register, offset\+: 0x288 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga98acbbbfee54ea1c4761ee5951e2d126}\label{group___v_r_e_f___peripheral___access___layer_ga98acbbbfee54ea1c4761ee5951e2d126}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN@{R\+M\+O\+N\+\_\+\+R\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN@{R\+M\+O\+N\+\_\+\+R\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN}{RMON\_R\_CRC\_ALIGN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN}

Rx Packets with C\+R\+C/\+Align Error Statistic Register, offset\+: 0x290 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaee35958691ebf65df297df51e831818e}\label{group___v_r_e_f___peripheral___access___layer_gaee35958691ebf65df297df51e831818e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+F\+R\+AG@{R\+M\+O\+N\+\_\+\+R\+\_\+\+F\+R\+AG}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+F\+R\+AG@{R\+M\+O\+N\+\_\+\+R\+\_\+\+F\+R\+AG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+F\+R\+AG}{RMON\_R\_FRAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+F\+R\+AG}

Rx Packets Less Than 64 Bytes and Bad C\+RC Statistic Register, offset\+: 0x29C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaab2ebadf7930c35c12988b9fe13d5717}\label{group___v_r_e_f___peripheral___access___layer_gaab2ebadf7930c35c12988b9fe13d5717}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+J\+AB@{R\+M\+O\+N\+\_\+\+R\+\_\+\+J\+AB}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+J\+AB@{R\+M\+O\+N\+\_\+\+R\+\_\+\+J\+AB}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+J\+AB}{RMON\_R\_JAB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+J\+AB}

Rx Packets Greater Than M\+A\+X\+\_\+\+FL Bytes and Bad C\+RC Statistic Register, offset\+: 0x2\+A0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga73f455f86576de6c6f8bc81fd55f1ccc}\label{group___v_r_e_f___peripheral___access___layer_ga73f455f86576de6c6f8bc81fd55f1ccc}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+M\+C\+\_\+\+P\+KT@{R\+M\+O\+N\+\_\+\+R\+\_\+\+M\+C\+\_\+\+P\+KT}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+M\+C\+\_\+\+P\+KT@{R\+M\+O\+N\+\_\+\+R\+\_\+\+M\+C\+\_\+\+P\+KT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+M\+C\+\_\+\+P\+KT}{RMON\_R\_MC\_PKT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+M\+C\+\_\+\+P\+KT}

Rx Multicast Packets Statistic Register, offset\+: 0x28C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0bdaf564c0d4534a985a8dc0fd40febf}\label{group___v_r_e_f___peripheral___access___layer_ga0bdaf564c0d4534a985a8dc0fd40febf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+C\+T\+E\+TS@{R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+C\+T\+E\+TS}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+C\+T\+E\+TS@{R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+C\+T\+E\+TS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+C\+T\+E\+TS}{RMON\_R\_OCTETS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+C\+T\+E\+TS}

Rx Octets Statistic Register, offset\+: 0x2\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2c290a5355b4926b7474f6182a307ac5}\label{group___v_r_e_f___peripheral___access___layer_ga2c290a5355b4926b7474f6182a307ac5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+V\+E\+R\+S\+I\+ZE@{R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+V\+E\+R\+S\+I\+ZE}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+V\+E\+R\+S\+I\+ZE@{R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+V\+E\+R\+S\+I\+ZE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+V\+E\+R\+S\+I\+ZE}{RMON\_R\_OVERSIZE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+O\+V\+E\+R\+S\+I\+ZE}

Rx Packets Greater Than M\+A\+X\+\_\+\+FL and Good C\+RC Statistic Register, offset\+: 0x298 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf34a91d827363118fe9b09dff356fc40}\label{group___v_r_e_f___peripheral___access___layer_gaf34a91d827363118fe9b09dff356fc40}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+P1024\+T\+O2047@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P1024\+T\+O2047}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+P1024\+T\+O2047@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P1024\+T\+O2047}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+P1024\+T\+O2047}{RMON\_R\_P1024TO2047}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+P1024\+T\+O2047}

Rx 1024-\/ to 2047-\/\+Byte Packets Statistic Register, offset\+: 0x2\+BC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga292f0125073f649729d64219c1d7dc52}\label{group___v_r_e_f___peripheral___access___layer_ga292f0125073f649729d64219c1d7dc52}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+P128\+T\+O255@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P128\+T\+O255}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+P128\+T\+O255@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P128\+T\+O255}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+P128\+T\+O255}{RMON\_R\_P128TO255}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+P128\+T\+O255}

Rx 128-\/ to 255-\/\+Byte Packets Statistic Register, offset\+: 0x2\+B0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga58322abf0730d2787f99f25acb9560c6}\label{group___v_r_e_f___peripheral___access___layer_ga58322abf0730d2787f99f25acb9560c6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+P256\+T\+O511@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P256\+T\+O511}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+P256\+T\+O511@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P256\+T\+O511}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+P256\+T\+O511}{RMON\_R\_P256TO511}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+P256\+T\+O511}

Rx 256-\/ to 511-\/\+Byte Packets Statistic Register, offset\+: 0x2\+B4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf77be1e3f50ad88ef065ae705921e078}\label{group___v_r_e_f___peripheral___access___layer_gaf77be1e3f50ad88ef065ae705921e078}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+P512\+T\+O1023@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P512\+T\+O1023}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+P512\+T\+O1023@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P512\+T\+O1023}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+P512\+T\+O1023}{RMON\_R\_P512TO1023}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+P512\+T\+O1023}

Rx 512-\/ to 1023-\/\+Byte Packets Statistic Register, offset\+: 0x2\+B8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7734364705f07e224edb096017ec3ec2}\label{group___v_r_e_f___peripheral___access___layer_ga7734364705f07e224edb096017ec3ec2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+P64@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P64}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+P64@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P64}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+P64}{RMON\_R\_P64}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+P64}

Rx 64-\/\+Byte Packets Statistic Register, offset\+: 0x2\+A8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga52905aa4385d66a0c9d843c7bef57da5}\label{group___v_r_e_f___peripheral___access___layer_ga52905aa4385d66a0c9d843c7bef57da5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+P65\+T\+O127@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P65\+T\+O127}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+P65\+T\+O127@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P65\+T\+O127}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+P65\+T\+O127}{RMON\_R\_P65TO127}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+P65\+T\+O127}

Rx 65-\/ to 127-\/\+Byte Packets Statistic Register, offset\+: 0x2\+AC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaca835ef3ce11b8556e13ce28f2ddbb3a}\label{group___v_r_e_f___peripheral___access___layer_gaca835ef3ce11b8556e13ce28f2ddbb3a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+\_\+\+G\+T\+E2048@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+\_\+\+G\+T\+E2048}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+\_\+\+G\+T\+E2048@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+\_\+\+G\+T\+E2048}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+\_\+\+G\+T\+E2048}{RMON\_R\_P\_GTE2048}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+\_\+\+G\+T\+E2048}

Rx Packets Greater than 2048 Bytes Statistic Register, offset\+: 0x2\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga56f6d97274f93f49b3fe6ea36b02e936}\label{group___v_r_e_f___peripheral___access___layer_ga56f6d97274f93f49b3fe6ea36b02e936}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+A\+C\+K\+E\+TS@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+A\+C\+K\+E\+TS}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+A\+C\+K\+E\+TS@{R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+A\+C\+K\+E\+TS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+A\+C\+K\+E\+TS}{RMON\_R\_PACKETS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+P\+A\+C\+K\+E\+TS}

Rx Packet Count Statistic Register, offset\+: 0x284 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad97d01d705241a209ef718530e148ff8}\label{group___v_r_e_f___peripheral___access___layer_gad97d01d705241a209ef718530e148ff8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+R\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE@{R\+M\+O\+N\+\_\+\+R\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE}}
\index{R\+M\+O\+N\+\_\+\+R\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE@{R\+M\+O\+N\+\_\+\+R\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+R\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE}{RMON\_R\_UNDERSIZE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+R\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE}

Rx Packets with Less Than 64 Bytes and Good C\+RC Statistic Register, offset\+: 0x294 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2515be4fc15d5a32d6919fddb7f4715e}\label{group___v_r_e_f___peripheral___access___layer_ga2515be4fc15d5a32d6919fddb7f4715e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+B\+C\+\_\+\+P\+KT@{R\+M\+O\+N\+\_\+\+T\+\_\+\+B\+C\+\_\+\+P\+KT}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+B\+C\+\_\+\+P\+KT@{R\+M\+O\+N\+\_\+\+T\+\_\+\+B\+C\+\_\+\+P\+KT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+B\+C\+\_\+\+P\+KT}{RMON\_T\_BC\_PKT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+B\+C\+\_\+\+P\+KT}

Tx Broadcast Packets Statistic Register, offset\+: 0x208 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaeb3c90dd51644caef781d9bfe024cc34}\label{group___v_r_e_f___peripheral___access___layer_gaeb3c90dd51644caef781d9bfe024cc34}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+OL@{R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+OL}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+OL@{R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+OL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+OL}{RMON\_T\_COL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+OL}

Tx Collision Count Statistic Register, offset\+: 0x224 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6c0a8e6e64ee686299b43b4f27a536ee}\label{group___v_r_e_f___peripheral___access___layer_ga6c0a8e6e64ee686299b43b4f27a536ee}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN@{R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN@{R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN}{RMON\_T\_CRC\_ALIGN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+C\+R\+C\+\_\+\+A\+L\+I\+GN}

Tx Packets with C\+R\+C/\+Align Error Statistic Register, offset\+: 0x210 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga43ff03080792022c5185c36be6c1a3c5}\label{group___v_r_e_f___peripheral___access___layer_ga43ff03080792022c5185c36be6c1a3c5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+F\+R\+AG@{R\+M\+O\+N\+\_\+\+T\+\_\+\+F\+R\+AG}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+F\+R\+AG@{R\+M\+O\+N\+\_\+\+T\+\_\+\+F\+R\+AG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+F\+R\+AG}{RMON\_T\_FRAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+F\+R\+AG}

Tx Packets Less Than 64 Bytes and Bad C\+RC Statistic Register, offset\+: 0x21C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf9bf25576c07f0aa60ecc4e22abd8221}\label{group___v_r_e_f___peripheral___access___layer_gaf9bf25576c07f0aa60ecc4e22abd8221}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+J\+AB@{R\+M\+O\+N\+\_\+\+T\+\_\+\+J\+AB}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+J\+AB@{R\+M\+O\+N\+\_\+\+T\+\_\+\+J\+AB}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+J\+AB}{RMON\_T\_JAB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+J\+AB}

Tx Packets Greater Than M\+A\+X\+\_\+\+FL bytes and Bad C\+RC Statistic Register, offset\+: 0x220 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0ad31fd558803b36545551f51cd5ad48}\label{group___v_r_e_f___peripheral___access___layer_ga0ad31fd558803b36545551f51cd5ad48}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+M\+C\+\_\+\+P\+KT@{R\+M\+O\+N\+\_\+\+T\+\_\+\+M\+C\+\_\+\+P\+KT}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+M\+C\+\_\+\+P\+KT@{R\+M\+O\+N\+\_\+\+T\+\_\+\+M\+C\+\_\+\+P\+KT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+M\+C\+\_\+\+P\+KT}{RMON\_T\_MC\_PKT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+M\+C\+\_\+\+P\+KT}

Tx Multicast Packets Statistic Register, offset\+: 0x20C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa4c2d440cda7c77793260d588ac6c915}\label{group___v_r_e_f___peripheral___access___layer_gaa4c2d440cda7c77793260d588ac6c915}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+C\+T\+E\+TS@{R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+C\+T\+E\+TS}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+C\+T\+E\+TS@{R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+C\+T\+E\+TS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+C\+T\+E\+TS}{RMON\_T\_OCTETS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+C\+T\+E\+TS}

Tx Octets Statistic Register, offset\+: 0x244 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaed13287b0e5f9fa24d990f98215852db}\label{group___v_r_e_f___peripheral___access___layer_gaed13287b0e5f9fa24d990f98215852db}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+V\+E\+R\+S\+I\+ZE@{R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+V\+E\+R\+S\+I\+ZE}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+V\+E\+R\+S\+I\+ZE@{R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+V\+E\+R\+S\+I\+ZE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+V\+E\+R\+S\+I\+ZE}{RMON\_T\_OVERSIZE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+O\+V\+E\+R\+S\+I\+ZE}

Tx Packets GT M\+A\+X\+\_\+\+FL bytes and Good C\+RC Statistic Register, offset\+: 0x218 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0e2ad1f67bcf39cf401b641b78efb860}\label{group___v_r_e_f___peripheral___access___layer_ga0e2ad1f67bcf39cf401b641b78efb860}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+P1024\+T\+O2047@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P1024\+T\+O2047}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+P1024\+T\+O2047@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P1024\+T\+O2047}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+P1024\+T\+O2047}{RMON\_T\_P1024TO2047}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+P1024\+T\+O2047}

Tx 1024-\/ to 2047-\/byte Packets Statistic Register, offset\+: 0x23C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8935928022e4abf9f86401bf076bf8b5}\label{group___v_r_e_f___peripheral___access___layer_ga8935928022e4abf9f86401bf076bf8b5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+P128\+T\+O255@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P128\+T\+O255}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+P128\+T\+O255@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P128\+T\+O255}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+P128\+T\+O255}{RMON\_T\_P128TO255}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+P128\+T\+O255}

Tx 128-\/ to 255-\/byte Packets Statistic Register, offset\+: 0x230 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf019ca567266ea7a1319f463f5ded206}\label{group___v_r_e_f___peripheral___access___layer_gaf019ca567266ea7a1319f463f5ded206}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+P256\+T\+O511@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P256\+T\+O511}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+P256\+T\+O511@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P256\+T\+O511}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+P256\+T\+O511}{RMON\_T\_P256TO511}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+P256\+T\+O511}

Tx 256-\/ to 511-\/byte Packets Statistic Register, offset\+: 0x234 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a}\label{group___v_r_e_f___peripheral___access___layer_ga0c1c2ade9ca60d9e4c26e3b9bb62ca9a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+P512\+T\+O1023@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P512\+T\+O1023}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+P512\+T\+O1023@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P512\+T\+O1023}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+P512\+T\+O1023}{RMON\_T\_P512TO1023}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+P512\+T\+O1023}

Tx 512-\/ to 1023-\/byte Packets Statistic Register, offset\+: 0x238 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1d5232b06af7603d13d2f1ab3a045e3a}\label{group___v_r_e_f___peripheral___access___layer_ga1d5232b06af7603d13d2f1ab3a045e3a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+P64@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P64}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+P64@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P64}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+P64}{RMON\_T\_P64}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+P64}

Tx 64-\/\+Byte Packets Statistic Register, offset\+: 0x228 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac5c60306f0cbf3296aeb3a2144c64318}\label{group___v_r_e_f___peripheral___access___layer_gac5c60306f0cbf3296aeb3a2144c64318}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+P65\+T\+O127@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P65\+T\+O127}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+P65\+T\+O127@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P65\+T\+O127}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+P65\+T\+O127}{RMON\_T\_P65TO127}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+P65\+T\+O127}

Tx 65-\/ to 127-\/byte Packets Statistic Register, offset\+: 0x22C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae6d9a2af05e1aba8b3df363807fd4682}\label{group___v_r_e_f___peripheral___access___layer_gae6d9a2af05e1aba8b3df363807fd4682}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+\_\+\+G\+T\+E2048@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+\_\+\+G\+T\+E2048}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+\_\+\+G\+T\+E2048@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+\_\+\+G\+T\+E2048}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+\_\+\+G\+T\+E2048}{RMON\_T\_P\_GTE2048}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+\_\+\+G\+T\+E2048}

Tx Packets Greater Than 2048 Bytes Statistic Register, offset\+: 0x240 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga249efa2e09d4eaaca401fd5d0c9ea6db}\label{group___v_r_e_f___peripheral___access___layer_ga249efa2e09d4eaaca401fd5d0c9ea6db}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+A\+C\+K\+E\+TS@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+A\+C\+K\+E\+TS}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+A\+C\+K\+E\+TS@{R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+A\+C\+K\+E\+TS}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+A\+C\+K\+E\+TS}{RMON\_T\_PACKETS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+P\+A\+C\+K\+E\+TS}

Tx Packet Count Statistic Register, offset\+: 0x204 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga4917a98c71a46e6953efeee6058352c6}\label{group___v_r_e_f___peripheral___access___layer_ga4917a98c71a46e6953efeee6058352c6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+M\+O\+N\+\_\+\+T\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE@{R\+M\+O\+N\+\_\+\+T\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE}}
\index{R\+M\+O\+N\+\_\+\+T\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE@{R\+M\+O\+N\+\_\+\+T\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+M\+O\+N\+\_\+\+T\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE}{RMON\_T\_UNDERSIZE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+M\+O\+N\+\_\+\+T\+\_\+\+U\+N\+D\+E\+R\+S\+I\+ZE}

Tx Packets Less Than Bytes and Good C\+RC Statistic Register, offset\+: 0x214 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaed92ad6e80b4c577d8f78cb77ac11f4e}\label{group___v_r_e_f___peripheral___access___layer_gaed92ad6e80b4c577d8f78cb77ac11f4e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+MR@{R\+MR}}
\index{R\+MR@{R\+MR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+MR}{RMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+MR}

S\+AI Receive Mask Register, offset\+: 0x\+E0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0b1280c88913b5fbf92826967aa708cd}\label{group___v_r_e_f___peripheral___access___layer_ga0b1280c88913b5fbf92826967aa708cd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+O\+T\+L\+\_\+\+CA@{R\+O\+T\+L\+\_\+\+CA}}
\index{R\+O\+T\+L\+\_\+\+CA@{R\+O\+T\+L\+\_\+\+CA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+O\+T\+L\+\_\+\+CA}{ROTL\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t R\+O\+T\+L\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Rotate Left command..General Purpose Register 8 -\/ Rotate Left command, array offset\+: 0x9\+C8, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga1c96461e2e5b1b4e9f1c730eb786ee0a}\label{group___v_r_e_f___peripheral___access___layer_ga1c96461e2e5b1b4e9f1c730eb786ee0a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+O\+T\+L\+\_\+\+C\+AA@{R\+O\+T\+L\+\_\+\+C\+AA}}
\index{R\+O\+T\+L\+\_\+\+C\+AA@{R\+O\+T\+L\+\_\+\+C\+AA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+O\+T\+L\+\_\+\+C\+AA}{ROTL\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t R\+O\+T\+L\+\_\+\+C\+AA}

Accumulator register -\/ Rotate Left command, offset\+: 0x9\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf0d636f7e010fffbb43efa20db3bf3ea}\label{group___v_r_e_f___peripheral___access___layer_gaf0d636f7e010fffbb43efa20db3bf3ea}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+O\+T\+L\+\_\+\+C\+A\+SR@{R\+O\+T\+L\+\_\+\+C\+A\+SR}}
\index{R\+O\+T\+L\+\_\+\+C\+A\+SR@{R\+O\+T\+L\+\_\+\+C\+A\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+O\+T\+L\+\_\+\+C\+A\+SR}{ROTL\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t R\+O\+T\+L\+\_\+\+C\+A\+SR}

Status register -\/ Rotate Left command, offset\+: 0x9\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadb3a6cb8a3c37e9a55ab12962d0983d1}\label{group___v_r_e_f___peripheral___access___layer_gadb3a6cb8a3c37e9a55ab12962d0983d1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+P\+FC@{R\+P\+FC}}
\index{R\+P\+FC@{R\+P\+FC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+P\+FC}{RPFC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t R\+P\+FC}

Reset Pin Filter Control register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9423324babed28ac7e0a6990356c8cb1}\label{group___v_r_e_f___peripheral___access___layer_ga9423324babed28ac7e0a6990356c8cb1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+P\+FW@{R\+P\+FW}}
\index{R\+P\+FW@{R\+P\+FW}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+P\+FW}{RPFW}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t R\+P\+FW}

Reset Pin Filter Width register, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga19d1ada2a3173e7a98019a06f225ca1b}\label{group___v_r_e_f___peripheral___access___layer_ga19d1ada2a3173e7a98019a06f225ca1b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+S\+EM@{R\+S\+EM}}
\index{R\+S\+EM@{R\+S\+EM}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+S\+EM}{RSEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+S\+EM}

Receive F\+I\+FO Section Empty Threshold, offset\+: 0x194 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad10ae0d821edec8a6cf1bf982a307b91}\label{group___v_r_e_f___peripheral___access___layer_gad10ae0d821edec8a6cf1bf982a307b91}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+S\+ER@{R\+S\+ER}}
\index{R\+S\+ER@{R\+S\+ER}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+S\+ER}{RSER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+S\+ER}

D\+M\+A/\+Interrupt Request Select and Enable Register, offset\+: 0x30 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafe03d0d221895523af2f04cb4d9bffde}\label{group___v_r_e_f___peripheral___access___layer_gafe03d0d221895523af2f04cb4d9bffde}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+S\+FL@{R\+S\+FL}}
\index{R\+S\+FL@{R\+S\+FL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+S\+FL}{RSFL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+S\+FL}

Receive F\+I\+FO Section Full Threshold, offset\+: 0x190 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8670159f3a9ccefebd38368189765e17}\label{group___v_r_e_f___peripheral___access___layer_ga8670159f3a9ccefebd38368189765e17}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+ST@{R\+ST}}
\index{R\+ST@{R\+ST}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+ST}{RST}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t R\+ST}

L\+L\+WU Reset Enable register, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga095ee56174bca40b8f3b42792b2aa554}\label{group___v_r_e_f___peripheral___access___layer_ga095ee56174bca40b8f3b42792b2aa554}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+S\+T\+C\+NT@{R\+S\+T\+C\+NT}}
\index{R\+S\+T\+C\+NT@{R\+S\+T\+C\+NT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+S\+T\+C\+NT}{RSTCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t R\+S\+T\+C\+NT}

Watchdog Reset Count register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2584067355457f0ec79d3bf90ac6dd50}\label{group___v_r_e_f___peripheral___access___layer_ga2584067355457f0ec79d3bf90ac6dd50}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+W\+F\+I\+FO@{R\+W\+F\+I\+FO}}
\index{R\+W\+F\+I\+FO@{R\+W\+F\+I\+FO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+W\+F\+I\+FO}{RWFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t R\+W\+F\+I\+FO}

U\+A\+RT F\+I\+FO Receive Watermark, offset\+: 0x15 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga30926c424788b94e5d29ab98cb8bac1e}\label{group___v_r_e_f___peripheral___access___layer_ga30926c424788b94e5d29ab98cb8bac1e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+X14\+M\+A\+SK@{R\+X14\+M\+A\+SK}}
\index{R\+X14\+M\+A\+SK@{R\+X14\+M\+A\+SK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+X14\+M\+A\+SK}{RX14MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+X14\+M\+A\+SK}

Rx 14 Mask register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab3ebd58a3a24c6ca80f804ea56fd3d3b}\label{group___v_r_e_f___peripheral___access___layer_gab3ebd58a3a24c6ca80f804ea56fd3d3b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+X15\+M\+A\+SK@{R\+X15\+M\+A\+SK}}
\index{R\+X15\+M\+A\+SK@{R\+X15\+M\+A\+SK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+X15\+M\+A\+SK}{RX15MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+X15\+M\+A\+SK}

Rx 15 Mask register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0dea8ce252243b9f7caaabeb24bd880a}\label{group___v_r_e_f___peripheral___access___layer_ga0dea8ce252243b9f7caaabeb24bd880a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+X\+F\+G\+M\+A\+SK@{R\+X\+F\+G\+M\+A\+SK}}
\index{R\+X\+F\+G\+M\+A\+SK@{R\+X\+F\+G\+M\+A\+SK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+X\+F\+G\+M\+A\+SK}{RXFGMASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+X\+F\+G\+M\+A\+SK}

Rx F\+I\+FO Global Mask register, offset\+: 0x48 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga068e84aeb58da0d6b60963aba62ca254}\label{group___v_r_e_f___peripheral___access___layer_ga068e84aeb58da0d6b60963aba62ca254}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+X\+F\+IR@{R\+X\+F\+IR}}
\index{R\+X\+F\+IR@{R\+X\+F\+IR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+X\+F\+IR}{RXFIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+X\+F\+IR}

Rx F\+I\+FO Information Register, offset\+: 0x4C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac60db58d1ff9c9bae1ff1460dd6972ab}\label{group___v_r_e_f___peripheral___access___layer_gac60db58d1ff9c9bae1ff1460dd6972ab}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+X\+F\+R0@{R\+X\+F\+R0}}
\index{R\+X\+F\+R0@{R\+X\+F\+R0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+X\+F\+R0}{RXFR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+X\+F\+R0}

Receive F\+I\+FO Registers, offset\+: 0x7C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafdbe91d4e8ea80ec8bcc8c89551429e1}\label{group___v_r_e_f___peripheral___access___layer_gafdbe91d4e8ea80ec8bcc8c89551429e1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+X\+F\+R1@{R\+X\+F\+R1}}
\index{R\+X\+F\+R1@{R\+X\+F\+R1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+X\+F\+R1}{RXFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+X\+F\+R1}

Receive F\+I\+FO Registers, offset\+: 0x80 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac4caeaac62400fb5d871f11574557a22}\label{group___v_r_e_f___peripheral___access___layer_gac4caeaac62400fb5d871f11574557a22}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+X\+F\+R2@{R\+X\+F\+R2}}
\index{R\+X\+F\+R2@{R\+X\+F\+R2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+X\+F\+R2}{RXFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+X\+F\+R2}

Receive F\+I\+FO Registers, offset\+: 0x84 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa997d3f01aca2c5e21a526b29e466f27}\label{group___v_r_e_f___peripheral___access___layer_gaa997d3f01aca2c5e21a526b29e466f27}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+X\+F\+R3@{R\+X\+F\+R3}}
\index{R\+X\+F\+R3@{R\+X\+F\+R3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+X\+F\+R3}{RXFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\+X\+F\+R3}

Receive F\+I\+FO Registers, offset\+: 0x88 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga22ac97ce9a5bdf88fe8244dda097722b}\label{group___v_r_e_f___peripheral___access___layer_ga22ac97ce9a5bdf88fe8244dda097722b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+X\+I\+MR@{R\+X\+I\+MR}}
\index{R\+X\+I\+MR@{R\+X\+I\+MR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+X\+I\+MR}{RXIMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+X\+I\+MR\mbox{[}16\mbox{]}}

Rx Individual Mask Registers, array offset\+: 0x880, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5c2048bfa07070031acbee2dd7e64391}\label{group___v_r_e_f___peripheral___access___layer_ga5c2048bfa07070031acbee2dd7e64391}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!R\+X\+M\+G\+M\+A\+SK@{R\+X\+M\+G\+M\+A\+SK}}
\index{R\+X\+M\+G\+M\+A\+SK@{R\+X\+M\+G\+M\+A\+SK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{R\+X\+M\+G\+M\+A\+SK}{RXMGMASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+X\+M\+G\+M\+A\+SK}

Rx Mailboxes Global Mask Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}\label{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S@{S}}
\index{S@{S}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S}{S}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S}

I2C Status register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}\label{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S@{S}}
\index{S@{S}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S}{S}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S}

M\+CG Status Register, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}\label{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S@{S}}
\index{S@{S}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S}{S}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S}

Channel n Status register, array offset\+: 0x14, array step\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}\label{group___v_r_e_f___peripheral___access___layer_gababb54850c6689ddd1ac5723d7551f6a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S@{S}}
\index{S@{S}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S}{S}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S}

Channel n Status register, array offset\+: 0x14, array step\+: 0x28 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac4e320927bd72445c49414603b05f792}\label{group___v_r_e_f___peripheral___access___layer_gac4e320927bd72445c49414603b05f792}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S1@{S1}}
\index{S1@{S1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S1}{S1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t S1}

U\+A\+RT Status Register 1, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaafdaf251d5cfeb18803536542a880459}\label{group___v_r_e_f___peripheral___access___layer_gaafdaf251d5cfeb18803536542a880459}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S2@{S2}}
\index{S2@{S2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S2}{S2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S2}

U\+A\+RT Status Register 2, offset\+: 0x5 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}\label{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+A\+D\+DR@{S\+A\+D\+DR}}
\index{S\+A\+D\+DR@{S\+A\+D\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+A\+D\+DR}{SADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+A\+D\+DR}

T\+CD Source Address, array offset\+: 0x1000, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}\label{group___v_r_e_f___peripheral___access___layer_ga821c25191533123bf8aca63e3dc2b79e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+A\+D\+DR@{S\+A\+D\+DR}}
\index{S\+A\+D\+DR@{S\+A\+D\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+A\+D\+DR}{SADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+A\+D\+DR}

T\+CD Source Address, array offset\+: 0x1000, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}\label{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!SC@{SC}}
\index{SC@{SC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SC}{SC}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC}

Status And Control, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}\label{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!SC@{SC}}
\index{SC@{SC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SC}{SC}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SC}

M\+CG Status and Control Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}\label{group___v_r_e_f___peripheral___access___layer_ga71c139861c5c28b6a6e81b2b1c72946a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!SC@{SC}}
\index{SC@{SC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SC}{SC}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC}

Status and Control register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}\label{group___v_r_e_f___peripheral___access___layer_ga369ca7d5284929a823dab79b7d10d81f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!SC@{SC}}
\index{SC@{SC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SC}{SC}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SC}

V\+R\+EF Status and Control Register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac2f336dedf67a3b6dc792098c25f1197}\label{group___v_r_e_f___peripheral___access___layer_gac2f336dedf67a3b6dc792098c25f1197}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+C1@{S\+C1}}
\index{S\+C1@{S\+C1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+C1}{SC1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C1\mbox{[}2\mbox{]}}

A\+DC Status and Control Registers 1, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab3540714d43d0b62818c72e8dc20d90a}\label{group___v_r_e_f___peripheral___access___layer_gab3540714d43d0b62818c72e8dc20d90a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+C2@{S\+C2}}
\index{S\+C2@{S\+C2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+C2}{SC2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C2}

Status and Control Register 2, offset\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac9553a6641fb9da34cb7a0b63c7b2d4e}\label{group___v_r_e_f___peripheral___access___layer_gac9553a6641fb9da34cb7a0b63c7b2d4e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+C3@{S\+C3}}
\index{S\+C3@{S\+C3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+C3}{SC3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C3}

Status and Control Register 3, offset\+: 0x24 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga56f3400a3098ef029b33068a871051da}\label{group___v_r_e_f___peripheral___access___layer_ga56f3400a3098ef029b33068a871051da}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+C\+G\+C1@{S\+C\+G\+C1}}
\index{S\+C\+G\+C1@{S\+C\+G\+C1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+C\+G\+C1}{SCGC1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C1}

System Clock Gating Control Register 1, offset\+: 0x1028 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga60de3b2b35648ee6eec819ffa3243fd7}\label{group___v_r_e_f___peripheral___access___layer_ga60de3b2b35648ee6eec819ffa3243fd7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+C\+G\+C2@{S\+C\+G\+C2}}
\index{S\+C\+G\+C2@{S\+C\+G\+C2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+C\+G\+C2}{SCGC2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C2}

System Clock Gating Control Register 2, offset\+: 0x102C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga759ea74edf1679b433c736d994f3ac16}\label{group___v_r_e_f___peripheral___access___layer_ga759ea74edf1679b433c736d994f3ac16}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+C\+G\+C3@{S\+C\+G\+C3}}
\index{S\+C\+G\+C3@{S\+C\+G\+C3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+C\+G\+C3}{SCGC3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C3}

System Clock Gating Control Register 3, offset\+: 0x1030 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga342559d79209f064052a8a005bfd38a3}\label{group___v_r_e_f___peripheral___access___layer_ga342559d79209f064052a8a005bfd38a3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+C\+G\+C4@{S\+C\+G\+C4}}
\index{S\+C\+G\+C4@{S\+C\+G\+C4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+C\+G\+C4}{SCGC4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C4}

System Clock Gating Control Register 4, offset\+: 0x1034 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0c6b967745d0bb3e1bd280f7dd98db49}\label{group___v_r_e_f___peripheral___access___layer_ga0c6b967745d0bb3e1bd280f7dd98db49}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+C\+G\+C5@{S\+C\+G\+C5}}
\index{S\+C\+G\+C5@{S\+C\+G\+C5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+C\+G\+C5}{SCGC5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C5}

System Clock Gating Control Register 5, offset\+: 0x1038 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga8075f4fb5887b43eba04eb636853be29}\label{group___v_r_e_f___peripheral___access___layer_ga8075f4fb5887b43eba04eb636853be29}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+C\+G\+C6@{S\+C\+G\+C6}}
\index{S\+C\+G\+C6@{S\+C\+G\+C6}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+C\+G\+C6}{SCGC6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C6}

System Clock Gating Control Register 6, offset\+: 0x103C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafa6e40b1dfd085e74bffc345bd359205}\label{group___v_r_e_f___peripheral___access___layer_gafa6e40b1dfd085e74bffc345bd359205}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+C\+G\+C7@{S\+C\+G\+C7}}
\index{S\+C\+G\+C7@{S\+C\+G\+C7}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+C\+G\+C7}{SCGC7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C7}

System Clock Gating Control Register 7, offset\+: 0x1040 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3fa18be8bc25b11eff5d36fbad087a91}\label{group___v_r_e_f___peripheral___access___layer_ga3fa18be8bc25b11eff5d36fbad087a91}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+CR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+CR}

C\+MP Status and Control Register, offset\+: 0x3 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5baf01a3a36a117e2bebdd02d6d6876a}\label{group___v_r_e_f___peripheral___access___layer_ga5baf01a3a36a117e2bebdd02d6d6876a}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+D\+ID@{S\+D\+ID}}
\index{S\+D\+ID@{S\+D\+ID}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+D\+ID}{SDID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+D\+ID}

System Device Identification Register, offset\+: 0x1024 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga31235a08f568be7aa41963234a9d676c}\label{group___v_r_e_f___peripheral___access___layer_ga31235a08f568be7aa41963234a9d676c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+E\+EI@{S\+E\+EI}}
\index{S\+E\+EI@{S\+E\+EI}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+E\+EI}{SEEI}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t S\+E\+EI}

Set Enable Error Interrupt Register, offset\+: 0x19 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga325eddaf96c9a3e8006e525499c2d5eb}\label{group___v_r_e_f___peripheral___access___layer_ga325eddaf96c9a3e8006e525499c2d5eb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+E\+RQ@{S\+E\+RQ}}
\index{S\+E\+RQ@{S\+E\+RQ}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+E\+RQ}{SERQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t S\+E\+RQ}

Set Enable Request Register, offset\+: 0x1B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga47ffbf57d1749471af68be10a93828bf}\label{group___v_r_e_f___peripheral___access___layer_ga47ffbf57d1749471af68be10a93828bf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+E\+RV@{S\+E\+RV}}
\index{S\+E\+RV@{S\+E\+RV}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+E\+RV}{SERV}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t S\+E\+RV}

Service Register, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga43f41cb15ff955816cb40f46ca2000f6}\label{group___v_r_e_f___peripheral___access___layer_ga43f41cb15ff955816cb40f46ca2000f6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+ET@{S\+ET}}
\index{S\+ET@{S\+ET}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+ET}{SET}}
{\footnotesize\ttfamily struct \{ ... \}   S\+ET\mbox{[}4\mbox{]}\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaeb03a7d2de0c18c66911428d9cb8f080}\label{group___v_r_e_f___peripheral___access___layer_gaeb03a7d2de0c18c66911428d9cb8f080}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+F\+I\+FO@{S\+F\+I\+FO}}
\index{S\+F\+I\+FO@{S\+F\+I\+FO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+F\+I\+FO}{SFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+F\+I\+FO}

U\+A\+RT F\+I\+FO Status Register, offset\+: 0x12 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}\label{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+L\+A\+ST@{S\+L\+A\+ST}}
\index{S\+L\+A\+ST@{S\+L\+A\+ST}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+L\+A\+ST}{SLAST}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+L\+A\+ST}

T\+CD Last Source Address Adjustment, array offset\+: 0x100C, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}\label{group___v_r_e_f___peripheral___access___layer_ga259cfcca8e9764142934b37873e0b2ea}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+L\+A\+ST@{S\+L\+A\+ST}}
\index{S\+L\+A\+ST@{S\+L\+A\+ST}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+L\+A\+ST}{SLAST}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+L\+A\+ST}

T\+CD Last Source Address Adjustment, array offset\+: 0x100C, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga289303c4d837180d3b16b684f80f0ba0}\label{group___v_r_e_f___peripheral___access___layer_ga289303c4d837180d3b16b684f80f0ba0}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+L\+A\+VE@{S\+L\+A\+VE}}
\index{S\+L\+A\+VE@{S\+L\+A\+VE}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+L\+A\+VE}{SLAVE}}
{\footnotesize\ttfamily struct \{ ... \}   S\+L\+A\+VE\mbox{[}5\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae84d7b4597381d16c807ac8c0f77b12c}\label{group___v_r_e_f___peripheral___access___layer_gae84d7b4597381d16c807ac8c0f77b12c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+L\+TH@{S\+L\+TH}}
\index{S\+L\+TH@{S\+L\+TH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+L\+TH}{SLTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+L\+TH}

I2C S\+CL Low Timeout Register High, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae154cfc39aa9ad234093c3a7a469a27d}\label{group___v_r_e_f___peripheral___access___layer_gae154cfc39aa9ad234093c3a7a469a27d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+L\+TL@{S\+L\+TL}}
\index{S\+L\+TL@{S\+L\+TL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+L\+TL}{SLTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+L\+TL}

I2C S\+CL Low Timeout Register Low, offset\+: 0xB \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7da5c460cfe30d313f3f057de44ae6b6}\label{group___v_r_e_f___peripheral___access___layer_ga7da5c460cfe30d313f3f057de44ae6b6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+MB@{S\+MB}}
\index{S\+MB@{S\+MB}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+MB}{SMB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+MB}

I2C S\+M\+Bus Control and Status register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}\label{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+O\+FF@{S\+O\+FF}}
\index{S\+O\+FF@{S\+O\+FF}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+O\+FF}{SOFF}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t S\+O\+FF}

T\+CD Signed Source Address Offset, array offset\+: 0x1004, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}\label{group___v_r_e_f___peripheral___access___layer_gab83ecd61515a229daa91f7ee98f377d7}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+O\+FF@{S\+O\+FF}}
\index{S\+O\+FF@{S\+O\+FF}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+O\+FF}{SOFF}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t S\+O\+FF}

T\+CD Signed Source Address Offset, array offset\+: 0x1004, array step\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga664d93365324a7dcc740fa58f095e7ab}\label{group___v_r_e_f___peripheral___access___layer_ga664d93365324a7dcc740fa58f095e7ab}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+O\+F\+T\+H\+LD@{S\+O\+F\+T\+H\+LD}}
\index{S\+O\+F\+T\+H\+LD@{S\+O\+F\+T\+H\+LD}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+O\+F\+T\+H\+LD}{SOFTHLD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+O\+F\+T\+H\+LD}

S\+OF Threshold register, offset\+: 0x\+AC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2dd2ae7d066d4b4240fe56f72f0f7095}\label{group___v_r_e_f___peripheral___access___layer_ga2dd2ae7d066d4b4240fe56f72f0f7095}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+O\+P\+T1@{S\+O\+P\+T1}}
\index{S\+O\+P\+T1@{S\+O\+P\+T1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+O\+P\+T1}{SOPT1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T1}

System Options Register 1, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae691410c960f357d63ab3b479cb59641}\label{group___v_r_e_f___peripheral___access___layer_gae691410c960f357d63ab3b479cb59641}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+O\+P\+T1\+C\+FG@{S\+O\+P\+T1\+C\+FG}}
\index{S\+O\+P\+T1\+C\+FG@{S\+O\+P\+T1\+C\+FG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+O\+P\+T1\+C\+FG}{SOPT1CFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T1\+C\+FG}

S\+O\+P\+T1 Configuration Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3f8dc2ae265d799ec159ccd2c2fddabd}\label{group___v_r_e_f___peripheral___access___layer_ga3f8dc2ae265d799ec159ccd2c2fddabd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+O\+P\+T2@{S\+O\+P\+T2}}
\index{S\+O\+P\+T2@{S\+O\+P\+T2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+O\+P\+T2}{SOPT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T2}

System Options Register 2, offset\+: 0x1004 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5e152370dc7f083dff49c4e56e669435}\label{group___v_r_e_f___peripheral___access___layer_ga5e152370dc7f083dff49c4e56e669435}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+O\+P\+T4@{S\+O\+P\+T4}}
\index{S\+O\+P\+T4@{S\+O\+P\+T4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+O\+P\+T4}{SOPT4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T4}

System Options Register 4, offset\+: 0x100C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad3423d05c1b61a09639d9ea8b5d3ea66}\label{group___v_r_e_f___peripheral___access___layer_gad3423d05c1b61a09639d9ea8b5d3ea66}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+O\+P\+T5@{S\+O\+P\+T5}}
\index{S\+O\+P\+T5@{S\+O\+P\+T5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+O\+P\+T5}{SOPT5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T5}

System Options Register 5, offset\+: 0x1010 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9a5cff1a3ad3808a7b9478791a37915d}\label{group___v_r_e_f___peripheral___access___layer_ga9a5cff1a3ad3808a7b9478791a37915d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+O\+P\+T7@{S\+O\+P\+T7}}
\index{S\+O\+P\+T7@{S\+O\+P\+T7}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+O\+P\+T7}{SOPT7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T7}

System Options Register 7, offset\+: 0x1018 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga580a2c7b622f8b50342faed2cfcd9fbb}\label{group___v_r_e_f___peripheral___access___layer_ga580a2c7b622f8b50342faed2cfcd9fbb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!SP@{SP}}
\index{SP@{SP}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SP}{SP}}
{\footnotesize\ttfamily struct \{ ... \}   SP\mbox{[}5\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga5634132d0d636b9eac05627fe9e2b2f9}\label{group___v_r_e_f___peripheral___access___layer_ga5634132d0d636b9eac05627fe9e2b2f9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!SR@{SR}}
\index{SR@{SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SR}

D\+AC Status Register, offset\+: 0x20 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa4e5f09c578d8d5c138b41a1e740df3f}\label{group___v_r_e_f___peripheral___access___layer_gaa4e5f09c578d8d5c138b41a1e740df3f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!SR@{SR}}
\index{SR@{SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SR}

R\+N\+GA Status Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}\label{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!SR@{SR}}
\index{SR@{SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

R\+TC Status Register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}\label{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!SR@{SR}}
\index{SR@{SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{SR}{SR}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

Status Register, offset\+: 0x2C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga41d4e6ae9fb47445146929d15e97153f}\label{group___v_r_e_f___peripheral___access___layer_ga41d4e6ae9fb47445146929d15e97153f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+R\+S0@{S\+R\+S0}}
\index{S\+R\+S0@{S\+R\+S0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+R\+S0}{SRS0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t S\+R\+S0}

System Reset Status Register 0, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2164524ec77565baad264a25fbc65378}\label{group___v_r_e_f___peripheral___access___layer_ga2164524ec77565baad264a25fbc65378}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+R\+S1@{S\+R\+S1}}
\index{S\+R\+S1@{S\+R\+S1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+R\+S1}{SRS1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t S\+R\+S1}

System Reset Status Register 1, offset\+: 0x1 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga20abbb37927be43e6e153072de17c02f}\label{group___v_r_e_f___peripheral___access___layer_ga20abbb37927be43e6e153072de17c02f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+S\+RT@{S\+S\+RT}}
\index{S\+S\+RT@{S\+S\+RT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+S\+RT}{SSRT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t S\+S\+RT}

Set S\+T\+A\+RT Bit Register, offset\+: 0x1D \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga14ef8aa2216b90fe692d18077ce4b343}\label{group___v_r_e_f___peripheral___access___layer_ga14ef8aa2216b90fe692d18077ce4b343}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+T\+AT@{S\+T\+AT}}
\index{S\+T\+AT@{S\+T\+AT}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+T\+AT}{STAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t S\+T\+AT}

Status register, offset\+: 0x90 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga0b3f4c41f87ca52c3b6bca0bafa0df6b}\label{group___v_r_e_f___peripheral___access___layer_ga0b3f4c41f87ca52c3b6bca0bafa0df6b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+T\+A\+T\+US@{S\+T\+A\+T\+US}}
\index{S\+T\+A\+T\+US@{S\+T\+A\+T\+US}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+US}{STATUS}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+T\+A\+T\+US}

Capture And Compare Status, offset\+: 0x50 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaece2c880dc5ba01a2fc9326dc080dc26}\label{group___v_r_e_f___peripheral___access___layer_gaece2c880dc5ba01a2fc9326dc080dc26}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+T\+A\+T\+US@{S\+T\+A\+T\+US}}
\index{S\+T\+A\+T\+US@{S\+T\+A\+T\+US}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+T\+A\+T\+US}{STATUS}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+T\+A\+T\+US}

Status register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd}\label{group___v_r_e_f___peripheral___access___layer_gad4d85fbd5ff5d1ba1aeb7e49adb9b1fd}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+T\+C\+T\+R\+LH@{S\+T\+C\+T\+R\+LH}}
\index{S\+T\+C\+T\+R\+LH@{S\+T\+C\+T\+R\+LH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+T\+C\+T\+R\+LH}{STCTRLH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t S\+T\+C\+T\+R\+LH}

Watchdog Status and Control Register High, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaab3e807406cde45883ef340be06568cb}\label{group___v_r_e_f___peripheral___access___layer_gaab3e807406cde45883ef340be06568cb}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+T\+C\+T\+R\+LL@{S\+T\+C\+T\+R\+LL}}
\index{S\+T\+C\+T\+R\+LL@{S\+T\+C\+T\+R\+LL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+T\+C\+T\+R\+LL}{STCTRLL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t S\+T\+C\+T\+R\+LL}

Watchdog Status and Control Register Low, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6d48e521076ac72f94f3d2503305b08f}\label{group___v_r_e_f___peripheral___access___layer_ga6d48e521076ac72f94f3d2503305b08f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+T\+R\+\_\+\+CA@{S\+T\+R\+\_\+\+CA}}
\index{S\+T\+R\+\_\+\+CA@{S\+T\+R\+\_\+\+CA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+T\+R\+\_\+\+CA}{STR\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+T\+R\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Store Register command..General Purpose Register 8 -\/ Store Register command, array offset\+: 0x888, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab3ad8bd9d03821985fc068bdb44cb79d}\label{group___v_r_e_f___peripheral___access___layer_gab3ad8bd9d03821985fc068bdb44cb79d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+T\+R\+\_\+\+C\+AA@{S\+T\+R\+\_\+\+C\+AA}}
\index{S\+T\+R\+\_\+\+C\+AA@{S\+T\+R\+\_\+\+C\+AA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+T\+R\+\_\+\+C\+AA}{STR\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+T\+R\+\_\+\+C\+AA}

Accumulator register -\/ Store Register command, offset\+: 0x884 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad22ce20e7ca15c2fdb392414d4a934a6}\label{group___v_r_e_f___peripheral___access___layer_gad22ce20e7ca15c2fdb392414d4a934a6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+T\+R\+\_\+\+C\+A\+SR@{S\+T\+R\+\_\+\+C\+A\+SR}}
\index{S\+T\+R\+\_\+\+C\+A\+SR@{S\+T\+R\+\_\+\+C\+A\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+T\+R\+\_\+\+C\+A\+SR}{STR\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+T\+R\+\_\+\+C\+A\+SR}

Status register -\/ Store Register command, offset\+: 0x880 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga098b0b5a2b0f2bf3e7387898e05b7b04}\label{group___v_r_e_f___peripheral___access___layer_ga098b0b5a2b0f2bf3e7387898e05b7b04}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+W\+O\+C\+T\+RL@{S\+W\+O\+C\+T\+RL}}
\index{S\+W\+O\+C\+T\+RL@{S\+W\+O\+C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+W\+O\+C\+T\+RL}{SWOCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+W\+O\+C\+T\+RL}

F\+TM Software Output Control, offset\+: 0x94 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaf260293f48b1c4779012028d6751b17}\label{group___v_r_e_f___peripheral___access___layer_gaaf260293f48b1c4779012028d6751b17}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+Y\+NC@{S\+Y\+NC}}
\index{S\+Y\+NC@{S\+Y\+NC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+Y\+NC}{SYNC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+Y\+NC}

Synchronization, offset\+: 0x58 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga86aac8f9f563e6968d407e77a6e7228c}\label{group___v_r_e_f___peripheral___access___layer_ga86aac8f9f563e6968d407e77a6e7228c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+Y\+N\+C\+O\+NF@{S\+Y\+N\+C\+O\+NF}}
\index{S\+Y\+N\+C\+O\+NF@{S\+Y\+N\+C\+O\+NF}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+Y\+N\+C\+O\+NF}{SYNCONF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+Y\+N\+C\+O\+NF}

Synchronization Configuration, offset\+: 0x8C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaaf4c7a736d3642f87d615b538e7696e2}\label{group___v_r_e_f___peripheral___access___layer_gaaf4c7a736d3642f87d615b538e7696e2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!S\+Y\+S\+C\+TL@{S\+Y\+S\+C\+TL}}
\index{S\+Y\+S\+C\+TL@{S\+Y\+S\+C\+TL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{S\+Y\+S\+C\+TL}{SYSCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+Y\+S\+C\+TL}

System Control register, offset\+: 0x2C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab097ec03994319ea1c1828f658f1ccd5}\label{group___v_r_e_f___peripheral___access___layer_gab097ec03994319ea1c1828f658f1ccd5}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+A\+CC@{T\+A\+CC}}
\index{T\+A\+CC@{T\+A\+CC}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+A\+CC}{TACC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+A\+CC}

Transmit Accelerator Function Configuration, offset\+: 0x1\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad2e6e0c9711ff56392ec464df937ca60}\label{group___v_r_e_f___peripheral___access___layer_gad2e6e0c9711ff56392ec464df937ca60}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+A\+EM@{T\+A\+EM}}
\index{T\+A\+EM@{T\+A\+EM}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+A\+EM}{TAEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+A\+EM}

Transmit F\+I\+FO Almost Empty Threshold, offset\+: 0x1\+A4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabd65e2dd155f2feef477f2cfa4944417}\label{group___v_r_e_f___peripheral___access___layer_gabd65e2dd155f2feef477f2cfa4944417}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+A\+FL@{T\+A\+FL}}
\index{T\+A\+FL@{T\+A\+FL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+A\+FL}{TAFL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+A\+FL}

Transmit F\+I\+FO Almost Full Threshold, offset\+: 0x1\+A8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gafbef7be4132f76a31f1a0e0311c2fc92}\label{group___v_r_e_f___peripheral___access___layer_gafbef7be4132f76a31f1a0e0311c2fc92}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+A\+G\+V\+D\+W0S@{T\+A\+G\+V\+D\+W0S}}
\index{T\+A\+G\+V\+D\+W0S@{T\+A\+G\+V\+D\+W0S}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+A\+G\+V\+D\+W0S}{TAGVDW0S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+A\+G\+V\+D\+W0S\mbox{[}4\mbox{]}}

Cache Tag Storage, array offset\+: 0x100, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga283e3e05f6df99bb519c742e82b9780d}\label{group___v_r_e_f___peripheral___access___layer_ga283e3e05f6df99bb519c742e82b9780d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+A\+G\+V\+D\+W1S@{T\+A\+G\+V\+D\+W1S}}
\index{T\+A\+G\+V\+D\+W1S@{T\+A\+G\+V\+D\+W1S}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+A\+G\+V\+D\+W1S}{TAGVDW1S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+A\+G\+V\+D\+W1S\mbox{[}4\mbox{]}}

Cache Tag Storage, array offset\+: 0x110, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac6ab468a5fa5f4676e320650f42acb51}\label{group___v_r_e_f___peripheral___access___layer_gac6ab468a5fa5f4676e320650f42acb51}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+A\+G\+V\+D\+W2S@{T\+A\+G\+V\+D\+W2S}}
\index{T\+A\+G\+V\+D\+W2S@{T\+A\+G\+V\+D\+W2S}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+A\+G\+V\+D\+W2S}{TAGVDW2S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+A\+G\+V\+D\+W2S\mbox{[}4\mbox{]}}

Cache Tag Storage, array offset\+: 0x120, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga35dd309b49b2d2e1092a1ada9beece08}\label{group___v_r_e_f___peripheral___access___layer_ga35dd309b49b2d2e1092a1ada9beece08}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+A\+G\+V\+D\+W3S@{T\+A\+G\+V\+D\+W3S}}
\index{T\+A\+G\+V\+D\+W3S@{T\+A\+G\+V\+D\+W3S}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+A\+G\+V\+D\+W3S}{TAGVDW3S}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+A\+G\+V\+D\+W3S\mbox{[}4\mbox{]}}

Cache Tag Storage, array offset\+: 0x130, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga98069e908f0dbdf30857c4c33e5680b8}\label{group___v_r_e_f___peripheral___access___layer_ga98069e908f0dbdf30857c4c33e5680b8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+AR@{T\+AR}}
\index{T\+AR@{T\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+AR}{TAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+AR}

R\+TC Time Alarm Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}\label{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+CR@{T\+C\+CR}}
\index{T\+C\+CR@{T\+C\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+CR}{TCCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+CR}

Timer Compare Capture Register, array offset\+: 0x60C, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}\label{group___v_r_e_f___peripheral___access___layer_gacbf8e0ec377fe890176a18307fd35a21}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+CR@{T\+C\+CR}}
\index{T\+C\+CR@{T\+C\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+CR}{TCCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+CR}

Timer Compare Capture Register, array offset\+: 0x60C, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga580b2d1eee871c5b190f951fb6f753e3}\label{group___v_r_e_f___peripheral___access___layer_ga580b2d1eee871c5b190f951fb6f753e3}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+CD@{T\+CD}}
\index{T\+CD@{T\+CD}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+CD}{TCD}}
{\footnotesize\ttfamily struct \{ ... \}   T\+CD\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9a7e6b6b0b62fc431bc6d647c7fa3ccf}\label{group___v_r_e_f___peripheral___access___layer_ga9a7e6b6b0b62fc431bc6d647c7fa3ccf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+F\+I\+FO@{T\+C\+F\+I\+FO}}
\index{T\+C\+F\+I\+FO@{T\+C\+F\+I\+FO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+F\+I\+FO}{TCFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t T\+C\+F\+I\+FO}

U\+A\+RT F\+I\+FO Transmit Count, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}\label{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+CR}{TCR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+CR}

Transmit Control Register, offset\+: 0x\+C4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}\label{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+CR}{TCR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+CR}

R\+TC Time Compensation Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}\label{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+CR}{TCR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+CR}

Transfer Count Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac45e21023c3fd22f6a7217adf594e1cf}\label{group___v_r_e_f___peripheral___access___layer_gac45e21023c3fd22f6a7217adf594e1cf}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+R1@{T\+C\+R1}}
\index{T\+C\+R1@{T\+C\+R1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+R1}{TCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+R1}

S\+AI Transmit Configuration 1 Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6f5b1e92ab914ccb0f1b97526680f96c}\label{group___v_r_e_f___peripheral___access___layer_ga6f5b1e92ab914ccb0f1b97526680f96c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+R2@{T\+C\+R2}}
\index{T\+C\+R2@{T\+C\+R2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+R2}{TCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+R2}

S\+AI Transmit Configuration 2 Register, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacb3874d5b17f1a69cda183bfb5c19f01}\label{group___v_r_e_f___peripheral___access___layer_gacb3874d5b17f1a69cda183bfb5c19f01}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+R3@{T\+C\+R3}}
\index{T\+C\+R3@{T\+C\+R3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+R3}{TCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+R3}

S\+AI Transmit Configuration 3 Register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab18c2c7b12ad4a466b93d1a13f7ccda6}\label{group___v_r_e_f___peripheral___access___layer_gab18c2c7b12ad4a466b93d1a13f7ccda6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+R4@{T\+C\+R4}}
\index{T\+C\+R4@{T\+C\+R4}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+R4}{TCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+R4}

S\+AI Transmit Configuration 4 Register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga643051e6a1c91721805df0d32f89527c}\label{group___v_r_e_f___peripheral___access___layer_ga643051e6a1c91721805df0d32f89527c}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+R5@{T\+C\+R5}}
\index{T\+C\+R5@{T\+C\+R5}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+R5}{TCR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+R5}

S\+AI Transmit Configuration 5 Register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}\label{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+SR@{T\+C\+SR}}
\index{T\+C\+SR@{T\+C\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+SR}{TCSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+SR}

Timer Control Status Register, array offset\+: 0x608, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}\label{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+SR@{T\+C\+SR}}
\index{T\+C\+SR@{T\+C\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+SR}{TCSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+SR}

Timer Control Status Register, array offset\+: 0x608, array step\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}\label{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+SR@{T\+C\+SR}}
\index{T\+C\+SR@{T\+C\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+SR}{TCSR}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+SR}

S\+AI Transmit Control Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}\label{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+T\+RL@{T\+C\+T\+RL}}
\index{T\+C\+T\+RL@{T\+C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+T\+RL}{TCTRL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+T\+RL}

Timer Control Register, array offset\+: 0x108, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}\label{group___v_r_e_f___peripheral___access___layer_gad205d7250cea8af8b177be3e861193d8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+C\+T\+RL@{T\+C\+T\+RL}}
\index{T\+C\+T\+RL@{T\+C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+C\+T\+RL}{TCTRL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+T\+RL}

Timer Control Register, array offset\+: 0x108, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gadf43b4fab7d23c0ec0460a909c0f7c17}\label{group___v_r_e_f___peripheral___access___layer_gadf43b4fab7d23c0ec0460a909c0f7c17}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+D\+AR@{T\+D\+AR}}
\index{T\+D\+AR@{T\+D\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+D\+AR}{TDAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+D\+AR}

Transmit Descriptor Active Register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6fe1dda34b3cea236dfdd02efe92a380}\label{group___v_r_e_f___peripheral___access___layer_ga6fe1dda34b3cea236dfdd02efe92a380}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+DR@{T\+DR}}
\index{T\+DR@{T\+DR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+DR}{TDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t T\+DR\mbox{[}2\mbox{]}}

S\+AI Transmit Data Register, array offset\+: 0x20, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaec31d2f10b3f9355318e8cc1fbdf2256}\label{group___v_r_e_f___peripheral___access___layer_gaec31d2f10b3f9355318e8cc1fbdf2256}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+D\+SR@{T\+D\+SR}}
\index{T\+D\+SR@{T\+D\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+D\+SR}{TDSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+D\+SR}

Transmit Buffer Descriptor Ring Start Register, offset\+: 0x184 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}\label{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+F\+LG@{T\+F\+LG}}
\index{T\+F\+LG@{T\+F\+LG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+F\+LG}{TFLG}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+F\+LG}

Timer Flag Register, array offset\+: 0x10C, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}\label{group___v_r_e_f___peripheral___access___layer_ga38fdb1e5ac5dd95a6f67e651ded71276}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+F\+LG@{T\+F\+LG}}
\index{T\+F\+LG@{T\+F\+LG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+F\+LG}{TFLG}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+F\+LG}

Timer Flag Register, array offset\+: 0x10C, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac783a4997e25dad22398e06c1508e439}\label{group___v_r_e_f___peripheral___access___layer_gac783a4997e25dad22398e06c1508e439}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+FR@{T\+FR}}
\index{T\+FR@{T\+FR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+FR}{TFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t T\+FR\mbox{[}2\mbox{]}}

S\+AI Transmit F\+I\+FO Register, array offset\+: 0x40, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6f998d9c7881c536321d01486f45e762}\label{group___v_r_e_f___peripheral___access___layer_ga6f998d9c7881c536321d01486f45e762}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+F\+WR@{T\+F\+WR}}
\index{T\+F\+WR@{T\+F\+WR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+F\+WR}{TFWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+F\+WR}

Transmit F\+I\+FO Watermark Register, offset\+: 0x144 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa0c8a7c3033edc4f7bf62a7ebd8e1b06}\label{group___v_r_e_f___peripheral___access___layer_gaa0c8a7c3033edc4f7bf62a7ebd8e1b06}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+G\+SR@{T\+G\+SR}}
\index{T\+G\+SR@{T\+G\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+G\+SR}{TGSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+G\+SR}

Timer Global Status Register, offset\+: 0x604 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae7b8b29e4cdd642fd36ac94c68c33357}\label{group___v_r_e_f___peripheral___access___layer_gae7b8b29e4cdd642fd36ac94c68c33357}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+I\+M\+ER@{T\+I\+M\+ER}}
\index{T\+I\+M\+ER@{T\+I\+M\+ER}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+I\+M\+ER}{TIMER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+ER}

Free Running Timer, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga53736efbc01ccdca17ec2bb80e6541a6}\label{group___v_r_e_f___peripheral___access___layer_ga53736efbc01ccdca17ec2bb80e6541a6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+I\+M\+E\+R0@{T\+I\+M\+E\+R0}}
\index{T\+I\+M\+E\+R0@{T\+I\+M\+E\+R0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+I\+M\+E\+R0}{TIMER0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+E\+R0}

T\+I\+M\+E\+R0 register, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga488da43683bd603819fd5f6676aef010}\label{group___v_r_e_f___peripheral___access___layer_ga488da43683bd603819fd5f6676aef010}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+I\+M\+E\+R1@{T\+I\+M\+E\+R1}}
\index{T\+I\+M\+E\+R1@{T\+I\+M\+E\+R1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+I\+M\+E\+R1}{TIMER1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+E\+R1}

T\+I\+M\+E\+R1 register, offset\+: 0x14 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}\label{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+I\+M\+E\+R2\+\_\+\+B\+C11@{T\+I\+M\+E\+R2\+\_\+\+B\+C11}}
\index{T\+I\+M\+E\+R2\+\_\+\+B\+C11@{T\+I\+M\+E\+R2\+\_\+\+B\+C11}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+I\+M\+E\+R2\+\_\+\+B\+C11}{TIMER2\_BC11}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+E\+R2\+\_\+\+B\+C11}

T\+I\+M\+E\+R2\+\_\+\+B\+C11 register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}\label{group___v_r_e_f___peripheral___access___layer_ga83314016b4061d012e5bdbef334cf9f1}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+I\+M\+E\+R2\+\_\+\+B\+C11@{T\+I\+M\+E\+R2\+\_\+\+B\+C11}}
\index{T\+I\+M\+E\+R2\+\_\+\+B\+C11@{T\+I\+M\+E\+R2\+\_\+\+B\+C11}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+I\+M\+E\+R2\+\_\+\+B\+C11}{TIMER2\_BC11}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+E\+R2\+\_\+\+B\+C11}

T\+I\+M\+E\+R2\+\_\+\+B\+C11 register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}\label{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+I\+M\+E\+R2\+\_\+\+B\+C12@{T\+I\+M\+E\+R2\+\_\+\+B\+C12}}
\index{T\+I\+M\+E\+R2\+\_\+\+B\+C12@{T\+I\+M\+E\+R2\+\_\+\+B\+C12}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+I\+M\+E\+R2\+\_\+\+B\+C12}{TIMER2\_BC12}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+E\+R2\+\_\+\+B\+C12}

T\+I\+M\+E\+R2\+\_\+\+B\+C12 register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}\label{group___v_r_e_f___peripheral___access___layer_gab057146a69560e422a2d325bb2c0a677}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+I\+M\+E\+R2\+\_\+\+B\+C12@{T\+I\+M\+E\+R2\+\_\+\+B\+C12}}
\index{T\+I\+M\+E\+R2\+\_\+\+B\+C12@{T\+I\+M\+E\+R2\+\_\+\+B\+C12}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+I\+M\+E\+R2\+\_\+\+B\+C12}{TIMER2\_BC12}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+E\+R2\+\_\+\+B\+C12}

T\+I\+M\+E\+R2\+\_\+\+B\+C12 register, offset\+: 0x18 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad3911df332cf29c7f90c10fd5bc50945}\label{group___v_r_e_f___peripheral___access___layer_gad3911df332cf29c7f90c10fd5bc50945}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+I\+PG@{T\+I\+PG}}
\index{T\+I\+PG@{T\+I\+PG}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+I\+PG}{TIPG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+PG}

Transmit Inter-\/\+Packet Gap, offset\+: 0x1\+AC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7215388cabf525598a5fc937eb20ed31}\label{group___v_r_e_f___peripheral___access___layer_ga7215388cabf525598a5fc937eb20ed31}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+L7816@{T\+L7816}}
\index{T\+L7816@{T\+L7816}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+L7816}{TL7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t T\+L7816}

U\+A\+RT 7816 Transmit Length Register, offset\+: 0x1F \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3e887c5c285e65bbc87c0a23c531aba6}\label{group___v_r_e_f___peripheral___access___layer_ga3e887c5c285e65bbc87c0a23c531aba6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+MR@{T\+MR}}
\index{T\+MR@{T\+MR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+MR}{TMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+MR}

S\+AI Transmit Mask Register, offset\+: 0x60 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga020e8a3bc802277ebdea61f18a256c65}\label{group___v_r_e_f___peripheral___access___layer_ga020e8a3bc802277ebdea61f18a256c65}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+M\+R\+O\+U\+TH@{T\+M\+R\+O\+U\+TH}}
\index{T\+M\+R\+O\+U\+TH@{T\+M\+R\+O\+U\+TH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+M\+R\+O\+U\+TH}{TMROUTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t T\+M\+R\+O\+U\+TH}

Watchdog Timer Output Register High, offset\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gad5ebd770efd696047aa4ac98538a798d}\label{group___v_r_e_f___peripheral___access___layer_gad5ebd770efd696047aa4ac98538a798d}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+M\+R\+O\+U\+TL@{T\+M\+R\+O\+U\+TL}}
\index{T\+M\+R\+O\+U\+TL@{T\+M\+R\+O\+U\+TL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+M\+R\+O\+U\+TL}{TMROUTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t T\+M\+R\+O\+U\+TL}

Watchdog Timer Output Register Low, offset\+: 0x12 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga7b7092c149691d46d224f9986a9ad2ba}\label{group___v_r_e_f___peripheral___access___layer_ga7b7092c149691d46d224f9986a9ad2ba}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+O\+K\+EN@{T\+O\+K\+EN}}
\index{T\+O\+K\+EN@{T\+O\+K\+EN}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+O\+K\+EN}{TOKEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t T\+O\+K\+EN}

Token register, offset\+: 0x\+A8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga23960179757a36ca719156a5c90c8675}\label{group___v_r_e_f___peripheral___access___layer_ga23960179757a36ca719156a5c90c8675}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+O\+V\+A\+LH@{T\+O\+V\+A\+LH}}
\index{T\+O\+V\+A\+LH@{T\+O\+V\+A\+LH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+O\+V\+A\+LH}{TOVALH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t T\+O\+V\+A\+LH}

Watchdog Time-\/out Value Register High, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9ccb8f22716c09c39bb0cfd02aba69f4}\label{group___v_r_e_f___peripheral___access___layer_ga9ccb8f22716c09c39bb0cfd02aba69f4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+O\+V\+A\+LL@{T\+O\+V\+A\+LL}}
\index{T\+O\+V\+A\+LL@{T\+O\+V\+A\+LL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+O\+V\+A\+LL}{TOVALL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t T\+O\+V\+A\+LL}

Watchdog Time-\/out Value Register Low, offset\+: 0x6 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga72bb9b7d61fe3262cd2a6070a7bd5b69}\label{group___v_r_e_f___peripheral___access___layer_ga72bb9b7d61fe3262cd2a6070a7bd5b69}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+PR@{T\+PR}}
\index{T\+PR@{T\+PR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+PR}{TPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+PR}

R\+TC Time Prescaler Register, offset\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gacdaf356ffe42125ef3a82e4439a2e3c9}\label{group___v_r_e_f___peripheral___access___layer_gacdaf356ffe42125ef3a82e4439a2e3c9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+RM@{T\+RM}}
\index{T\+RM@{T\+RM}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+RM}{TRM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t T\+RM}

V\+R\+EF Trim Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga02c3a9264952dcae9b7a318840127a91}\label{group___v_r_e_f___peripheral___access___layer_ga02c3a9264952dcae9b7a318840127a91}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+S\+EM@{T\+S\+EM}}
\index{T\+S\+EM@{T\+S\+EM}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+S\+EM}{TSEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+S\+EM}

Transmit F\+I\+FO Section Empty Threshold, offset\+: 0x1\+A0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga87e3001757a0cd493785f1f3337dd0e8}\label{group___v_r_e_f___peripheral___access___layer_ga87e3001757a0cd493785f1f3337dd0e8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+SR@{T\+SR}}
\index{T\+SR@{T\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+SR}{TSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+SR}

R\+TC Time Seconds Register, offset\+: 0x0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6ae4511f2de721dec3862bab06d93ea6}\label{group___v_r_e_f___peripheral___access___layer_ga6ae4511f2de721dec3862bab06d93ea6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+W\+F\+I\+FO@{T\+W\+F\+I\+FO}}
\index{T\+W\+F\+I\+FO@{T\+W\+F\+I\+FO}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+W\+F\+I\+FO}{TWFIFO}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t T\+W\+F\+I\+FO}

U\+A\+RT F\+I\+FO Transmit Watermark, offset\+: 0x13 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga32896f14fd2897523a91974664932241}\label{group___v_r_e_f___peripheral___access___layer_ga32896f14fd2897523a91974664932241}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+X\+F\+R0@{T\+X\+F\+R0}}
\index{T\+X\+F\+R0@{T\+X\+F\+R0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+X\+F\+R0}{TXFR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t T\+X\+F\+R0}

Transmit F\+I\+FO Registers, offset\+: 0x3C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga27755ff1a835bbd95f58ecdba1f2795b}\label{group___v_r_e_f___peripheral___access___layer_ga27755ff1a835bbd95f58ecdba1f2795b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+X\+F\+R1@{T\+X\+F\+R1}}
\index{T\+X\+F\+R1@{T\+X\+F\+R1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+X\+F\+R1}{TXFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t T\+X\+F\+R1}

Transmit F\+I\+FO Registers, offset\+: 0x40 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga331a5555b34b49975fd14f52d0989790}\label{group___v_r_e_f___peripheral___access___layer_ga331a5555b34b49975fd14f52d0989790}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+X\+F\+R2@{T\+X\+F\+R2}}
\index{T\+X\+F\+R2@{T\+X\+F\+R2}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+X\+F\+R2}{TXFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t T\+X\+F\+R2}

Transmit F\+I\+FO Registers, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gabb7709e9633e66598f149c96d12e2640}\label{group___v_r_e_f___peripheral___access___layer_gabb7709e9633e66598f149c96d12e2640}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!T\+X\+F\+R3@{T\+X\+F\+R3}}
\index{T\+X\+F\+R3@{T\+X\+F\+R3}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{T\+X\+F\+R3}{TXFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t T\+X\+F\+R3}

Transmit F\+I\+FO Registers, offset\+: 0x48 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae6ab5d5097134742b3f025d951a482aa}\label{group___v_r_e_f___peripheral___access___layer_gae6ab5d5097134742b3f025d951a482aa}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!U\+I\+DH@{U\+I\+DH}}
\index{U\+I\+DH@{U\+I\+DH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{U\+I\+DH}{UIDH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+I\+DH}

Unique Identification Register High, offset\+: 0x1054 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaac796478e9fdd908d4bccc7b754de080}\label{group___v_r_e_f___peripheral___access___layer_gaac796478e9fdd908d4bccc7b754de080}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!U\+I\+DL@{U\+I\+DL}}
\index{U\+I\+DL@{U\+I\+DL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{U\+I\+DL}{UIDL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+I\+DL}

Unique Identification Register Low, offset\+: 0x1060 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga6526be9b8cd1160be6ff367641220e96}\label{group___v_r_e_f___peripheral___access___layer_ga6526be9b8cd1160be6ff367641220e96}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!U\+I\+D\+MH@{U\+I\+D\+MH}}
\index{U\+I\+D\+MH@{U\+I\+D\+MH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{U\+I\+D\+MH}{UIDMH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+I\+D\+MH}

Unique Identification Register Mid-\/\+High, offset\+: 0x1058 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9d04f09d406768348505eb747ade1e23}\label{group___v_r_e_f___peripheral___access___layer_ga9d04f09d406768348505eb747ade1e23}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!U\+I\+D\+ML@{U\+I\+D\+ML}}
\index{U\+I\+D\+ML@{U\+I\+D\+ML}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{U\+I\+D\+ML}{UIDML}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+I\+D\+ML}

Unique Identification Register Mid Low, offset\+: 0x105C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gae5d5ccb6817e2e1e51eac125b01856de}\label{group___v_r_e_f___peripheral___access___layer_gae5d5ccb6817e2e1e51eac125b01856de}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!U\+N\+L\+O\+CK@{U\+N\+L\+O\+CK}}
\index{U\+N\+L\+O\+CK@{U\+N\+L\+O\+CK}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{U\+N\+L\+O\+CK}{UNLOCK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t U\+N\+L\+O\+CK}

Watchdog Unlock register, offset\+: 0xE \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga2fc819f4661814727300843a6c591223}\label{group___v_r_e_f___peripheral___access___layer_ga2fc819f4661814727300843a6c591223}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!U\+S\+B\+C\+T\+RL@{U\+S\+B\+C\+T\+RL}}
\index{U\+S\+B\+C\+T\+RL@{U\+S\+B\+C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{U\+S\+B\+C\+T\+RL}{USBCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t U\+S\+B\+C\+T\+RL}

U\+SB Control register, offset\+: 0x100 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac817eb85b2155f60ef10f06dcb3b3adc}\label{group___v_r_e_f___peripheral___access___layer_gac817eb85b2155f60ef10f06dcb3b3adc}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!U\+S\+B\+F\+R\+M\+A\+D\+J\+U\+ST@{U\+S\+B\+F\+R\+M\+A\+D\+J\+U\+ST}}
\index{U\+S\+B\+F\+R\+M\+A\+D\+J\+U\+ST@{U\+S\+B\+F\+R\+M\+A\+D\+J\+U\+ST}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{U\+S\+B\+F\+R\+M\+A\+D\+J\+U\+ST}{USBFRMADJUST}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t U\+S\+B\+F\+R\+M\+A\+D\+J\+U\+ST}

Frame Adjust Register, offset\+: 0x114 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac89afa76ff77065c1cf493a11c82b831}\label{group___v_r_e_f___peripheral___access___layer_gac89afa76ff77065c1cf493a11c82b831}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!U\+S\+B\+T\+R\+C0@{U\+S\+B\+T\+R\+C0}}
\index{U\+S\+B\+T\+R\+C0@{U\+S\+B\+T\+R\+C0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{U\+S\+B\+T\+R\+C0}{USBTRC0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t U\+S\+B\+T\+R\+C0}

U\+SB Transceiver Control register 0, offset\+: 0x10C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga87a1f785e501e18ed2c06222b361741f}\label{group___v_r_e_f___peripheral___access___layer_ga87a1f785e501e18ed2c06222b361741f}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!V\+E\+N\+D\+OR@{V\+E\+N\+D\+OR}}
\index{V\+E\+N\+D\+OR@{V\+E\+N\+D\+OR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{V\+E\+N\+D\+OR}{VENDOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t V\+E\+N\+D\+OR}

Vendor Specific register, offset\+: 0x\+C0 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga813a3036c963ab3498eca297988777f8}\label{group___v_r_e_f___peripheral___access___layer_ga813a3036c963ab3498eca297988777f8}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!V\+L\+L\+S\+C\+T\+RL@{V\+L\+L\+S\+C\+T\+RL}}
\index{V\+L\+L\+S\+C\+T\+RL@{V\+L\+L\+S\+C\+T\+RL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{V\+L\+L\+S\+C\+T\+RL}{VLLSCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t V\+L\+L\+S\+C\+T\+RL}

V\+L\+LS Control register, offset\+: 0x2 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga112ea3e423f8edcd02965122fea0433b}\label{group___v_r_e_f___peripheral___access___layer_ga112ea3e423f8edcd02965122fea0433b}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+AR@{W\+AR}}
\index{W\+AR@{W\+AR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+AR}{WAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+AR}

R\+TC Write Access Register, offset\+: 0x800 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga83913e1e59cc5b6a9f2906fab663be39}\label{group___v_r_e_f___peripheral___access___layer_ga83913e1e59cc5b6a9f2906fab663be39}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+F7816@{W\+F7816}}
\index{W\+F7816@{W\+F7816}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+F7816}{WF7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+F7816}

U\+A\+RT 7816 Wait FD Register, offset\+: 0x1D \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa1bde3a7b29baa67659b12f0a4a494ac}\label{group___v_r_e_f___peripheral___access___layer_gaa1bde3a7b29baa67659b12f0a4a494ac}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+I\+NH@{W\+I\+NH}}
\index{W\+I\+NH@{W\+I\+NH}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+I\+NH}{WINH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t W\+I\+NH}

Watchdog Window Register High, offset\+: 0x8 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaced61c61e5299b565e8b257e59562d85}\label{group___v_r_e_f___peripheral___access___layer_gaced61c61e5299b565e8b257e59562d85}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+I\+NL@{W\+I\+NL}}
\index{W\+I\+NL@{W\+I\+NL}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+I\+NL}{WINL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t W\+I\+NL}

Watchdog Window Register Low, offset\+: 0xA \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf376a0eb86aeb220c638a59b38a372bc}\label{group___v_r_e_f___peripheral___access___layer_gaf376a0eb86aeb220c638a59b38a372bc}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+ML@{W\+ML}}
\index{W\+ML@{W\+ML}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+ML}{WML}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+ML}

Watermark Level Register, offset\+: 0x44 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gac7724a1254eff9850cc2c043fa2d0534}\label{group___v_r_e_f___peripheral___access___layer_gac7724a1254eff9850cc2c043fa2d0534}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+N7816@{W\+N7816}}
\index{W\+N7816@{W\+N7816}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+N7816}{WN7816}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+N7816}

U\+A\+RT 7816 Wait N Register, offset\+: 0x1C \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaa052a52bc368d47899920f359ba10ce6}\label{group___v_r_e_f___peripheral___access___layer_gaa052a52bc368d47899920f359ba10ce6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+O\+RD@{W\+O\+RD}}
\index{W\+O\+RD@{W\+O\+RD}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+O\+RD}{WORD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+O\+RD\mbox{[}12\mbox{]}\mbox{[}4\mbox{]}}

Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset\+: 0x400, array step\+: index$\ast$0x10, index2$\ast$0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}\label{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+O\+R\+D0@{W\+O\+R\+D0}}
\index{W\+O\+R\+D0@{W\+O\+R\+D0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+O\+R\+D0}{WORD0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+O\+R\+D0}

Message Buffer 0 W\+O\+R\+D0 Register..Message Buffer 15 W\+O\+R\+D0 Register, array offset\+: 0x88, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}\label{group___v_r_e_f___peripheral___access___layer_ga821a0a45a9a29769080940eebb8550d9}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+O\+R\+D0@{W\+O\+R\+D0}}
\index{W\+O\+R\+D0@{W\+O\+R\+D0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+O\+R\+D0}{WORD0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+O\+R\+D0}

Message Buffer 0 W\+O\+R\+D0 Register..Message Buffer 15 W\+O\+R\+D0 Register, array offset\+: 0x88, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}\label{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+O\+R\+D1@{W\+O\+R\+D1}}
\index{W\+O\+R\+D1@{W\+O\+R\+D1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+O\+R\+D1}{WORD1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+O\+R\+D1}

Message Buffer 0 W\+O\+R\+D1 Register..Message Buffer 15 W\+O\+R\+D1 Register, array offset\+: 0x8C, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}\label{group___v_r_e_f___peripheral___access___layer_ga9092b2359729c2cbd906dfff0471d867}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+O\+R\+D1@{W\+O\+R\+D1}}
\index{W\+O\+R\+D1@{W\+O\+R\+D1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+O\+R\+D1}{WORD1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+O\+R\+D1}

Message Buffer 0 W\+O\+R\+D1 Register..Message Buffer 15 W\+O\+R\+D1 Register, array offset\+: 0x8C, array step\+: 0x10 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}\label{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+P7816\+T0@{W\+P7816\+T0}}
\index{W\+P7816\+T0@{W\+P7816\+T0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+P7816\+T0}{WP7816T0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+P7816\+T0}

U\+A\+RT 7816 Wait Parameter Register, offset\+: 0x1B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}\label{group___v_r_e_f___peripheral___access___layer_ga289ac6ac0e4e72a6573a8c55097fa5c6}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+P7816\+T0@{W\+P7816\+T0}}
\index{W\+P7816\+T0@{W\+P7816\+T0}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+P7816\+T0}{WP7816T0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+P7816\+T0}

U\+A\+RT 7816 Wait Parameter Register, offset\+: 0x1B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}\label{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+P7816\+T1@{W\+P7816\+T1}}
\index{W\+P7816\+T1@{W\+P7816\+T1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+P7816\+T1}{WP7816T1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+P7816\+T1}

U\+A\+RT 7816 Wait Parameter Register, offset\+: 0x1B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}\label{group___v_r_e_f___peripheral___access___layer_gaf679a01a3deb11118ddb0034211a17b4}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!W\+P7816\+T1@{W\+P7816\+T1}}
\index{W\+P7816\+T1@{W\+P7816\+T1}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{W\+P7816\+T1}{WP7816T1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t W\+P7816\+T1}

U\+A\+RT 7816 Wait Parameter Register, offset\+: 0x1B \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga3015ac9f1cbb9fe880d346521783f479}\label{group___v_r_e_f___peripheral___access___layer_ga3015ac9f1cbb9fe880d346521783f479}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!X\+F\+E\+R\+T\+YP@{X\+F\+E\+R\+T\+YP}}
\index{X\+F\+E\+R\+T\+YP@{X\+F\+E\+R\+T\+YP}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{X\+F\+E\+R\+T\+YP}{XFERTYP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X\+F\+E\+R\+T\+YP}

Transfer Type register, offset\+: 0xC \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga21c1872000245448705abaf0aa93a310}\label{group___v_r_e_f___peripheral___access___layer_ga21c1872000245448705abaf0aa93a310}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!X\+O\+R\+\_\+\+CA@{X\+O\+R\+\_\+\+CA}}
\index{X\+O\+R\+\_\+\+CA@{X\+O\+R\+\_\+\+CA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{X\+O\+R\+\_\+\+CA}{XOR\_CA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t X\+O\+R\+\_\+\+CA\mbox{[}9\mbox{]}}

General Purpose Register 0 -\/ Exclusive Or command..General Purpose Register 8 -\/ Exclusive Or command, array offset\+: 0x988, array step\+: 0x4 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga09f591ebc786dc021e32e4a25fc57cf2}\label{group___v_r_e_f___peripheral___access___layer_ga09f591ebc786dc021e32e4a25fc57cf2}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!X\+O\+R\+\_\+\+C\+AA@{X\+O\+R\+\_\+\+C\+AA}}
\index{X\+O\+R\+\_\+\+C\+AA@{X\+O\+R\+\_\+\+C\+AA}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{X\+O\+R\+\_\+\+C\+AA}{XOR\_CAA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t X\+O\+R\+\_\+\+C\+AA}

Accumulator register -\/ Exclusive Or command, offset\+: 0x984 \mbox{\Hypertarget{group___v_r_e_f___peripheral___access___layer_ga58630299543ab6cbaee0e57351cabb8e}\label{group___v_r_e_f___peripheral___access___layer_ga58630299543ab6cbaee0e57351cabb8e}} 
\index{V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}!X\+O\+R\+\_\+\+C\+A\+SR@{X\+O\+R\+\_\+\+C\+A\+SR}}
\index{X\+O\+R\+\_\+\+C\+A\+SR@{X\+O\+R\+\_\+\+C\+A\+SR}!V\+R\+E\+F Peripheral Access Layer@{V\+R\+E\+F Peripheral Access Layer}}
\subsubsection{\texorpdfstring{X\+O\+R\+\_\+\+C\+A\+SR}{XOR\_CASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t X\+O\+R\+\_\+\+C\+A\+SR}

Status register -\/ Exclusive Or command, offset\+: 0x980 