
---------- Begin Simulation Statistics ----------
final_tick                               572573894297000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50502                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880100                       # Number of bytes of host memory used
host_op_rate                                   113513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   198.01                       # Real time elapsed on the host
host_tick_rate                               33235272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006581                       # Number of seconds simulated
sim_ticks                                  6581043250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        61007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130503                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35146                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40242                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28184                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35146                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6962                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45740                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329218                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1508209                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469261                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13067796                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.720046                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.803392                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8287973     63.42%     63.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       746579      5.71%     69.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       859904      6.58%     75.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       277770      2.13%     77.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       569499      4.36%     82.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       274218      2.10%     84.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       342754      2.62%     86.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       200890      1.54%     88.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1508209     11.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13067796                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.316206                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.316206                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9350412                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108785                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           698377                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2381436                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6091                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        693042                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786204                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2366470                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45740                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084124                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12013434                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10474033                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12182                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003475                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1109953                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33310                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.795774                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13129478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.775037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.156295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9636546     73.40%     73.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109802      0.84%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           224227      1.71%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           169394      1.29%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179226      1.37%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           143887      1.10%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           225172      1.72%     81.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            78288      0.60%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2362936     18.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13129478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988140                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19171332                       # number of floating regfile writes
system.switch_cpus.idleCycles                   32588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          840                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37005                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.757560                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10315623                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2366470                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          164833                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789739                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           20                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2419049                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042669                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7949153                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4695                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23133119                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2168                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3152234                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6091                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3158087                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31527                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       618539                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138652                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167440                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          247                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28619372                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22917566                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.607653                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17390638                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.741183                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22960565                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21304296                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345094                       # number of integer regfile writes
system.switch_cpus.ipc                       0.759759                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.759759                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41141      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237450     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2696      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47748      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476999     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002302     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       765407      3.31%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94628      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7185347     31.05%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272000      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23137816                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22496390                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44069707                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21441534                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671123                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1022752                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044203                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             722      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       122784     12.01%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       268095     26.21%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87049      8.51%     46.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11402      1.11%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       482873     47.21%     95.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        49827      4.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1623037                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     16358781                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476032                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1937173                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038810                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23137816                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          628                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       283302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13129478                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.762280                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.508641                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7658373     58.33%     58.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       713234      5.43%     63.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       765147      5.83%     69.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       649185      4.94%     74.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       913753      6.96%     81.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       724542      5.52%     87.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       755596      5.75%     92.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       461749      3.52%     96.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       487899      3.72%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13129478                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.757917                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084124                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        18124                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        91763                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2419049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10623370                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13162066                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3376754                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          88697                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1015674                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1283698                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         15871                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67939062                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23065040                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906730                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2749600                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4449946                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6091                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5981239                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515850                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040394                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21169027                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4225224                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34439497                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954712                       # The number of ROB writes
system.switch_cpus.timesIdled                     353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228148                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7485                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              48495                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19939                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41068                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21001                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21001                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         48495                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       199999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       199999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 199999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5723840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5723840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5723840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             69496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   69496    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               69496                       # Request fanout histogram
system.membus.reqLayer2.occupancy           222059500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          384998750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6581043250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83054                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79939                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           96622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31672                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31672                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11157120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11189888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           63255                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1276096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           177981                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.200715                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 170496     95.79%     95.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7485      4.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             177981                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          174187500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171490500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           33                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        45197                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45230                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           33                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        45197                       # number of overall hits
system.l2.overall_hits::total                   45230                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          361                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        69130                       # number of demand (read+write) misses
system.l2.demand_misses::total                  69496                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          361                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        69130                       # number of overall misses
system.l2.overall_misses::total                 69496                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     27662000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7102267500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7129929500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     27662000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7102267500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7129929500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114726                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114726                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.916244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.604669                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.605756                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.916244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.604669                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.605756                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76626.038781                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102737.848980                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102594.818407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76626.038781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102737.848980                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102594.818407                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               19939                       # number of writebacks
system.l2.writebacks::total                     19939                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        69130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             69491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        69130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            69491                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24052000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6410967500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6435019500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24052000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6410967500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6435019500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.916244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.604669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.605713                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.916244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.604669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.605713                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66626.038781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92737.848980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92602.200285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66626.038781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92737.848980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92602.200285                       # average overall mshr miss latency
system.l2.replacements                          63255                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        60000                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            60000                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        60000                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        60000                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5237                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5237                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        10671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10671                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        21000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21001                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2069842500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2069842500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.663067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.663078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98563.928571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98559.235275                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1859842500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1859842500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.663067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.663046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88563.928571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88563.928571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     27662000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27662000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.916244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.916667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76626.038781                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76203.856749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24052000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24052000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.916244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66626.038781                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66626.038781                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        34526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        48130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5032425000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5032425000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.582293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.582303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104559.006856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104554.662179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        48130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4551125000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4551125000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.582293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.582279                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94559.006856                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94559.006856                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7717.551704                       # Cycle average of tags in use
system.l2.tags.total_refs                      143884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63255                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.274666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     156.838158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.170283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.169525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    27.889110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7531.484628                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.919371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.942084                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3419                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    984039                       # Number of tag accesses
system.l2.tags.data_accesses                   984039                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4424320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4447744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1276096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1276096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        69130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19939                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19939                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             19450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3510690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    672282468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             675841782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        19450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3510690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3530139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193904819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193904819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193904819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            19450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3510690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    672282468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            869746601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     69087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000166492500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1204                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1204                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              140048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18738                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       69491                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19939                       # Number of write requests accepted
system.mem_ctrls.readBursts                     69491                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19939                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1177                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2251171750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  347240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3553321750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32415.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51165.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9212                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14387                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 69491                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19939                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.965301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.491347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.286445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57670     87.69%     87.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4551      6.92%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1997      3.04%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1040      1.58%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          288      0.44%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          116      0.18%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      0.08%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65766                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.676910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.252306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.386211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1197     99.42%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.42%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1204                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.544850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.516900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.989798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              902     74.92%     74.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      1.58%     76.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              227     18.85%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      3.41%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1204                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4444672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1274880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4447424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1276096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       675.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    675.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6580438000                       # Total gap between requests
system.mem_ctrls.avgGap                      73582.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4421568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1274880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3510689.585575964767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 671864297.503287196159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 193720045.830119729042                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        69130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        19939                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9212250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3544109500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 151965871000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25518.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51267.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7621539.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            246644160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            131086890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           257882520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           55681740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     519370800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2940511440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         50874240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4202051790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.508460                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    108250000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    219700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6253083000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            222946500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            118495080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           237976200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48300660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     519370800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2912547810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         74388000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4134025050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.171688                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    170287500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    219700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6191045500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6581033000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083720                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083732                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083720                       # number of overall hits
system.cpu.icache.overall_hits::total         1083732                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29559000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29559000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29559000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29559000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084124                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084124                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73165.841584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72805.418719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73165.841584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72805.418719                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     28613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28613500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     28613500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28613500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72623.096447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72623.096447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72623.096447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72623.096447                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083720                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083732                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29559000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29559000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73165.841584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72805.418719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     28613500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28613500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 72623.096447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72623.096447                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003183                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.801724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168672                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9232444                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9232447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9245892                       # number of overall hits
system.cpu.dcache.overall_hits::total         9245895                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169221                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169224                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       173129                       # number of overall misses
system.cpu.dcache.overall_misses::total        173132                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10846512668                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10846512668                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10846512668                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10846512668                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9401665                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9401671                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9419021                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9419027                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018381                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018381                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64096.729531                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64095.593226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62649.889204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62648.803618                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1890680                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             32084                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.929061                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        60000                       # number of writebacks
system.cpu.dcache.writebacks::total             60000                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56180                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56180                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56180                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114327                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7647351168                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7647351168                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7759549668                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7759549668                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012138                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012138                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67651.128069                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67651.128069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67871.541001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67871.541001                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113306                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7012558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7012560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137525                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8583390000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8583390000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7150083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7150087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62413.306672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62412.399020                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5416182500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5416182500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66562.400147                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66562.400147                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31697                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2263122668                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2263122668                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71400.891848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71398.639240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2231168668                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2231168668                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70448.317641                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70448.317641                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13448                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13448                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.225167                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.225167                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    112198500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    112198500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074095                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074095                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87246.111975                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87246.111975                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572573894297000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011654                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8656611                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113306                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.400288                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          654                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18952384                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18952384                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572593325979500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64491                       # Simulator instruction rate (inst/s)
host_mem_usage                                 908728                       # Number of bytes of host memory used
host_op_rate                                   143584                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   620.24                       # Real time elapsed on the host
host_tick_rate                               31329376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019432                       # Number of seconds simulated
sim_ticks                                 19431682500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       215530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        431290                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       546376                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           33                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15092                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       571365                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       441234                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       546376                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       105142                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          613344                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27294                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5190                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2644823                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2436451                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15342                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4479736                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1778148                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     38466905                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.730812                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.804044                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     24235499     63.00%     63.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2247518      5.84%     68.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2487442      6.47%     75.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1028921      2.67%     77.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1632304      4.24%     82.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       802679      2.09%     84.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       980308      2.55%     86.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       572498      1.49%     88.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4479736     11.65%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     38466905                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.295446                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.295446                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      27398195                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69004808                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2067699                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7089104                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31194                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2120415                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22202321                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5148                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6679565                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1740                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              613344                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3131868                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              35426592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2802                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          151                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31815064                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          344                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1706                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           62388                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.015782                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3246620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       468528                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.818639                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     38706607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.803646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.159722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         28116209     72.64%     72.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           323817      0.84%     73.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           643003      1.66%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           746600      1.93%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           539841      1.39%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           429155      1.11%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           675186      1.74%     81.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           255247      0.66%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6977549     18.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     38706607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102053956                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54704928                       # number of floating regfile writes
system.switch_cpus.idleCycles                  156758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        23587                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           524170                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.768974                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29341890                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6679565                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          425117                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22227609                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           46                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841430                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68640320                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22662325                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        48524                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68748266                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4983                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8748948                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31194                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8763875                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        90271                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1775875                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          760                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       462744                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       511934                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          760                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8366                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84643172                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68113860                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.611757                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51781084                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.752650                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68244919                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63489369                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6215255                       # number of integer regfile writes
system.switch_cpus.ipc                       0.771935                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.771935                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134208      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12183571     17.71%     17.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14860      0.02%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           398      0.00%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       280538      0.41%     18.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          836      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       142901      0.21%     18.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5150      0.01%     18.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5370      0.01%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241468     22.15%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     41.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145296     16.20%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2362097      3.43%     60.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311124      0.45%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20311040     29.52%     90.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6370035      9.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68796795                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64024522                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125495702                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61074254                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61883314                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2853302                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041474                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           20447      0.72%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            698      0.02%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              1      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       340884     11.95%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       746489     26.16%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         243802      8.54%     47.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34281      1.20%     48.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1333487     46.73%     95.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       132848      4.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7491367                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     53662704                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7039606                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8819079                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68628696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68796795                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2061326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4912                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10658                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1278759                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     38706607                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.777392                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.505495                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22318583     57.66%     57.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2220268      5.74%     63.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2291155      5.92%     69.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1923780      4.97%     74.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2737214      7.07%     81.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2211929      5.71%     87.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2228732      5.76%     92.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1357584      3.51%     96.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1417362      3.66%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     38706607                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.770222                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3132152                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   408                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        52858                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       271923                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22227609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31053390                       # number of misc regfile reads
system.switch_cpus.numCycles                 38863365                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10648194                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         155693                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3047584                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2490767                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        110924                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199471030                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68822616                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63854834                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8198851                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13445921                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31194                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      16780602                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2124354                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102316176                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63448482                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          182                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           29                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12866185                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            102144635                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136954337                       # The number of ROB writes
system.switch_cpus.timesIdled                    1818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        22384                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702175                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          22384                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  19431682500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             153998                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67632                       # Transaction distribution
system.membus.trans_dist::CleanEvict           147898                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61762                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61762                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        153998                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       647050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       647050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 647050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18137088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18137088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18137088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            215760                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  215760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              215760                       # Request fanout histogram
system.membus.reqLayer2.occupancy           741642500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1187779000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19431682500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19431682500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  19431682500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19431682500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259698                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       249503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2906                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          321150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3137                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256561                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       386624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33915968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               34302592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          222589                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4328576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           573790                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.193637                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 551402     96.10%     96.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  22388      3.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             573790                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          535864500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522099998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4706498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  19431682500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1134                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       134307                       # number of demand (read+write) hits
system.l2.demand_hits::total                   135441                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1134                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       134307                       # number of overall hits
system.l2.overall_hits::total                  135441                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2001                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       213759                       # number of demand (read+write) misses
system.l2.demand_misses::total                 215760                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2001                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       213759                       # number of overall misses
system.l2.overall_misses::total                215760                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    161861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  21476638500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21638500000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    161861500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  21476638500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21638500000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3135                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351201                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3135                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351201                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.638278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.614134                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.614349                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.638278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.614134                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.614349                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80890.304848                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100471.271385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100289.673712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80890.304848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100471.271385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100289.673712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               67632                       # number of writebacks
system.l2.writebacks::total                     67632                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       213759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            215760                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       213759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           215760                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    141851500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  19339048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19480900000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    141851500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  19339048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19480900000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.638278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.614134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.614349                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.638278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.614134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.614349                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70890.304848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90471.271385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90289.673712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70890.304848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90471.271385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90289.673712                       # average overall mshr miss latency
system.l2.replacements                         222587                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       181871                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           181871                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       181871                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       181871                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2904                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2904                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2904                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2904                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        15326                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         15326                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        29743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29743                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        61762                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               61762                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6092651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6092651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.674958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.674958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98647.242641                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98647.242641                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        61762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          61762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5475031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5475031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.674958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.674958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88647.242641                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88647.242641                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2001                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2001                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    161861500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161861500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.638278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.638278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80890.304848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80890.304848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2001                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2001                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    141851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    141851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.638278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.638278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70890.304848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70890.304848                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       104564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            104564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       151997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          151997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15383987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15383987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.592440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.592440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101212.441693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101212.441693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       151997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       151997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13864017500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13864017500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.592440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.592440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91212.441693                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91212.441693                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19431682500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      765872                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    230779                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.318638                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     163.467882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.030605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    18.257287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8010.244226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.977813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3991                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3031271                       # Number of tag accesses
system.l2.tags.data_accesses                  3031271                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19431682500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       128064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     13680576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13808640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       128064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4328448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4328448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       213759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              215760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        67632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67632                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      6590474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    704034558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             710625032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6590474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6590474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222752096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222752096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222752096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6590474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    704034558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            933377128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    213695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000842288250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4113                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4113                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              446093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63658                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      215760                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67632                       # Number of write requests accepted
system.mem_ctrls.readBursts                    215760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67632                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3979                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6496380750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1078480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10540680750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30118.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48868.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    48986                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48588                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 22.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                215760                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                67632                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  112843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       185752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.618330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.392565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.368817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159435     85.83%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13579      7.31%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6084      3.28%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3103      1.67%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1142      0.61%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          560      0.30%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          221      0.12%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          201      0.11%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1427      0.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       185752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.443715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.028343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.664645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4067     98.88%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           34      0.83%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4113                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.443958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.420301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.910025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3267     79.43%     79.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      1.24%     80.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              639     15.54%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              128      3.11%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.66%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4113                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13804544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4328576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13808640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4328448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       710.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       222.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    710.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19432069500                       # Total gap between requests
system.mem_ctrls.avgGap                      68569.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       128064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     13676480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4328576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6590474.087871701457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 703823768.219761729240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 222758682.888113290071                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       213759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        67632                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     59505000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10481175750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 473624362000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29737.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49032.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7002962.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    34.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            691608960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            367595085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           799915620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          186541920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1533526800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8486720310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        315054240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12380962935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        637.153419                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    747224000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    648700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18035758500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            634688880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            337333755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           740153820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          166507560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1533526800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8389354050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        397046880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12198611745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        627.769198                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    961969000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    648700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17821013500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    26012715500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572593325979500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4211956                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4211968                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4211956                       # number of overall hits
system.cpu.icache.overall_hits::total         4211968                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4034                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4036                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4034                       # number of overall misses
system.cpu.icache.overall_misses::total          4036                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    234678500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234678500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    234678500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234678500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4215990                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4216004                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4215990                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4216004                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000957                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000957                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000957                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000957                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 58175.136341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58146.308226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 58175.136341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58146.308226                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.047619                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3022                       # number of writebacks
system.cpu.icache.writebacks::total              3022                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          503                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          503                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          503                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          503                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3531                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3531                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3531                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3531                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    207201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    207201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    207201000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    207201000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000838                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000838                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000838                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000838                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 58680.543755                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58680.543755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 58680.543755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58680.543755                       # average overall mshr miss latency
system.cpu.icache.replacements                   3022                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4211956                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4211968                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4034                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4036                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    234678500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234678500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4215990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4216004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 58175.136341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58146.308226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          503                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          503                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    207201000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    207201000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 58680.543755                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58680.543755                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572593325979500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4215501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1193.178885                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015614                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8435541                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8435541                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572593325979500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572593325979500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572593325979500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572593325979500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572593325979500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572593325979500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572593325979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35236081                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35236084                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35289709                       # number of overall hits
system.cpu.dcache.overall_hits::total        35289712                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       868934                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         868937                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       884492                       # number of overall misses
system.cpu.dcache.overall_misses::total        884495                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52979192250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52979192250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52979192250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52979192250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36105015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36105021                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36174201                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36174207                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024067                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024067                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024451                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024451                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60970.329450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60970.118950                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59897.876126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59897.672966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7341705                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            124233                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.096255                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       241871                       # number of writebacks
system.cpu.dcache.writebacks::total            241871                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       411667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       411667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       411667                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       411667                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462393                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462393                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  30750630251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30750630251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  31196468751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31196468751                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012782                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67248.741438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67248.741438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67467.433008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67467.433008                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461372                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26778266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26778268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       745669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        745671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  44077239500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44077239500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27523935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27523939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59110.998982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59110.840438                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       411578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       411578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21973004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21973004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65769.519382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65769.519382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123265                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123266                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8901952750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8901952750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72218.007950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72217.422079                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           89                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8777625751                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8777625751                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71260.844247                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71260.844247                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        53628                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         53628                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        15558                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15558                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69186                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69186                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.224872                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.224872                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    445838500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    445838500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074090                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074090                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86975.907140                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86975.907140                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572593325979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.046404                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35752108                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462396                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.319242                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.046402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          599                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72810810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72810810                       # Number of data accesses

---------- End Simulation Statistics   ----------
