$date
	Wed May 24 14:44:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! rst $end
$var reg 1 " clk $end
$scope module instthis $end
$var wire 1 # a_in $end
$var wire 16 $ bus1 [15:0] $end
$var wire 16 % bus3 [15:0] $end
$var wire 1 " clk $end
$var wire 16 & g [15:0] $end
$var wire 1 ! rst $end
$var wire 16 ' temp1 [15:0] $end
$var wire 16 ( t7 [15:0] $end
$var wire 16 ) t6 [15:0] $end
$var wire 16 * t5 [15:0] $end
$var wire 16 + t4 [15:0] $end
$var wire 16 , t3 [15:0] $end
$var wire 16 - t2 [15:0] $end
$var wire 16 . t1 [15:0] $end
$var wire 16 / t0 [15:0] $end
$var wire 3 0 switch_choice [2:0] $end
$var wire 4 1 s3 [3:0] $end
$var wire 4 2 s2 [3:0] $end
$var wire 4 3 s1 [3:0] $end
$var wire 4 4 s0 [3:0] $end
$var wire 8 5 reg_en [7:0] $end
$var wire 7 6 math_enables [6:0] $end
$var wire 7 7 hex3 [6:0] $end
$var wire 7 8 hex2 [6:0] $end
$var wire 7 9 hex1 [6:0] $end
$var wire 7 : hex0 [6:0] $end
$var wire 1 ; g_out $end
$var wire 1 < g_in $end
$var wire 1 = data_out $end
$var wire 16 > data [15:0] $end
$var wire 5 ? current_state [4:0] $end
$var wire 23 @ code [22:0] $end
$var wire 8 A bus3_buf_en [7:0] $end
$var wire 8 B bus2_buf_en [7:0] $end
$var wire 8 C bus1_buf_en [7:0] $end
$var wire 5 D address [4:0] $end
$var wire 16 E a_out [15:0] $end
$scope module A $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 16 F x [15:0] $end
$var reg 16 G y [15:0] $end
$upscope $end
$scope module B3T0 $end
$var wire 1 H enable $end
$var wire 16 I a [15:0] $end
$var reg 16 J b [15:0] $end
$upscope $end
$scope module B3T1 $end
$var wire 1 K enable $end
$var wire 16 L a [15:0] $end
$var reg 16 M b [15:0] $end
$upscope $end
$scope module B3T2 $end
$var wire 1 N enable $end
$var wire 16 O a [15:0] $end
$var reg 16 P b [15:0] $end
$upscope $end
$scope module B3T3 $end
$var wire 1 Q enable $end
$var wire 16 R a [15:0] $end
$var reg 16 S b [15:0] $end
$upscope $end
$scope module B3T4 $end
$var wire 1 T enable $end
$var wire 16 U a [15:0] $end
$var reg 16 V b [15:0] $end
$upscope $end
$scope module B3T5 $end
$var wire 1 W enable $end
$var wire 16 X a [15:0] $end
$var reg 16 Y b [15:0] $end
$upscope $end
$scope module B3T6 $end
$var wire 1 Z enable $end
$var wire 16 [ a [15:0] $end
$var reg 16 \ b [15:0] $end
$upscope $end
$scope module B3T7 $end
$var wire 1 ] enable $end
$var wire 16 ^ a [15:0] $end
$var reg 16 _ b [15:0] $end
$upscope $end
$scope module D $end
$var wire 1 = enable $end
$var wire 16 ` a [15:0] $end
$var reg 16 a b [15:0] $end
$upscope $end
$scope module G $end
$var wire 1 " clk $end
$var wire 16 b x [15:0] $end
$var wire 1 < enable $end
$var reg 16 c y [15:0] $end
$upscope $end
$scope module R0 $end
$var wire 1 " clk $end
$var wire 1 d enable $end
$var wire 16 e x [15:0] $end
$var reg 16 f y [15:0] $end
$upscope $end
$scope module R1 $end
$var wire 1 " clk $end
$var wire 1 g enable $end
$var wire 16 h x [15:0] $end
$var reg 16 i y [15:0] $end
$upscope $end
$scope module R2 $end
$var wire 1 " clk $end
$var wire 1 j enable $end
$var wire 16 k x [15:0] $end
$var reg 16 l y [15:0] $end
$upscope $end
$scope module R3 $end
$var wire 1 " clk $end
$var wire 1 m enable $end
$var wire 16 n x [15:0] $end
$var reg 16 o y [15:0] $end
$upscope $end
$scope module R4 $end
$var wire 1 " clk $end
$var wire 1 p enable $end
$var wire 16 q x [15:0] $end
$var reg 16 r y [15:0] $end
$upscope $end
$scope module R5 $end
$var wire 1 " clk $end
$var wire 1 s enable $end
$var wire 16 t x [15:0] $end
$var reg 16 u y [15:0] $end
$upscope $end
$scope module R6 $end
$var wire 1 " clk $end
$var wire 1 v enable $end
$var wire 16 w x [15:0] $end
$var reg 16 x y [15:0] $end
$upscope $end
$scope module R7 $end
$var wire 1 " clk $end
$var wire 1 y enable $end
$var wire 16 z x [15:0] $end
$var reg 16 { y [15:0] $end
$upscope $end
$scope module T0 $end
$var wire 16 | a [15:0] $end
$var wire 1 } enable $end
$var reg 16 ~ b [15:0] $end
$upscope $end
$scope module T1 $end
$var wire 16 !" a [15:0] $end
$var wire 1 "" enable $end
$var reg 16 #" b [15:0] $end
$upscope $end
$scope module T2 $end
$var wire 16 $" a [15:0] $end
$var wire 1 %" enable $end
$var reg 16 &" b [15:0] $end
$upscope $end
$scope module T3 $end
$var wire 16 '" a [15:0] $end
$var wire 1 (" enable $end
$var reg 16 )" b [15:0] $end
$upscope $end
$scope module T4 $end
$var wire 16 *" a [15:0] $end
$var wire 1 +" enable $end
$var reg 16 ," b [15:0] $end
$upscope $end
$scope module T5 $end
$var wire 16 -" a [15:0] $end
$var wire 1 ." enable $end
$var reg 16 /" b [15:0] $end
$upscope $end
$scope module T6 $end
$var wire 16 0" a [15:0] $end
$var wire 1 1" enable $end
$var reg 16 2" b [15:0] $end
$upscope $end
$scope module T7 $end
$var wire 16 3" a [15:0] $end
$var wire 1 4" enable $end
$var reg 16 5" b [15:0] $end
$upscope $end
$scope module alu $end
$var wire 1 6" AddSub $end
$var wire 16 7" g [15:0] $end
$var wire 16 8" p [15:0] $end
$var wire 16 9" q [15:0] $end
$var wire 16 :" xor_out [15:0] $end
$var wire 16 ;" sub_out [15:0] $end
$var wire 16 <" or_out [15:0] $end
$var wire 16 =" mod_out [15:0] $end
$var wire 7 >" math_out [6:0] $end
$var wire 16 ?" divide_out [15:0] $end
$var wire 16 @" and_out [15:0] $end
$var wire 16 A" add_out [15:0] $end
$scope module addme $end
$var wire 16 B" a [15:0] $end
$var wire 1 6" addsub $end
$var wire 16 C" b [15:0] $end
$var wire 1 D" t $end
$var wire 16 E" out [15:0] $end
$upscope $end
$scope module addtri $end
$var wire 16 F" a [15:0] $end
$var wire 1 G" enable $end
$var reg 16 H" b [15:0] $end
$upscope $end
$scope module andme $end
$var wire 16 I" a [15:0] $end
$var wire 16 J" b [15:0] $end
$var wire 16 K" g [15:0] $end
$upscope $end
$scope module andtri $end
$var wire 16 L" a [15:0] $end
$var wire 1 M" enable $end
$var reg 16 N" b [15:0] $end
$upscope $end
$scope module divme $end
$var wire 16 O" dividend [15:0] $end
$var wire 16 P" divisor [15:0] $end
$var wire 16 Q" remainder [15:0] $end
$var wire 16 R" quotient [15:0] $end
$upscope $end
$scope module divtri $end
$var wire 16 S" a [15:0] $end
$var wire 1 T" enable $end
$var reg 16 U" b [15:0] $end
$upscope $end
$scope module modtri $end
$var wire 16 V" a [15:0] $end
$var wire 1 W" enable $end
$var reg 16 X" b [15:0] $end
$upscope $end
$scope module my_xor $end
$var wire 16 Y" a [15:0] $end
$var wire 16 Z" b [15:0] $end
$var wire 16 [" g [15:0] $end
$upscope $end
$scope module orme $end
$var wire 16 \" a [15:0] $end
$var wire 16 ]" b [15:0] $end
$var wire 16 ^" g [15:0] $end
$upscope $end
$scope module ortri $end
$var wire 16 _" a [15:0] $end
$var wire 1 `" enable $end
$var reg 16 a" b [15:0] $end
$upscope $end
$scope module subme $end
$var wire 16 b" a [15:0] $end
$var wire 16 c" b [15:0] $end
$var wire 16 d" out [15:0] $end
$upscope $end
$scope module subtri $end
$var wire 16 e" a [15:0] $end
$var wire 1 f" enable $end
$var reg 16 g" b [15:0] $end
$upscope $end
$scope module xortri $end
$var wire 16 h" a [15:0] $end
$var wire 1 i" enable $end
$var reg 16 j" b [15:0] $end
$upscope $end
$upscope $end
$scope module buf3 $end
$var wire 1 " clk $end
$var wire 3 k" reg_num [2:0] $end
$var reg 8 l" reg_enable [7:0] $end
$upscope $end
$scope module cc $end
$var wire 16 m" bus1 [15:0] $end
$var wire 16 n" bus2 [15:0] $end
$var wire 1 " clk $end
$var wire 8 o" reg_en [7:0] $end
$var wire 8 p" temp2 [7:0] $end
$var wire 8 q" temp1 [7:0] $end
$var wire 9 r" temp [8:0] $end
$var wire 3 s" in2 [2:0] $end
$var wire 3 t" in1 [2:0] $end
$var wire 4 u" func [3:0] $end
$var wire 16 v" d [15:0] $end
$var wire 5 w" current_state [4:0] $end
$var wire 23 x" code [22:0] $end
$var reg 8 y" bus1_buf_en [7:0] $end
$var reg 8 z" bus2_buf_en [7:0] $end
$var reg 1 = data_out $end
$var reg 1 < g_in $end
$var reg 1 ; g_out $end
$var reg 7 {" math_enables [6:0] $end
$var reg 5 |" next_state [4:0] $end
$scope module i1 $end
$var wire 1 " clk $end
$var wire 3 }" reg_num [2:0] $end
$var reg 8 ~" reg_enable [7:0] $end
$upscope $end
$scope module i2 $end
$var wire 1 " clk $end
$var wire 3 !# reg_num [2:0] $end
$var reg 8 "# reg_enable [7:0] $end
$upscope $end
$upscope $end
$scope module count $end
$var wire 1 " clk $end
$var wire 1 ! rst $end
$var reg 5 ## address [4:0] $end
$var reg 3 $# clocks [2:0] $end
$upscope $end
$scope module g_buf $end
$var wire 16 %# a [15:0] $end
$var wire 1 ; enable $end
$var reg 16 &# b [15:0] $end
$upscope $end
$scope module h0 $end
$var wire 4 '# hex [3:0] $end
$var reg 7 (# sevenseg [6:0] $end
$upscope $end
$scope module h1 $end
$var wire 4 )# hex [3:0] $end
$var reg 7 *# sevenseg [6:0] $end
$upscope $end
$scope module h2 $end
$var wire 4 +# hex [3:0] $end
$var reg 7 ,# sevenseg [6:0] $end
$upscope $end
$scope module h3 $end
$var wire 4 -# hex [3:0] $end
$var reg 7 .# sevenseg [6:0] $end
$upscope $end
$scope module rom $end
$var wire 5 /# address [4:0] $end
$var reg 23 0# code [22:0] $end
$var reg 3 1# sw [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1#
b10000000000000001100 0#
b0 /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bz &#
bx %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b10000000000000001100 x"
b0 w"
b1100 v"
b1 u"
b0 t"
b0 s"
b100000 r"
b0 q"
b0 p"
b0 o"
bz n"
bz m"
b10000000 l"
b0 k"
bz j"
0i"
bx h"
bz g"
0f"
bx e"
bx d"
bz c"
bx b"
bz a"
0`"
bx _"
bx ^"
bz ]"
bx \"
bx ["
bz Z"
bx Y"
bz X"
0W"
bx V"
bz U"
0T"
bx S"
bx R"
bx Q"
bz P"
bx O"
bz N"
0M"
bx L"
bx K"
bz J"
bx I"
bz H"
0G"
bx F"
bx E"
0D"
bz C"
bx B"
bx A"
bx @"
bx ?"
b0 >"
bx ="
bx <"
bx ;"
bx :"
bz 9"
bx 8"
bz 7"
z6"
bz 5"
04"
bx 3"
bz 2"
01"
bx 0"
bz /"
0."
bx -"
bz ,"
0+"
bx *"
bz )"
0("
bx '"
bz &"
0%"
bx $"
bz #"
0""
bx !"
bz ~
0}
bx |
bx {
bz z
0y
bx x
bz w
0v
bx u
bz t
0s
bx r
bz q
0p
bx o
bz n
0m
bx l
bz k
0j
bx i
bz h
0g
bx f
bz e
0d
bx c
bz b
bz a
b1100 `
bz _
bx ^
0]
bz \
bx [
0Z
bz Y
bx X
0W
bz V
bx U
0T
bz S
bx R
0Q
bz P
bx O
0N
bz M
bx L
0K
bx J
bx I
1H
bx G
bz F
bx E
b0 D
b0 C
b0 B
b10000000 A
b10000000000000001100 @
b0 ?
b1100 >
0=
0<
0;
bx :
bx 9
bx 8
bx 7
b0 6
b0 5
bx 4
bx 3
bx 2
bx 1
b0 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bz &
bx %
bz $
z#
0"
z!
$end
#20
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1000000 9
b1000000 *#
b100111 :
b100111 (#
b0 1
b0 -#
b0 2
b0 +#
b0 3
b0 )#
b1100 4
b1100 '#
b1100 %
b1100 J
b1100 /
b1100 I
b1100 f
b1100 |
b0xx00 @"
b0xx00 K"
b0xx00 L"
bx11xx <"
bx11xx ^"
bx11xx _"
1d
b1100 $
b1100 F
b1100 e
b1100 h
b1100 k
b1100 n
b1100 q
b1100 t
b1100 w
b1100 z
b1100 9"
b1100 C"
b1100 J"
b1100 P"
b1100 Z"
b1100 ]"
b1100 c"
b1100 a
b10000000 5
b10000000 o"
b10000000 q"
b10000000 ~"
b10000000 p"
b10000000 "#
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b1 $#
1"
#40
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#60
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz J
bz /
bz I
bz f
bz |
b0xx00 @"
b0xx00 K"
b0xx00 L"
bx11xx <"
bx11xx ^"
bx11xx _"
b1100 $
b1100 F
b1100 e
b1100 h
b1100 k
b1100 n
b1100 q
b1100 t
b1100 w
b1100 z
b1100 9"
b1100 C"
b1100 J"
b1100 P"
b1100 Z"
b1100 ]"
b1100 c"
b1100 a
b10000000 C
b10000000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b10 $#
1"
#80
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1000000 9
b1000000 *#
b100111 :
b100111 (#
b0 1
b0 -#
b0 2
b0 +#
b0 3
b0 )#
b1100 4
b1100 '#
b1100 %
b1100 J
b1100 /
b1100 I
b1100 f
b1100 |
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#100
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
b1001 >
b1001 `
b1001 v"
b1 t"
b1 }"
bz %
bz J
b10010000000000001001 @
b10010000000000001001 x"
b10010000000000001001 0#
bz /
bz I
bz f
bz |
b0x00x @"
b0x00x K"
b0x00x L"
bx1xx1 <"
bx1xx1 ^"
bx1xx1 _"
b1 0
b1 k"
b1 1#
b1001 $
b1001 F
b1001 e
b1001 h
b1001 k
b1001 n
b1001 q
b1001 t
b1001 w
b1001 z
b1001 9"
b1001 C"
b1001 J"
b1001 P"
b1001 Z"
b1001 ]"
b1001 c"
b1001 a
b1 D
b1 ##
b1 /#
b10000000 C
b10000000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b0 $#
1"
#120
bz .
bz L
bz i
bz !"
b1001 /
b1001 I
b1001 f
b1001 |
b0 C
b0 y"
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz M
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
1K
0H
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
1g
0d
b1000000 A
b1000000 l"
0=
b100000 r"
b0 ?
b0 w"
b0 |"
b1000000 5
b1000000 o"
b1000000 q"
b1000000 ~"
0"
#140
b0x00x @"
b0x00x K"
b0x00x L"
bx1xx1 <"
bx1xx1 ^"
bx1xx1 _"
b1001 $
b1001 F
b1001 e
b1001 h
b1001 k
b1001 n
b1001 q
b1001 t
b1001 w
b1001 z
b1001 9"
b1001 C"
b1001 J"
b1001 P"
b1001 Z"
b1001 ]"
b1001 c"
b1001 a
b1000000 C
b1000000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b1 $#
1"
#160
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1000000 9
b1000000 *#
b11000 :
b11000 (#
b0 1
b0 -#
b0 2
b0 +#
b0 3
b0 )#
b1001 4
b1001 '#
b1001 %
b1001 M
b1001 .
b1001 L
b1001 i
b1001 !"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#180
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
b11 >
b11 `
b11 v"
b10 t"
b10 }"
bz %
bz M
b10100000000000000011 @
b10100000000000000011 x"
b10100000000000000011 0#
bz .
bz L
bz i
bz !"
b0xx @"
b0xx K"
b0xx L"
bx11 <"
bx11 ^"
bx11 _"
b10 0
b10 k"
b10 1#
b11 $
b11 F
b11 e
b11 h
b11 k
b11 n
b11 q
b11 t
b11 w
b11 z
b11 9"
b11 C"
b11 J"
b11 P"
b11 Z"
b11 ]"
b11 c"
b11 a
b10 D
b10 ##
b10 /#
b1000000 C
b1000000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b0 $#
1"
#200
bz -
bz O
bz l
bz $"
b11 .
b11 L
b11 i
b11 !"
b0 C
b0 y"
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz P
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
1N
0K
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
1j
0g
b100000 A
b100000 l"
0=
b100000 r"
b0 ?
b0 w"
b0 |"
b100000 5
b100000 o"
b100000 q"
b100000 ~"
0"
#220
b0xx @"
b0xx K"
b0xx L"
bx11 <"
bx11 ^"
bx11 _"
b11 $
b11 F
b11 e
b11 h
b11 k
b11 n
b11 q
b11 t
b11 w
b11 z
b11 9"
b11 C"
b11 J"
b11 P"
b11 Z"
b11 ]"
b11 c"
b11 a
b100000 C
b100000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b1 $#
1"
#240
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1000000 9
b1000000 *#
b110000 :
b110000 (#
b0 1
b0 -#
b0 2
b0 +#
b0 3
b0 )#
b11 4
b11 '#
b11 %
b11 P
b11 -
b11 O
b11 l
b11 $"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#260
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
b10100 >
b10100 `
b10100 v"
b11 t"
b11 }"
bz %
bz P
b10110000000000010100 @
b10110000000000010100 x"
b10110000000000010100 0#
bz -
bz O
bz l
bz $"
b0x0x00 @"
b0x0x00 K"
b0x0x00 L"
bx1x1xx <"
bx1x1xx ^"
bx1x1xx _"
b11 0
b11 k"
b11 1#
b10100 $
b10100 F
b10100 e
b10100 h
b10100 k
b10100 n
b10100 q
b10100 t
b10100 w
b10100 z
b10100 9"
b10100 C"
b10100 J"
b10100 P"
b10100 Z"
b10100 ]"
b10100 c"
b10100 a
b11 D
b11 ##
b11 /#
b100000 C
b100000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b0 $#
1"
#280
bz ,
bz R
bz o
bz '"
b10100 -
b10100 O
b10100 l
b10100 $"
b0 C
b0 y"
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz S
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
1Q
0N
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
1m
0j
b10000 A
b10000 l"
0=
b100000 r"
b0 ?
b0 w"
b0 |"
b10000 5
b10000 o"
b10000 q"
b10000 ~"
0"
#300
b0x0x00 @"
b0x0x00 K"
b0x0x00 L"
bx1x1xx <"
bx1x1xx ^"
bx1x1xx _"
b10100 $
b10100 F
b10100 e
b10100 h
b10100 k
b10100 n
b10100 q
b10100 t
b10100 w
b10100 z
b10100 9"
b10100 C"
b10100 J"
b10100 P"
b10100 Z"
b10100 ]"
b10100 c"
b10100 a
b10000 C
b10000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b1 $#
1"
#320
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1111001 9
b1111001 *#
b11001 :
b11001 (#
b0 1
b0 -#
b0 2
b0 +#
b1 3
b1 )#
b100 4
b100 '#
b10100 %
b10100 S
b10100 ,
b10100 R
b10100 o
b10100 '"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#340
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
b1101 >
b1101 `
b1101 v"
b100 t"
b100 }"
bz %
bz S
b11000000000000001101 @
b11000000000000001101 x"
b11000000000000001101 0#
bz ,
bz R
bz o
bz '"
b0xx0x @"
b0xx0x K"
b0xx0x L"
bx11x1 <"
bx11x1 ^"
bx11x1 _"
b100 0
b100 k"
b100 1#
b1101 $
b1101 F
b1101 e
b1101 h
b1101 k
b1101 n
b1101 q
b1101 t
b1101 w
b1101 z
b1101 9"
b1101 C"
b1101 J"
b1101 P"
b1101 Z"
b1101 ]"
b1101 c"
b1101 a
b100 D
b100 ##
b100 /#
b10000 C
b10000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b0 $#
1"
#360
bz +
bz U
bz r
bz *"
b1101 ,
b1101 R
b1101 o
b1101 '"
b0 C
b0 y"
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz V
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
1T
0Q
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
1p
0m
b1000 A
b1000 l"
0=
b100000 r"
b0 ?
b0 w"
b0 |"
b1000 5
b1000 o"
b1000 q"
b1000 ~"
0"
#380
b0xx0x @"
b0xx0x K"
b0xx0x L"
bx11x1 <"
bx11x1 ^"
bx11x1 _"
b1101 $
b1101 F
b1101 e
b1101 h
b1101 k
b1101 n
b1101 q
b1101 t
b1101 w
b1101 z
b1101 9"
b1101 C"
b1101 J"
b1101 P"
b1101 Z"
b1101 ]"
b1101 c"
b1101 a
b1000 C
b1000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b1 $#
1"
#400
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1000000 9
b1000000 *#
b100001 :
b100001 (#
b0 1
b0 -#
b0 2
b0 +#
b0 3
b0 )#
b1101 4
b1101 '#
b1101 %
b1101 V
b1101 +
b1101 U
b1101 r
b1101 *"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#420
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz V
bz +
bz U
bz r
bz *"
b0xx0x @"
b0xx0x K"
b0xx0x L"
bx11x1 <"
bx11x1 ^"
bx11x1 _"
b1101 $
b1101 F
b1101 e
b1101 h
b1101 k
b1101 n
b1101 q
b1101 t
b1101 w
b1101 z
b1101 9"
b1101 C"
b1101 J"
b1101 P"
b1101 Z"
b1101 ]"
b1101 c"
b1101 a
b1000 C
b1000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b10 $#
1"
#440
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1000000 9
b1000000 *#
b100001 :
b100001 (#
b0 1
b0 -#
b0 2
b0 +#
b0 3
b0 )#
b1101 4
b1101 '#
b1101 %
b1101 V
b1101 +
b1101 U
b1101 r
b1101 *"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#460
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
b10101 >
b10101 `
b10101 v"
b101 t"
b101 }"
bz %
bz V
b11010000000000010101 @
b11010000000000010101 x"
b11010000000000010101 0#
bz +
bz U
bz r
bz *"
b0x0x0x @"
b0x0x0x K"
b0x0x0x L"
bx1x1x1 <"
bx1x1x1 ^"
bx1x1x1 _"
b101 0
b101 k"
b101 1#
b10101 $
b10101 F
b10101 e
b10101 h
b10101 k
b10101 n
b10101 q
b10101 t
b10101 w
b10101 z
b10101 9"
b10101 C"
b10101 J"
b10101 P"
b10101 Z"
b10101 ]"
b10101 c"
b10101 a
b101 D
b101 ##
b101 /#
b1000 C
b1000 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b0 $#
1"
#480
bz *
bz X
bz u
bz -"
b10101 +
b10101 U
b10101 r
b10101 *"
b0 C
b0 y"
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz Y
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
1W
0T
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
1s
0p
b100 A
b100 l"
0=
b100000 r"
b0 ?
b0 w"
b0 |"
b100 5
b100 o"
b100 q"
b100 ~"
0"
#500
b0x0x0x @"
b0x0x0x K"
b0x0x0x L"
bx1x1x1 <"
bx1x1x1 ^"
bx1x1x1 _"
b10101 $
b10101 F
b10101 e
b10101 h
b10101 k
b10101 n
b10101 q
b10101 t
b10101 w
b10101 z
b10101 9"
b10101 C"
b10101 J"
b10101 P"
b10101 Z"
b10101 ]"
b10101 c"
b10101 a
b100 C
b100 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b1 $#
1"
#520
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1111001 9
b1111001 *#
b10010 :
b10010 (#
b0 1
b0 -#
b0 2
b0 +#
b1 3
b1 )#
b101 4
b101 '#
b10101 %
b10101 Y
b10101 *
b10101 X
b10101 u
b10101 -"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#540
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz Y
bz *
bz X
bz u
bz -"
b0x0x0x @"
b0x0x0x K"
b0x0x0x L"
bx1x1x1 <"
bx1x1x1 ^"
bx1x1x1 _"
b10101 $
b10101 F
b10101 e
b10101 h
b10101 k
b10101 n
b10101 q
b10101 t
b10101 w
b10101 z
b10101 9"
b10101 C"
b10101 J"
b10101 P"
b10101 Z"
b10101 ]"
b10101 c"
b10101 a
b100 C
b100 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b10 $#
1"
#560
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1111001 9
b1111001 *#
b10010 :
b10010 (#
b0 1
b0 -#
b0 2
b0 +#
b1 3
b1 )#
b101 4
b101 '#
b10101 %
b10101 Y
b10101 *
b10101 X
b10101 u
b10101 -"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#580
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
b11001 >
b11001 `
b11001 v"
b110 t"
b110 }"
bz %
bz Y
b11100000000000011001 @
b11100000000000011001 x"
b11100000000000011001 0#
bz *
bz X
bz u
bz -"
b0xx00x @"
b0xx00x K"
b0xx00x L"
bx11xx1 <"
bx11xx1 ^"
bx11xx1 _"
b110 0
b110 k"
b110 1#
b11001 $
b11001 F
b11001 e
b11001 h
b11001 k
b11001 n
b11001 q
b11001 t
b11001 w
b11001 z
b11001 9"
b11001 C"
b11001 J"
b11001 P"
b11001 Z"
b11001 ]"
b11001 c"
b11001 a
b110 D
b110 ##
b110 /#
b100 C
b100 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b0 $#
1"
#600
bz )
bz [
bz x
bz 0"
b11001 *
b11001 X
b11001 u
b11001 -"
b0 C
b0 y"
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz \
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
1Z
0W
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
1v
0s
b10 A
b10 l"
0=
b100000 r"
b0 ?
b0 w"
b0 |"
b10 5
b10 o"
b10 q"
b10 ~"
0"
#620
b0xx00x @"
b0xx00x K"
b0xx00x L"
bx11xx1 <"
bx11xx1 ^"
bx11xx1 _"
b11001 $
b11001 F
b11001 e
b11001 h
b11001 k
b11001 n
b11001 q
b11001 t
b11001 w
b11001 z
b11001 9"
b11001 C"
b11001 J"
b11001 P"
b11001 Z"
b11001 ]"
b11001 c"
b11001 a
b10 C
b10 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b1 $#
1"
#640
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1111001 9
b1111001 *#
b11000 :
b11000 (#
b0 1
b0 -#
b0 2
b0 +#
b1 3
b1 )#
b1001 4
b1001 '#
b11001 %
b11001 \
b11001 )
b11001 [
b11001 x
b11001 0"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#660
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz \
bz )
bz [
bz x
bz 0"
b0xx00x @"
b0xx00x K"
b0xx00x L"
bx11xx1 <"
bx11xx1 ^"
bx11xx1 _"
b11001 $
b11001 F
b11001 e
b11001 h
b11001 k
b11001 n
b11001 q
b11001 t
b11001 w
b11001 z
b11001 9"
b11001 C"
b11001 J"
b11001 P"
b11001 Z"
b11001 ]"
b11001 c"
b11001 a
b10 C
b10 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b10 $#
1"
#680
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1111001 9
b1111001 *#
b11000 :
b11000 (#
b0 1
b0 -#
b0 2
b0 +#
b1 3
b1 )#
b1001 4
b1001 '#
b11001 %
b11001 \
b11001 )
b11001 [
b11001 x
b11001 0"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#700
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
b11110 >
b11110 `
b11110 v"
b111 t"
b111 }"
bz %
bz \
b11110000000000011110 @
b11110000000000011110 x"
b11110000000000011110 0#
bz )
bz [
bz x
bz 0"
b0xxxx0 @"
b0xxxx0 K"
b0xxxx0 L"
bx1111x <"
bx1111x ^"
bx1111x _"
b111 0
b111 k"
b111 1#
b11110 $
b11110 F
b11110 e
b11110 h
b11110 k
b11110 n
b11110 q
b11110 t
b11110 w
b11110 z
b11110 9"
b11110 C"
b11110 J"
b11110 P"
b11110 Z"
b11110 ]"
b11110 c"
b11110 a
b111 D
b111 ##
b111 /#
b10 C
b10 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b0 $#
1"
#720
bz (
bz ^
bz {
bz 3"
b11110 )
b11110 [
b11110 x
b11110 0"
b0 C
b0 y"
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz _
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
1]
0Z
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
1y
0v
b1 A
b1 l"
0=
b100000 r"
b0 ?
b0 w"
b0 |"
b1 5
b1 o"
b1 q"
b1 ~"
0"
#740
b0xxxx0 @"
b0xxxx0 K"
b0xxxx0 L"
bx1111x <"
bx1111x ^"
bx1111x _"
b11110 $
b11110 F
b11110 e
b11110 h
b11110 k
b11110 n
b11110 q
b11110 t
b11110 w
b11110 z
b11110 9"
b11110 C"
b11110 J"
b11110 P"
b11110 Z"
b11110 ]"
b11110 c"
b11110 a
b1 C
b1 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b1 $#
1"
#760
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1111001 9
b1111001 *#
b110 :
b110 (#
b0 1
b0 -#
b0 2
b0 +#
b1 3
b1 )#
b1110 4
b1110 '#
b11110 %
b11110 _
b11110 (
b11110 ^
b11110 {
b11110 3"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#780
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
bz %
bz _
bz (
bz ^
bz {
bz 3"
b0xxxx0 @"
b0xxxx0 K"
b0xxxx0 L"
bx1111x <"
bx1111x ^"
bx1111x _"
b11110 $
b11110 F
b11110 e
b11110 h
b11110 k
b11110 n
b11110 q
b11110 t
b11110 w
b11110 z
b11110 9"
b11110 C"
b11110 J"
b11110 P"
b11110 Z"
b11110 ]"
b11110 c"
b11110 a
b1 C
b1 y"
1=
b100001 r"
b1 ?
b1 w"
b1 |"
b10 $#
1"
#800
b1000000 7
b1000000 .#
b1000000 8
b1000000 ,#
b1111001 9
b1111001 *#
b110 :
b110 (#
b0 1
b0 -#
b0 2
b0 +#
b1 3
b1 )#
b1110 4
b1110 '#
b11110 %
b11110 _
b11110 (
b11110 ^
b11110 {
b11110 3"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0=
b100000 r"
b0 ?
b0 w"
b0 |"
0"
#820
b111111 7
b111111 .#
b111111 8
b111111 ,#
b111111 9
b111111 *#
b111111 :
b111111 (#
bz 1
bz -#
bz 2
bz +#
bz 3
bz )#
bz 4
bz '#
b1000000000000000 >
b1000000000000000 `
b1000000000000000 v"
b100 s"
b100 !#
b0 t"
b0 }"
b10 u"
bz %
bz _
b100001000000000000000 @
b100001000000000000000 x"
b100001000000000000000 0#
bz (
bz ^
bz {
bz 3"
bx000000000000000 @"
bx000000000000000 K"
bx000000000000000 L"
b1xxxxxxxxxxxxxxx <"
b1xxxxxxxxxxxxxxx ^"
b1xxxxxxxxxxxxxxx _"
b1000000000000000 $
b1000000000000000 F
b1000000000000000 e
b1000000000000000 h
b1000000000000000 k
b1000000000000000 n
b1000000000000000 q
b1000000000000000 t
b1000000000000000 w
b1000000000000000 z
b1000000000000000 9"
b1000000000000000 C"
b1000000000000000 J"
b1000000000000000 P"
b1000000000000000 Z"
b1000000000000000 ]"
b1000000000000000 c"
b1000000000000000 a
b1000 D
b1000 ##
b1000 /#
b1 C
b1 y"
1=
b1000001 r"
b1 ?
b1 w"
b1 |"
b0 $#
1"
#840
b0 7
b0 .#
b1000000 8
b1000000 ,#
b1000000 9
b1000000 *#
b1000000 :
b1000000 (#
b1000 1
b1000 -#
b0 2
b0 +#
b0 3
b0 )#
b0 4
b0 '#
b1000000000000000 %
b1000000000000000 _
bz /
bz I
bz f
bz |
b1000000000000000 (
b1000000000000000 ^
b1000000000000000 {
b1000000000000000 3"
b0 C
b0 y"
bx @"
bx K"
bx L"
bx <"
bx ^"
bx _"
bz $
bz F
bz e
bz h
bz k
bz n
bz q
bz t
bz w
bz z
bz 9"
bz C"
bz J"
bz P"
bz Z"
bz ]"
bz c"
bz a
0y
1d
0=
b1000000 r"
b0 ?
b0 w"
b0 |"
b1000 p"
b1000 "#
b10000000 5
b10000000 o"
b10000000 q"
b10000000 ~"
0"
#860
b1000 C
b1000 y"
b1000010 r"
b10 ?
b10 w"
b10 |"
b1 $#
1"
#880
b0 C
b0 y"
b1000000 r"
b0 ?
b0 w"
b0 |"
0"
#900
b1000 C
b1000 y"
b1000010 r"
b10 ?
b10 w"
b10 |"
b10 $#
1"
#920
b0 C
b0 y"
b1000000 r"
b0 ?
b0 w"
b0 |"
0"
#940
b1110000000000000 >
b1110000000000000 `
b1110000000000000 v"
b111 s"
b111 !#
b101 t"
b101 }"
b101011110000000000000 @
b101011110000000000000 x"
b101011110000000000000 0#
b1001 D
b1001 ##
b1001 /#
b1000 C
b1000 y"
b1000010 r"
b10 ?
b10 w"
b10 |"
b0 $#
1"
#960
bz *
bz X
bz u
bz -"
b0 C
b0 y"
1s
0d
b1000000 r"
b0 ?
b0 w"
b0 |"
b1 p"
b1 "#
b100 5
b100 o"
b100 q"
b100 ~"
0"
#980
b1 C
b1 y"
b1000010 r"
b10 ?
b10 w"
b10 |"
b1 $#
1"
#1000
b0 C
b0 y"
b1000000 r"
b0 ?
b0 w"
b0 |"
0"
