`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 07/28/2022 04:02:14 PM
// Design Name: 
// Module Name: power_ctrl
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module power_ctrl(
    output power_1v8_ctrl,
    output power_3v3_ctrl
    );

assign power_1v8_ctrl = 1;
assign power_3v3_ctrl = 1;

endmodule
