Analysis & Synthesis report for Scrambler_Sender
Thu Jan 23 20:12:59 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|AUDIO
 12. State Machine - |Scrambler_Sender|dtmf_state
 13. State Machine - |Scrambler_Sender|button_state
 14. State Machine - |Scrambler_Sender|Audio_interface:Audio_interface|RCV
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|altsyncram:Mux13_rtl_0|altsyncram_6m71:auto_generated
 22. Source assignments for generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|altsyncram:Mux13_rtl_0|altsyncram_7m71:auto_generated
 23. Source assignments for Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_i0v:auto_generated|altsyncram_3v91:altsyncram4
 24. Source assignments for Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_5vu:auto_generated|altsyncram_5s91:altsyncram4
 25. Source assignments for Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_q0v:auto_generated|altsyncram_lv91:altsyncram4
 26. Source assignments for Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_k0v:auto_generated|altsyncram_5v91:altsyncram4
 27. Source assignments for Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4
 28. Parameter Settings for User Entity Instance: Audio_interface:Audio_interface
 29. Parameter Settings for User Entity Instance: Audio_interface:Audio_interface|i2c:I2C_controller
 30. Parameter Settings for User Entity Instance: Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i
 31. Parameter Settings for User Entity Instance: generate_dtmf_signed:DTMF_generator
 32. Parameter Settings for User Entity Instance: generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ
 33. Parameter Settings for User Entity Instance: generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ
 34. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128
 35. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1
 36. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1
 37. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1
 38. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2
 39. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB2
 40. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Twiddle:TW
 41. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU
 42. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2
 43. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Butterfly:BF1
 44. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|DelayBuffer:DB1
 45. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Butterfly:BF2
 46. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|DelayBuffer:DB2
 47. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Twiddle:TW
 48. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Multiply:MU
 49. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3
 50. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Butterfly:BF1
 51. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|DelayBuffer:DB1
 52. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Butterfly:BF2
 53. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|DelayBuffer:DB2
 54. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Twiddle:TW
 55. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Multiply:MU
 56. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4
 57. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4|Butterfly:BF
 58. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4|DelayBuffer:DB
 59. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev
 60. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|Mult128:ScaleFFT
 61. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder
 62. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128
 63. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1
 64. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Butterfly:BF1
 65. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1
 66. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Butterfly:BF2
 67. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2
 68. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Twiddle:TW
 69. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Multiply:MU
 70. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2
 71. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Butterfly:BF1
 72. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1
 73. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Butterfly:BF2
 74. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2
 75. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Twiddle:TW
 76. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Multiply:MU
 77. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3
 78. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Butterfly:BF1
 79. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1
 80. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Butterfly:BF2
 81. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB2
 82. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Twiddle:TW
 83. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Multiply:MU
 84. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit2:SU4
 85. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit2:SU4|Butterfly:BF
 86. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit2:SU4|DelayBuffer:DB
 87. Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev
 88. Parameter Settings for Inferred Entity Instance: generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|altsyncram:Mux13_rtl_0
 89. Parameter Settings for Inferred Entity Instance: generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|altsyncram:Mux13_rtl_0
 90. Parameter Settings for Inferred Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0
 91. Parameter Settings for Inferred Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0
 92. Parameter Settings for Inferred Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0
 93. Parameter Settings for Inferred Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0
 94. Parameter Settings for Inferred Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0
 95. altsyncram Parameter Settings by Entity Instance
 96. altshift_taps Parameter Settings by Entity Instance
 97. Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev"
 98. Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface|FFT:IFFT128"
 99. Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"
100. Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev"
101. Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface|FFT:FFT128"
102. Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface"
103. Port Connectivity Checks: "generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ"
104. Port Connectivity Checks: "generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ"
105. Port Connectivity Checks: "Audio_interface:Audio_interface|i2c:I2C_controller"
106. Port Connectivity Checks: "Audio_interface:Audio_interface"
107. Post-Synthesis Netlist Statistics for Top Partition
108. Elapsed Time Per Partition
109. Analysis & Synthesis Messages
110. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jan 23 20:12:59 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Scrambler_Sender                            ;
; Top-level Entity Name           ; Scrambler_Sender                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6721                                        ;
; Total pins                      ; 36                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 21,312                                      ;
; Total DSP Blocks                ; 28                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Scrambler_Sender   ; Scrambler_Sender   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.61        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.3%      ;
;     Processor 3            ;  20.3%      ;
;     Processor 4            ;  20.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library  ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+----------+
; ../hdl/Mult128.v                 ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Mult128.v                    ;          ;
; ../hdl/Twiddle.v                 ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Twiddle.v                    ;          ;
; ../hdl/SdfUnit2.v                ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit2.v                   ;          ;
; ../hdl/SdfUnit.v                 ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v                    ;          ;
; ../hdl/Scrambler_TOP.v           ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_TOP.v              ;          ;
; ../hdl/ReverseBitOrder.v         ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReverseBitOrder.v            ;          ;
; ../hdl/ReorderXk.v               ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v                  ;          ;
; ../hdl/Multiply.v                ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Multiply.v                   ;          ;
; ../hdl/GenPermutationKey.v       ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/GenPermutationKey.v          ;          ;
; ../hdl/FFT.v                     ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/FFT.v                        ;          ;
; ../hdl/DelayBuffer.v             ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/DelayBuffer.v                ;          ;
; ../hdl/Butterfly.v               ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Butterfly.v                  ;          ;
; ../hdl/sine_gen_signed.vhd       ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/sine_gen_signed.vhd          ;          ;
; ../hdl/Scrambler_Sender.vhd      ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd         ;          ;
; ../hdl/i2c.vhd                   ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/i2c.vhd                      ;          ;
; ../hdl/generate_dtmf_signed.vhd  ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/generate_dtmf_signed.vhd     ;          ;
; ../hdl/Audio_interface.vhd       ; yes             ; User VHDL File               ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Audio_interface.vhd          ;          ;
; AudioPLL.vhd                     ; yes             ; User Wizard-Generated File   ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/AudioPLL.vhd             ; AudioPLL ;
; AudioPLL/AudioPLL_0002.v         ; yes             ; User Verilog HDL File        ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/AudioPLL/AudioPLL_0002.v ; AudioPLL ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v            ;          ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;          ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;          ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;          ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;          ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;          ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;          ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;          ;
; db/altsyncram_6m71.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_6m71.tdf   ;          ;
; db/altsyncram_7m71.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_7m71.tdf   ;          ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf       ;          ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc         ;          ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc         ;          ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc        ;          ;
; db/shift_taps_i0v.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/shift_taps_i0v.tdf    ;          ;
; db/altsyncram_3v91.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_3v91.tdf   ;          ;
; db/cntr_djf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/cntr_djf.tdf          ;          ;
; db/shift_taps_5vu.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/shift_taps_5vu.tdf    ;          ;
; db/altsyncram_5s91.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_5s91.tdf   ;          ;
; db/cntr_uhf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/cntr_uhf.tdf          ;          ;
; db/shift_taps_q0v.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/shift_taps_q0v.tdf    ;          ;
; db/altsyncram_lv91.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_lv91.tdf   ;          ;
; db/cntr_jjf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/cntr_jjf.tdf          ;          ;
; db/shift_taps_k0v.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/shift_taps_k0v.tdf    ;          ;
; db/altsyncram_5v91.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_5v91.tdf   ;          ;
; db/cntr_ejf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/cntr_ejf.tdf          ;          ;
; db/shift_taps_1vu.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/shift_taps_1vu.tdf    ;          ;
; db/altsyncram_rr91.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_rr91.tdf   ;          ;
; db/cntr_phf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/cntr_phf.tdf          ;          ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 4695                                                                                                                  ;
;                                             ;                                                                                                                       ;
; Combinational ALUT usage for logic          ; 4033                                                                                                                  ;
;     -- 7 input functions                    ; 1                                                                                                                     ;
;     -- 6 input functions                    ; 887                                                                                                                   ;
;     -- 5 input functions                    ; 232                                                                                                                   ;
;     -- 4 input functions                    ; 324                                                                                                                   ;
;     -- <=3 input functions                  ; 2589                                                                                                                  ;
;                                             ;                                                                                                                       ;
; Dedicated logic registers                   ; 6721                                                                                                                  ;
;                                             ;                                                                                                                       ;
; I/O pins                                    ; 36                                                                                                                    ;
; Total MLAB memory bits                      ; 0                                                                                                                     ;
; Total block memory bits                     ; 21312                                                                                                                 ;
;                                             ;                                                                                                                       ;
; Total DSP Blocks                            ; 28                                                                                                                    ;
;                                             ;                                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                                     ;
;     -- PLLs                                 ; 1                                                                                                                     ;
;                                             ;                                                                                                                       ;
; Maximum fan-out node                        ; Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 7011                                                                                                                  ;
; Total fan-out                               ; 42754                                                                                                                 ;
; Average fan-out                             ; 3.82                                                                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                              ; Entity Name          ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |Scrambler_Sender                                  ; 4033 (71)           ; 6721 (42)                 ; 21312             ; 28         ; 36   ; 0            ; |Scrambler_Sender                                                                                                                                                                ; Scrambler_Sender     ; work         ;
;    |Audio_interface:Audio_interface|               ; 140 (58)            ; 94 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Audio_interface:Audio_interface                                                                                                                                ; Audio_interface      ; work         ;
;       |AudioPLL:Audio_PLL|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Audio_interface:Audio_interface|AudioPLL:Audio_PLL                                                                                                             ; AudioPLL             ; audiopll     ;
;          |AudioPLL_0002:audiopll_inst|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst                                                                                 ; AudioPLL_0002        ; AudioPLL     ;
;             |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i                                                         ; altera_pll           ; work         ;
;       |i2c:I2C_controller|                         ; 82 (82)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller                                                                                                             ; i2c                  ; work         ;
;    |Scrambler_TOP:Scrambler_interface|             ; 3614 (0)            ; 6458 (1)                  ; 6976              ; 28         ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface                                                                                                                              ; Scrambler_TOP        ; work         ;
;       |FFT:FFT128|                                 ; 1294 (0)            ; 585 (0)                   ; 0                 ; 15         ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128                                                                                                                   ; FFT                  ; work         ;
;          |SdfUnit2:SU4|                            ; 54 (0)              ; 53 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4                                                                                                      ; SdfUnit2             ; work         ;
;             |Butterfly:BF|                         ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4|Butterfly:BF                                                                                         ; Butterfly            ; work         ;
;             |DelayBuffer:DB|                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4|DelayBuffer:DB                                                                                       ; DelayBuffer          ; work         ;
;          |SdfUnit:SU1|                             ; 402 (112)           ; 156 (124)                 ; 0                 ; 5          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1                                                                                                       ; SdfUnit              ; work         ;
;             |Butterfly:BF1|                        ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1                                                                                         ; Butterfly            ; work         ;
;             |Butterfly:BF2|                        ; 132 (132)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2                                                                                         ; Butterfly            ; work         ;
;             |Multiply:MU|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 4          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU                                                                                           ; Multiply             ; work         ;
;             |Twiddle:TW|                           ; 91 (91)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Twiddle:TW                                                                                            ; Twiddle              ; work         ;
;          |SdfUnit:SU2|                             ; 435 (112)           ; 156 (124)                 ; 0                 ; 5          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2                                                                                                       ; SdfUnit              ; work         ;
;             |Butterfly:BF1|                        ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Butterfly:BF1                                                                                         ; Butterfly            ; work         ;
;             |Butterfly:BF2|                        ; 132 (132)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Butterfly:BF2                                                                                         ; Butterfly            ; work         ;
;             |Multiply:MU|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 4          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Multiply:MU                                                                                           ; Multiply             ; work         ;
;             |Twiddle:TW|                           ; 91 (91)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Twiddle:TW                                                                                            ; Twiddle              ; work         ;
;          |SdfUnit:SU3|                             ; 403 (80)            ; 220 (124)                 ; 0                 ; 5          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3                                                                                                       ; SdfUnit              ; work         ;
;             |Butterfly:BF1|                        ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Butterfly:BF1                                                                                         ; Butterfly            ; work         ;
;             |Butterfly:BF2|                        ; 132 (132)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Butterfly:BF2                                                                                         ; Butterfly            ; work         ;
;             |DelayBuffer:DB2|                      ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|DelayBuffer:DB2                                                                                       ; DelayBuffer          ; work         ;
;             |Multiply:MU|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 4          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Multiply:MU                                                                                           ; Multiply             ; work         ;
;             |Twiddle:TW|                           ; 91 (91)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Twiddle:TW                                                                                            ; Twiddle              ; work         ;
;       |FFT:IFFT128|                                ; 1340 (0)            ; 591 (0)                   ; 6976              ; 13         ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128                                                                                                                  ; FFT                  ; work         ;
;          |SdfUnit2:SU4|                            ; 34 (0)              ; 35 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit2:SU4                                                                                                     ; SdfUnit2             ; work         ;
;             |Butterfly:BF|                         ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit2:SU4|Butterfly:BF                                                                                        ; Butterfly            ; work         ;
;             |DelayBuffer:DB|                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit2:SU4|DelayBuffer:DB                                                                                      ; DelayBuffer          ; work         ;
;          |SdfUnit:SU1|                             ; 460 (111)           ; 178 (124)                 ; 5184              ; 5          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1                                                                                                      ; SdfUnit              ; work         ;
;             |Butterfly:BF1|                        ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Butterfly:BF1                                                                                        ; Butterfly            ; work         ;
;             |Butterfly:BF2|                        ; 132 (132)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Butterfly:BF2                                                                                        ; Butterfly            ; work         ;
;             |DelayBuffer:DB1|                      ; 14 (0)              ; 12 (0)                    ; 3136              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1                                                                                      ; DelayBuffer          ; work         ;
;                |altshift_taps:buf_im_rtl_0|        ; 14 (0)              ; 12 (0)                    ; 3136              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0                                                           ; altshift_taps        ; work         ;
;                   |shift_taps_q0v:auto_generated|  ; 14 (8)              ; 12 (6)                    ; 3136              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_q0v:auto_generated                             ; shift_taps_q0v       ; work         ;
;                      |altsyncram_lv91:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 3136              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_q0v:auto_generated|altsyncram_lv91:altsyncram4 ; altsyncram_lv91      ; work         ;
;                      |cntr_jjf:cntr1|              ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_q0v:auto_generated|cntr_jjf:cntr1              ; cntr_jjf             ; work         ;
;             |DelayBuffer:DB2|                      ; 12 (0)              ; 10 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2                                                                                      ; DelayBuffer          ; work         ;
;                |altshift_taps:buf_im_rtl_0|        ; 12 (0)              ; 10 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0                                                           ; altshift_taps        ; work         ;
;                   |shift_taps_i0v:auto_generated|  ; 12 (7)              ; 10 (5)                    ; 2048              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_i0v:auto_generated                             ; shift_taps_i0v       ; work         ;
;                      |altsyncram_3v91:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_i0v:auto_generated|altsyncram_3v91:altsyncram4 ; altsyncram_3v91      ; work         ;
;                      |cntr_djf:cntr1|              ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_i0v:auto_generated|cntr_djf:cntr1              ; cntr_djf             ; work         ;
;             |Multiply:MU|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 4          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Multiply:MU                                                                                          ; Multiply             ; work         ;
;             |Twiddle:TW|                           ; 91 (91)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Twiddle:TW                                                                                           ; Twiddle              ; work         ;
;          |SdfUnit:SU2|                             ; 453 (112)           ; 170 (124)                 ; 1536              ; 5          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2                                                                                                      ; SdfUnit              ; work         ;
;             |Butterfly:BF1|                        ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Butterfly:BF1                                                                                        ; Butterfly            ; work         ;
;             |Butterfly:BF2|                        ; 132 (132)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Butterfly:BF2                                                                                        ; Butterfly            ; work         ;
;             |DelayBuffer:DB1|                      ; 10 (0)              ; 8 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1                                                                                      ; DelayBuffer          ; work         ;
;                |altshift_taps:buf_im_rtl_0|        ; 10 (0)              ; 8 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0                                                           ; altshift_taps        ; work         ;
;                   |shift_taps_k0v:auto_generated|  ; 10 (6)              ; 8 (4)                     ; 1024              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_k0v:auto_generated                             ; shift_taps_k0v       ; work         ;
;                      |altsyncram_5v91:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_k0v:auto_generated|altsyncram_5v91:altsyncram4 ; altsyncram_5v91      ; work         ;
;                      |cntr_ejf:cntr1|              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_k0v:auto_generated|cntr_ejf:cntr1              ; cntr_ejf             ; work         ;
;             |DelayBuffer:DB2|                      ; 8 (0)               ; 6 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2                                                                                      ; DelayBuffer          ; work         ;
;                |altshift_taps:buf_im_rtl_0|        ; 8 (0)               ; 6 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0                                                           ; altshift_taps        ; work         ;
;                   |shift_taps_5vu:auto_generated|  ; 8 (5)               ; 6 (3)                     ; 512               ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_5vu:auto_generated                             ; shift_taps_5vu       ; work         ;
;                      |altsyncram_5s91:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_5vu:auto_generated|altsyncram_5s91:altsyncram4 ; altsyncram_5s91      ; work         ;
;                      |cntr_uhf:cntr1|              ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_5vu:auto_generated|cntr_uhf:cntr1              ; cntr_uhf             ; work         ;
;             |Multiply:MU|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 4          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Multiply:MU                                                                                          ; Multiply             ; work         ;
;             |Twiddle:TW|                           ; 91 (91)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Twiddle:TW                                                                                           ; Twiddle              ; work         ;
;          |SdfUnit:SU3|                             ; 393 (80)            ; 208 (108)                 ; 256               ; 3          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3                                                                                                      ; SdfUnit              ; work         ;
;             |Butterfly:BF1|                        ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Butterfly:BF1                                                                                        ; Butterfly            ; work         ;
;             |Butterfly:BF2|                        ; 132 (132)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Butterfly:BF2                                                                                        ; Butterfly            ; work         ;
;             |DelayBuffer:DB1|                      ; 6 (0)               ; 4 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1                                                                                      ; DelayBuffer          ; work         ;
;                |altshift_taps:buf_im_rtl_0|        ; 6 (0)               ; 4 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0                                                           ; altshift_taps        ; work         ;
;                   |shift_taps_1vu:auto_generated|  ; 6 (4)               ; 4 (2)                     ; 256               ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_1vu:auto_generated                             ; shift_taps_1vu       ; work         ;
;                      |altsyncram_rr91:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4 ; altsyncram_rr91      ; work         ;
;                      |cntr_phf:cntr1|              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_1vu:auto_generated|cntr_phf:cntr1              ; cntr_phf             ; work         ;
;             |DelayBuffer:DB2|                      ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB2                                                                                      ; DelayBuffer          ; work         ;
;             |Multiply:MU|                          ; 16 (16)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Multiply:MU                                                                                          ; Multiply             ; work         ;
;             |Twiddle:TW|                           ; 91 (91)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Twiddle:TW                                                                                           ; Twiddle              ; work         ;
;       |ReorderXk:Reorder|                          ; 971 (971)           ; 666 (666)                 ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder                                                                                                            ; ReorderXk            ; work         ;
;       |ReverseBitOrder:PostFFTRev|                 ; 7 (7)               ; 2439 (2439)               ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev                                                                                                   ; ReverseBitOrder      ; work         ;
;       |ReverseBitOrder:PostIFFTRev|                ; 2 (2)               ; 2176 (2176)               ; 0                 ; 0          ; 0    ; 0            ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev                                                                                                  ; ReverseBitOrder      ; work         ;
;    |generate_dtmf_signed:DTMF_generator|           ; 208 (17)            ; 127 (0)                   ; 14336             ; 0          ; 0    ; 0            ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator                                                                                                                            ; generate_dtmf_signed ; work         ;
;       |sine_gen_signed:HIGH_FREQ|                  ; 95 (95)             ; 63 (63)                   ; 7168              ; 0          ; 0    ; 0            ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ                                                                                                  ; sine_gen_signed      ; work         ;
;          |altsyncram:Mux13_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|altsyncram:Mux13_rtl_0                                                                           ; altsyncram           ; work         ;
;             |altsyncram_7m71:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|altsyncram:Mux13_rtl_0|altsyncram_7m71:auto_generated                                            ; altsyncram_7m71      ; work         ;
;       |sine_gen_signed:LOW_FREQ|                   ; 96 (96)             ; 64 (64)                   ; 7168              ; 0          ; 0    ; 0            ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ                                                                                                   ; sine_gen_signed      ; work         ;
;          |altsyncram:Mux13_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|altsyncram:Mux13_rtl_0                                                                            ; altsyncram           ; work         ;
;             |altsyncram_6m71:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|altsyncram:Mux13_rtl_0|altsyncram_6m71:auto_generated                                             ; altsyncram_6m71      ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Name                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_q0v:auto_generated|altsyncram_lv91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 49           ; 64           ; 49           ; 3136 ; None                                       ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_i0v:auto_generated|altsyncram_3v91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; None                                       ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_k0v:auto_generated|altsyncram_5v91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024 ; None                                       ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_5vu:auto_generated|altsyncram_5s91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None                                       ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 64           ; 4            ; 64           ; 256  ; None                                       ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|altsyncram:Mux13_rtl_0|altsyncram_7m71:auto_generated|ALTSYNCRAM                                            ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168 ; Scrambler_Sender.Scrambler_Sender1.rtl.mif ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|altsyncram:Mux13_rtl_0|altsyncram_6m71:auto_generated|ALTSYNCRAM                                             ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168 ; Scrambler_Sender.Scrambler_Sender0.rtl.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 6           ;
; Two Independent 18x18           ; 22          ;
; Total number of DSP blocks      ; 28          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 22          ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |Scrambler_Sender|Audio_interface:Audio_interface|AudioPLL:Audio_PLL ; AudioPLL.vhd    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|AUDIO ;
+----------+----------+----------+----------+----------+-------------------------------------+
; Name     ; AUDIO.s5 ; AUDIO.s4 ; AUDIO.s3 ; AUDIO.s2 ; AUDIO.s1                            ;
+----------+----------+----------+----------+----------+-------------------------------------+
; AUDIO.s1 ; 0        ; 0        ; 0        ; 0        ; 0                                   ;
; AUDIO.s2 ; 0        ; 0        ; 0        ; 1        ; 1                                   ;
; AUDIO.s3 ; 0        ; 0        ; 1        ; 0        ; 1                                   ;
; AUDIO.s4 ; 0        ; 1        ; 0        ; 0        ; 1                                   ;
; AUDIO.s5 ; 1        ; 0        ; 0        ; 0        ; 1                                   ;
+----------+----------+----------+----------+----------+-------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Scrambler_Sender|dtmf_state                                                                                                                             ;
+----------------------------------+---------------------+----------------------------------+-------------------------+----------------------------------+-----------------+
; Name                             ; dtmf_state.SCRAMBLE ; dtmf_state.SEND_SYNCH_HASH_FINAL ; dtmf_state.SEND_SYNCH_3 ; dtmf_state.SEND_SYNCH_HASH_FIRST ; dtmf_state.IDLE ;
+----------------------------------+---------------------+----------------------------------+-------------------------+----------------------------------+-----------------+
; dtmf_state.IDLE                  ; 0                   ; 0                                ; 0                       ; 0                                ; 0               ;
; dtmf_state.SEND_SYNCH_HASH_FIRST ; 0                   ; 0                                ; 0                       ; 1                                ; 1               ;
; dtmf_state.SEND_SYNCH_3          ; 0                   ; 0                                ; 1                       ; 0                                ; 1               ;
; dtmf_state.SEND_SYNCH_HASH_FINAL ; 0                   ; 1                                ; 0                       ; 0                                ; 1               ;
; dtmf_state.SCRAMBLE              ; 1                   ; 0                                ; 0                       ; 0                                ; 1               ;
+----------------------------------+---------------------+----------------------------------+-------------------------+----------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Scrambler_Sender|button_state                                                                           ;
+-------------------------------+----------------------------+-------------------------------+-----------------------------+
; Name                          ; button_state.RELEASE_STATE ; button_state.WAIT_FOR_RELEASE ; button_state.WAIT_FOR_PRESS ;
+-------------------------------+----------------------------+-------------------------------+-----------------------------+
; button_state.WAIT_FOR_PRESS   ; 0                          ; 0                             ; 0                           ;
; button_state.WAIT_FOR_RELEASE ; 0                          ; 1                             ; 1                           ;
; button_state.RELEASE_STATE    ; 1                          ; 0                             ; 1                           ;
+-------------------------------+----------------------------+-------------------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Scrambler_Sender|Audio_interface:Audio_interface|RCV                                                                                           ;
+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name       ; RCV.right5 ; RCV.right4 ; RCV.right3 ; RCV.right2 ; RCV.right1 ; RCV.left5 ; RCV.left4 ; RCV.left3 ; RCV.left2 ; RCV.left1 ; RCV.wait2 ; RCV.wait1 ;
+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; RCV.wait1  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; RCV.wait2  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; RCV.left1  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; RCV.left2  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; RCV.left3  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; RCV.left4  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.left5  ; 0          ; 0          ; 0          ; 0          ; 0          ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.right1 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.right2 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.right3 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.right4 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; RCV.right5 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                                                 ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev|init_di_count             ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|init_di_count                       ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|init_do_count                       ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[0][0]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[0][1]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[0][2]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[0][3]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[0][4]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[0][5]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[0][6]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[0][0]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[0][1]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[0][2]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[0][3]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[0][4]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[0][5]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[0][6]                        ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev|init_di_count              ; Stuck at GND due to stuck port data_in                                                             ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|rom_dout[14]              ; Stuck at GND due to stuck port data_in                                                             ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|rom_dout[14]               ; Stuck at GND due to stuck port data_in                                                             ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|rom_data[14]              ; Stuck at GND due to stuck port data_in                                                             ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|rom_data[14]               ; Stuck at GND due to stuck port data_in                                                             ;
; Audio_interface:Audio_interface|i2c:I2C_controller|i2c_out[7,8,13..15]                  ; Stuck at GND due to stuck port data_in                                                             ;
; Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev|di_count[6]               ; Merged with Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev|di_count[6]               ;
; Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev|di_count[5]               ; Merged with Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev|di_count[5]               ;
; Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev|di_count[4]               ; Merged with Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev|di_count[4]               ;
; Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev|di_count[3]               ; Merged with Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev|di_count[3]               ;
; Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev|di_count[2]               ; Merged with Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev|di_count[2]               ;
; Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev|di_count[1]               ; Merged with Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev|di_count[1]               ;
; Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev|di_count[0]               ; Merged with Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev|di_count[0]               ;
; Audio_interface:Audio_interface|i2c:I2C_controller|i2c_out[6]                           ; Merged with Audio_interface:Audio_interface|i2c:I2C_controller|i2c_out[5]                          ;
; tone_digit[9]                                                                           ; Merged with tone_digit[0]                                                                          ;
; tone_digit[3..8]                                                                        ; Merged with tone_digit[1]                                                                          ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|phase_acc[1]              ; Merged with generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|phase_acc[0]             ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[32][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[32][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[32][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[32][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[32][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[32][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[32][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[31][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[31][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[31][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[31][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[31][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[31][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[31][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[31][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[27][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[27][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[27][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[27][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[27][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[27][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[27][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[27][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[23][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[23][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[23][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[23][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[23][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[23][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[23][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[23][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[19][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[19][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[19][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[19][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[19][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[19][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[19][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[19][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[15][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[15][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[15][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[15][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[15][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[15][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[15][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[15][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[11][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[11][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[11][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[11][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[11][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[11][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[11][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[7][0]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[7][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[7][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[7][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[7][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[7][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[7][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[7][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[3][0]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[3][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[3][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[3][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[3][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[3][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[3][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[3][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[30][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[30][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[30][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[30][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[30][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[30][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[30][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[30][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[26][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[26][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[26][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[26][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[26][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[26][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[26][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[26][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[22][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[22][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[22][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[22][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[22][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[22][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[22][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[22][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[18][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[18][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[18][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[18][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[18][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[18][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[18][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[18][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[14][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[14][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[14][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[14][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[14][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[14][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[14][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[14][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[10][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[10][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[10][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[10][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[10][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[10][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[10][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[10][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[6][0]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[6][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[6][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[6][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[6][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[6][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[6][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[6][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[2][0]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[2][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[2][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[2][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[2][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[2][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[2][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[2][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[29][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[29][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[29][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[29][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[29][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[29][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[29][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[29][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[25][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[25][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[25][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[25][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[25][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[25][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[25][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[25][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[21][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[21][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[21][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[21][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[21][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[21][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[21][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[21][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[17][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[17][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[17][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[17][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[17][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[17][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[17][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[17][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[13][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[13][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[13][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[13][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[13][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[13][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[13][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[13][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[9][0]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[9][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[9][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[9][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[9][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[9][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[9][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[9][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[5][0]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[5][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[5][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[5][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[5][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[5][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[5][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[5][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[1][0]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[1][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[1][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[1][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[1][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[1][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[1][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[1][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[28][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[28][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[28][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[28][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[28][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[28][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[28][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[28][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[24][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[24][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[24][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[24][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[24][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[24][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[24][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[24][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[20][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[20][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[20][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[20][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[20][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[20][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[20][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[20][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[16][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[16][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[16][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[16][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[16][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[16][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[16][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[16][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[12][0]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[12][1]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[12][2]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[12][3]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[12][4]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[12][5]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[12][6]                       ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[12][0]                      ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[8][0]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[8][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[8][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[8][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[8][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[8][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[8][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[8][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[4][0]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[4][1]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[4][2]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[4][3]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[4][4]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[4][5]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[4][6]                        ; Merged with Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[4][0]                       ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[17][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[16][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[15][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[14][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[13][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[12][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[11][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[10][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][10]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][11]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][12]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][13]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][14]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][15]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][1]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][2]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][3]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][4]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][5]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][6]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][7]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][8]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][9]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[9][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][10]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][11]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][12]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][13]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][14]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][15]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][1]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][2]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][3]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][4]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][5]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][6]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][7]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][8]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][9]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[8][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][10]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][11]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][12]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][13]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][14]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][15]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][1]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][2]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][3]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][4]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][5]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][6]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][7]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][8]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][9]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[7][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][10]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][11]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][12]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][13]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][14]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][15]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][1]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][2]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][3]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][4]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][5]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][6]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][7]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][8]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][9]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[6][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][10]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][11]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][12]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][13]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][14]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][15]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][1]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][2]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][3]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][4]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][5]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][6]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][7]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][8]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][9]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[5][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][10]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][11]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][12]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][13]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][14]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][15]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][1]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][2]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][3]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][4]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][5]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][6]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][7]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][8]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][9]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[4][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][10]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][11]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][12]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][13]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][14]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][15]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][1]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][2]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][3]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][4]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][5]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][6]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][7]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][8]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][9]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[3][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][10]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][11]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][12]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][13]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][14]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][15]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][1]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][2]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][3]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][4]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][5]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][6]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][7]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][8]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][9]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[2][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][10]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][11]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][12]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][13]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][14]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][15]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][1]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][2]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][3]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][4]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][5]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][6]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][7]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][8]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][9]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[1][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][10]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][11]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][12]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][13]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][14]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][15]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][1]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][2]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][3]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][4]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][5]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][6]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][7]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][8]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][9]   ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0][0]  ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[18][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[19][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[20][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[21][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[22][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[23][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[24][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[25][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[26][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[27][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[28][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[29][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[30][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[31][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[32][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[33][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[34][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[35][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[36][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[37][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[38][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[39][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[40][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[41][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[42][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[43][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[44][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[45][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[46][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[47][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[48][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[49][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[50][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[51][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[52][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[53][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[54][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[55][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[56][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[57][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[58][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[59][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[60][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[61][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[62][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][10] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][11] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][12] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][13] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][14] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][15] ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][1]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][2]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][3]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][4]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][5]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][6]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][7]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][8]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][9]  ; Merged with Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[63][0] ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|phase_acc[0]              ; Stuck at GND due to stuck port data_in                                                             ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|phase_acc[0,1]             ; Stuck at GND due to stuck port data_in                                                             ;
; tone_digit[1]                                                                           ; Stuck at GND due to stuck port data_in                                                             ;
; tone_digit[2]                                                                           ; Merged with tone_digit[0]                                                                          ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|phase_acc[2]              ; Stuck at GND due to stuck port data_in                                                             ;
; Audio_interface:Audio_interface|\Aud_Bclock:bcount[4]                                   ; Stuck at GND due to stuck port data_in                                                             ;
; Total Number of Removed Registers = 1426                                                ;                                                                                                    ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                         ;
+----------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+----------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|rom_dout[14] ; Stuck at GND              ; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|rom_data[14] ;
;                                                                            ; due to stuck port data_in ;                                                                            ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|rom_dout[14]  ; Stuck at GND              ; generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|rom_data[14]  ;
;                                                                            ; due to stuck port data_in ;                                                                            ;
; tone_digit[1]                                                              ; Stuck at GND              ; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|phase_acc[2] ;
;                                                                            ; due to stuck port data_in ;                                                                            ;
+----------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6721  ;
; Number of registers using Synchronous Clear  ; 306   ;
; Number of registers using Synchronous Load   ; 5768  ;
; Number of registers using Asynchronous Clear ; 264   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 258   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                          ;
+-----------------------------------------------------------------------------+---------+
; Inverted Register                                                           ; Fan out ;
+-----------------------------------------------------------------------------+---------+
; Audio_interface:Audio_interface|i2c:I2C_controller|done                     ; 1       ;
; Audio_interface:Audio_interface|i2c:I2C_controller|sdo                      ; 3       ;
; Audio_interface:Audio_interface|LRCK                                        ; 7       ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|phase_acc[30]  ; 11      ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|phase_acc[30] ; 11      ;
; Scrambler_TOP:Scrambler_interface|reset_ifft                                ; 78      ;
; Total number of inverted registers = 6                                      ;         ;
+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+
; Register Name                                                                                  ; Megafunction                                                                           ; Type       ;
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|rom_dout[0..13]                   ; generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|Mux13_rtl_0               ; ROM        ;
; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|rom_dout[0..13]                  ; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|Mux13_rtl_0              ; ROM        ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0..63][0..15] ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_re[0..63][0..15] ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im[0..63][0]      ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_re[0..63][0..15]  ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|buf_im[0..31][0..15] ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|buf_re[0..31][0..15] ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB2|buf_im[0..31][0..15]  ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB2|buf_re[0..31][0..15]  ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|buf_im[0..15][0..15] ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|buf_re[0..15][0..15] ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|DelayBuffer:DB1|buf_im[0..15][0..15]  ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|DelayBuffer:DB1|buf_re[0..15][0..15]  ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|buf_im[0..7][0..15]  ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|buf_re[0..7][0..15]  ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|DelayBuffer:DB2|buf_im[0..7][0..15]   ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|DelayBuffer:DB2|buf_re[0..7][0..15]   ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|buf_im[0..3][0..15]  ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|buf_re[0..3][0..15]  ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|DelayBuffer:DB1|buf_im[0..3][0..15]   ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
; Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|DelayBuffer:DB1|buf_re[0..3][0..15]   ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|buf_im_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; 18:1               ; 79 bits   ; 948 LEs       ; 316 LEs              ; 632 LEs                ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[32][14]          ;
; 18:1               ; 79 bits   ; 948 LEs       ; 316 LEs              ; 632 LEs                ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[27][0]             ;
; 18:1               ; 79 bits   ; 948 LEs       ; 316 LEs              ; 632 LEs                ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[23][0]             ;
; 18:1               ; 79 bits   ; 948 LEs       ; 316 LEs              ; 632 LEs                ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|sync[19][0]             ;
; 18:1               ; 79 bits   ; 948 LEs       ; 316 LEs              ; 632 LEs                ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[15][12]          ;
; 18:1               ; 79 bits   ; 948 LEs       ; 316 LEs              ; 632 LEs                ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_im[11][12]          ;
; 18:1               ; 79 bits   ; 948 LEs       ; 316 LEs              ; 632 LEs                ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[7][10]           ;
; 18:1               ; 79 bits   ; 948 LEs       ; 316 LEs              ; 632 LEs                ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder|buf_re[1][13]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|data[15]      ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|data[3]       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|data[14]       ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|data[12]       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Scrambler_Sender|Audio_interface:Audio_interface|i2c:I2C_controller|Selector1                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|bf1_do_re[12]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|bf1_do_re[15]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|bf1_do_re[15]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|bf1_do_re[11]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|bf1_do_re[3]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Scrambler_Sender|Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|bf1_do_re[10]      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|phase_acc[29]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Scrambler_Sender|generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|phase_acc[21] ;
; 5:1                ; 31 bits   ; 93 LEs        ; 0 LEs                ; 93 LEs                 ; Yes        ; |Scrambler_Sender|counter[24]                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Scrambler_Sender|tone_digit[0]                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |Scrambler_Sender|Selector12                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Scrambler_Sender|Selector14                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Scrambler_Sender|Audio_interface:Audio_interface|Selector2                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |Scrambler_Sender|Audio_interface:Audio_interface|Selector9                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |Scrambler_Sender|Audio_interface:Audio_interface|Selector8                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|altsyncram:Mux13_rtl_0|altsyncram_6m71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|altsyncram:Mux13_rtl_0|altsyncram_7m71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_i0v:auto_generated|altsyncram_3v91:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0|shift_taps_5vu:auto_generated|altsyncram_5s91:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_q0v:auto_generated|altsyncram_lv91:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_k0v:auto_generated|altsyncram_5v91:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_interface:Audio_interface ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; sample_rate    ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_interface:Audio_interface|i2c:I2C_controller ;
+----------------+----------+---------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                ;
+----------------+----------+---------------------------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                                      ;
; i2c_freq       ; 20000    ; Signed Integer                                                      ;
+----------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                              ;
; fractional_vco_multiplier            ; false                  ; String                                                                              ;
; pll_type                             ; General                ; String                                                                              ;
; pll_subtype                          ; General                ; String                                                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                      ;
; operation_mode                       ; direct                 ; String                                                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                      ;
; data_rate                            ; 0                      ; Signed Integer                                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                      ;
; output_clock_frequency0              ; 18.432203 MHz          ; String                                                                              ;
; phase_shift0                         ; 0 ps                   ; String                                                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                              ;
; phase_shift1                         ; 0 ps                   ; String                                                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                              ;
; phase_shift2                         ; 0 ps                   ; String                                                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                              ;
; phase_shift3                         ; 0 ps                   ; String                                                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                              ;
; phase_shift4                         ; 0 ps                   ; String                                                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                              ;
; phase_shift5                         ; 0 ps                   ; String                                                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                              ;
; phase_shift6                         ; 0 ps                   ; String                                                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                              ;
; phase_shift7                         ; 0 ps                   ; String                                                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                              ;
; phase_shift8                         ; 0 ps                   ; String                                                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                              ;
; phase_shift9                         ; 0 ps                   ; String                                                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                              ;
; phase_shift10                        ; 0 ps                   ; String                                                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                              ;
; phase_shift11                        ; 0 ps                   ; String                                                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                              ;
; phase_shift12                        ; 0 ps                   ; String                                                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                              ;
; phase_shift13                        ; 0 ps                   ; String                                                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                              ;
; phase_shift14                        ; 0 ps                   ; String                                                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                              ;
; phase_shift15                        ; 0 ps                   ; String                                                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                              ;
; phase_shift16                        ; 0 ps                   ; String                                                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                              ;
; phase_shift17                        ; 0 ps                   ; String                                                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                      ;
; clock_name_0                         ;                        ; String                                                                              ;
; clock_name_1                         ;                        ; String                                                                              ;
; clock_name_2                         ;                        ; String                                                                              ;
; clock_name_3                         ;                        ; String                                                                              ;
; clock_name_4                         ;                        ; String                                                                              ;
; clock_name_5                         ;                        ; String                                                                              ;
; clock_name_6                         ;                        ; String                                                                              ;
; clock_name_7                         ;                        ; String                                                                              ;
; clock_name_8                         ;                        ; String                                                                              ;
; clock_name_global_0                  ; false                  ; String                                                                              ;
; clock_name_global_1                  ; false                  ; String                                                                              ;
; clock_name_global_2                  ; false                  ; String                                                                              ;
; clock_name_global_3                  ; false                  ; String                                                                              ;
; clock_name_global_4                  ; false                  ; String                                                                              ;
; clock_name_global_5                  ; false                  ; String                                                                              ;
; clock_name_global_6                  ; false                  ; String                                                                              ;
; clock_name_global_7                  ; false                  ; String                                                                              ;
; clock_name_global_8                  ; false                  ; String                                                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                      ;
; pll_slf_rst                          ; false                  ; String                                                                              ;
; pll_bw_sel                           ; low                    ; String                                                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: generate_dtmf_signed:DTMF_generator ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; addr_bits      ; 9     ; Signed Integer                                          ;
; data_bits      ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; addr_bits      ; 9     ; Signed Integer                                                                   ;
; data_bits      ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; addr_bits      ; 9     ; Signed Integer                                                                    ;
; data_bits      ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 128   ; Signed Integer                                                               ;
; M              ; 128   ; Signed Integer                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                             ;
; RH             ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DEPTH          ; 64    ; Signed Integer                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                             ;
; RH             ; 1     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB2 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DEPTH          ; 32    ; Signed Integer                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Twiddle:TW ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 128   ; Signed Integer                                                               ;
; M              ; 32    ; Signed Integer                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Butterfly:BF1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                             ;
; RH             ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|DelayBuffer:DB1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DEPTH          ; 16    ; Signed Integer                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Butterfly:BF2 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                             ;
; RH             ; 1     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|DelayBuffer:DB2 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Twiddle:TW ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|Multiply:MU ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 128   ; Signed Integer                                                               ;
; M              ; 8     ; Signed Integer                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Butterfly:BF1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                             ;
; RH             ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|DelayBuffer:DB1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DEPTH          ; 4     ; Signed Integer                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Butterfly:BF2 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                             ;
; RH             ; 1     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|DelayBuffer:DB2 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Twiddle:TW ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|Multiply:MU ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                ;
; BF_RH          ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4|Butterfly:BF ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                             ;
; RH             ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4|DelayBuffer:DB ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DEPTH          ; 1     ; Signed Integer                                                                               ;
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                   ;
; DEPTH          ; 128   ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|Mult128:ScaleFFT ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 33    ; Signed Integer                                                          ;
; WIDTH          ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 128   ; Signed Integer                                                                ;
; M              ; 128   ; Signed Integer                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Butterfly:BF1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                              ;
; RH             ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DEPTH          ; 64    ; Signed Integer                                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Butterfly:BF2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                              ;
; RH             ; 1     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DEPTH          ; 32    ; Signed Integer                                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Twiddle:TW ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|Multiply:MU ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 128   ; Signed Integer                                                                ;
; M              ; 32    ; Signed Integer                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Butterfly:BF1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                              ;
; RH             ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DEPTH          ; 16    ; Signed Integer                                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Butterfly:BF2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                              ;
; RH             ; 1     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Twiddle:TW ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|Multiply:MU ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 128   ; Signed Integer                                                                ;
; M              ; 8     ; Signed Integer                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Butterfly:BF1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                              ;
; RH             ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DEPTH          ; 4     ; Signed Integer                                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Butterfly:BF2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                              ;
; RH             ; 1     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Twiddle:TW ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|Multiply:MU ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit2:SU4 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                 ;
; BF_RH          ; 0     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit2:SU4|Butterfly:BF ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                              ;
; RH             ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit2:SU4|DelayBuffer:DB ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; DEPTH          ; 1     ; Signed Integer                                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                    ;
; DEPTH          ; 128   ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|altsyncram:Mux13_rtl_0 ;
+------------------------------------+--------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                               ;
+------------------------------------+--------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                            ;
; WIDTH_A                            ; 14                                         ; Untyped                                            ;
; WIDTHAD_A                          ; 9                                          ; Untyped                                            ;
; NUMWORDS_A                         ; 512                                        ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                            ;
; WIDTH_B                            ; 1                                          ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                            ;
; INIT_FILE                          ; Scrambler_Sender.Scrambler_Sender0.rtl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_6m71                            ; Untyped                                            ;
+------------------------------------+--------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|altsyncram:Mux13_rtl_0 ;
+------------------------------------+--------------------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                                ;
+------------------------------------+--------------------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                             ;
; WIDTH_A                            ; 14                                         ; Untyped                                             ;
; WIDTHAD_A                          ; 9                                          ; Untyped                                             ;
; NUMWORDS_A                         ; 512                                        ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                             ;
; WIDTH_B                            ; 1                                          ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                             ;
; INIT_FILE                          ; Scrambler_Sender.Scrambler_Sender1.rtl.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_7m71                            ; Untyped                                             ;
+------------------------------------+--------------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                             ;
; TAP_DISTANCE   ; 32             ; Untyped                                                                                                             ;
; WIDTH          ; 64             ; Untyped                                                                                                             ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_i0v ; Untyped                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                             ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                             ;
; WIDTH          ; 64             ; Untyped                                                                                                             ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_5vu ; Untyped                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                             ;
; TAP_DISTANCE   ; 64             ; Untyped                                                                                                             ;
; WIDTH          ; 49             ; Untyped                                                                                                             ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_q0v ; Untyped                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                             ;
; TAP_DISTANCE   ; 16             ; Untyped                                                                                                             ;
; WIDTH          ; 64             ; Untyped                                                                                                             ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_k0v ; Untyped                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                             ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                             ;
; WIDTH          ; 64             ; Untyped                                                                                                             ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_1vu ; Untyped                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                    ;
; Entity Instance                           ; generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|altsyncram:Mux13_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                  ;
;     -- WIDTH_A                            ; 14                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|altsyncram:Mux13_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                  ;
;     -- WIDTH_A                            ; 14                                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 5                                                                                                    ;
; Entity Instance            ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                    ;
;     -- TAP_DISTANCE        ; 32                                                                                                   ;
;     -- WIDTH               ; 64                                                                                                   ;
; Entity Instance            ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                    ;
;     -- TAP_DISTANCE        ; 8                                                                                                    ;
;     -- WIDTH               ; 64                                                                                                   ;
; Entity Instance            ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                    ;
;     -- TAP_DISTANCE        ; 64                                                                                                   ;
;     -- WIDTH               ; 49                                                                                                   ;
; Entity Instance            ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                    ;
;     -- TAP_DISTANCE        ; 16                                                                                                   ;
;     -- WIDTH               ; 64                                                                                                   ;
; Entity Instance            ; Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                    ;
;     -- TAP_DISTANCE        ; 4                                                                                                    ;
;     -- WIDTH               ; 64                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostIFFTRev"                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; di_im    ; Input  ; Info     ; Stuck at GND                                                                        ;
; do_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; do_im    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface|FFT:IFFT128"                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; do_re ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder"                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; do_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev"                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; do_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface|FFT:FFT128" ;
+-------+-------+----------+-----------------------------------------------+
; Port  ; Type  ; Severity ; Details                                       ;
+-------+-------+----------+-----------------------------------------------+
; di_im ; Input ; Info     ; Stuck at GND                                  ;
+-------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Scrambler_TOP:Scrambler_interface" ;
+-------------------+-------+----------+------------------------+
; Port              ; Type  ; Severity ; Details                ;
+-------------------+-------+----------+------------------------+
; shift_key[21..19] ; Input ; Info     ; Stuck at GND           ;
; shift_key[7..5]   ; Input ; Info     ; Stuck at GND           ;
; shift_key[17]     ; Input ; Info     ; Stuck at GND           ;
; shift_key[15]     ; Input ; Info     ; Stuck at GND           ;
; shift_key[13]     ; Input ; Info     ; Stuck at GND           ;
; shift_key[11]     ; Input ; Info     ; Stuck at GND           ;
+-------------------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ" ;
+--------------------+-------+----------+---------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                           ;
+--------------------+-------+----------+---------------------------------------------------+
; phase_incr[31..19] ; Input ; Info     ; Stuck at GND                                      ;
; phase_incr[1..0]   ; Input ; Info     ; Stuck at GND                                      ;
; phase_incr[17]     ; Input ; Info     ; Stuck at GND                                      ;
+--------------------+-------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ" ;
+--------------------+-------+----------+--------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                          ;
+--------------------+-------+----------+--------------------------------------------------+
; phase_incr[31..18] ; Input ; Info     ; Stuck at GND                                     ;
; phase_incr[5]      ; Input ; Info     ; Stuck at GND                                     ;
+--------------------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_interface:Audio_interface|i2c:I2C_controller" ;
+---------------------+-------+----------+---------------------------------------+
; Port                ; Type  ; Severity ; Details                               ;
+---------------------+-------+----------+---------------------------------------+
; sample_ctrl[4..3]   ; Input ; Info     ; Stuck at VCC                          ;
; sample_ctrl[15..13] ; Input ; Info     ; Stuck at GND                          ;
; sample_ctrl[11..5]  ; Input ; Info     ; Stuck at GND                          ;
; sample_ctrl[12]     ; Input ; Info     ; Stuck at VCC                          ;
; sample_ctrl[2]      ; Input ; Info     ; Stuck at GND                          ;
; sample_ctrl[1]      ; Input ; Info     ; Stuck at VCC                          ;
; sample_ctrl[0]      ; Input ; Info     ; Stuck at GND                          ;
+---------------------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_interface:Audio_interface"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rin   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6721                        ;
;     CLR               ; 83                          ;
;     CLR SCLR          ; 147                         ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 226                         ;
;     ENA CLR           ; 1                           ;
;     ENA CLR SCLR      ; 31                          ;
;     SCLR              ; 128                         ;
;     SLD               ; 5766                        ;
;     plain             ; 337                         ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 4033                        ;
;     arith             ; 1303                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 710                         ;
;         2 data inputs ; 469                         ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 80                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 2224                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 807                         ;
;         4 data inputs ; 244                         ;
;         5 data inputs ; 232                         ;
;         6 data inputs ; 887                         ;
;     shared            ; 505                         ;
;         2 data inputs ; 505                         ;
; arriav_mac            ; 28                          ;
; boundary_port         ; 36                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 333                         ;
;                       ;                             ;
; Max LUT depth         ; 6.60                        ;
; Average LUT depth     ; 1.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jan 23 20:12:19 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Scrambler_Sender -c Scrambler_Sender
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/mult128.v
    Info (12023): Found entity 1: Mult128 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Mult128.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/twiddle.v
    Info (12023): Found entity 1: Twiddle File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Twiddle.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/sdfunit2.v
    Info (12023): Found entity 1: SdfUnit2 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit2.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/sdfunit.v
    Info (12023): Found entity 1: SdfUnit File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/scrambler_top.v
    Info (12023): Found entity 1: Scrambler_TOP File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_TOP.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/reversebitorder.v
    Info (12023): Found entity 1: ReverseBitOrder File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReverseBitOrder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/reorderxk.v
    Info (12023): Found entity 1: ReorderXk File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/multiply.v
    Info (12023): Found entity 1: Multiply File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Multiply.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/genpermutationkey.v
    Info (12023): Found entity 1: GenPermutationKey File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/GenPermutationKey.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/fft.v
    Info (12023): Found entity 1: FFT File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/FFT.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/delaybuffer.v
    Info (12023): Found entity 1: DelayBuffer File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/DelayBuffer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/butterfly.v
    Info (12023): Found entity 1: Butterfly File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Butterfly.v Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/sine_gen_signed.vhd
    Info (12022): Found design unit 1: sine_gen_signed-rtl File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/sine_gen_signed.vhd Line: 19
    Info (12023): Found entity 1: sine_gen_signed File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/sine_gen_signed.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/scrambler_sender.vhd
    Info (12022): Found design unit 1: Scrambler_Sender-rtl File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 42
    Info (12023): Found entity 1: Scrambler_Sender File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/i2c.vhd
    Info (12022): Found design unit 1: I2C-rtl File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/i2c.vhd Line: 20
    Info (12023): Found entity 1: i2c File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/i2c.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/generate_dtmf_signed.vhd
    Info (12022): Found design unit 1: generate_dtmf_signed-rtl File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/generate_dtmf_signed.vhd Line: 20
    Info (12023): Found entity 1: generate_dtmf_signed File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/generate_dtmf_signed.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_sync_sender_v3/hdl/audio_interface.vhd
    Info (12022): Found design unit 1: Audio_interface-WM8731 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Audio_interface.vhd Line: 30
    Info (12023): Found entity 1: Audio_interface File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Audio_interface.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file audiopll.vhd
    Info (12022): Found design unit 1: AudioPLL-rtl File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/AudioPLL.vhd Line: 19
    Info (12023): Found entity 1: AudioPLL File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/AudioPLL.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audiopll/audiopll_0002.v
    Info (12023): Found entity 1: AudioPLL_0002 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/AudioPLL/AudioPLL_0002.v Line: 2
Info (12127): Elaborating entity "Scrambler_Sender" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Scrambler_Sender.vhd(45): used implicit default value for signal "Rout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at Scrambler_Sender.vhd(59): object "LED" assigned a value but never read File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 59
Warning (10873): Using initial value X (don't care) for net "LEDR[9..3]" at Scrambler_Sender.vhd(22) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 22
Info (12128): Elaborating entity "Audio_interface" for hierarchy "Audio_interface:Audio_interface" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 94
Info (12128): Elaborating entity "i2c" for hierarchy "Audio_interface:Audio_interface|i2c:I2C_controller" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Audio_interface.vhd Line: 61
Info (12128): Elaborating entity "AudioPLL" for hierarchy "Audio_interface:Audio_interface|AudioPLL:Audio_PLL" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Audio_interface.vhd Line: 166
Info (12128): Elaborating entity "AudioPLL_0002" for hierarchy "Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/AudioPLL.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/AudioPLL/AudioPLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/AudioPLL/AudioPLL_0002.v Line: 85
Info (12133): Instantiated megafunction "Audio_interface:Audio_interface|AudioPLL:Audio_PLL|AudioPLL_0002:audiopll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/AudioPLL/AudioPLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432203 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12129): Elaborating entity "generate_dtmf_signed" using architecture "A:rtl" for hierarchy "generate_dtmf_signed:DTMF_generator" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 116
Info (12129): Elaborating entity "sine_gen_signed" using architecture "A:rtl" for hierarchy "generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/generate_dtmf_signed.vhd Line: 123
Warning (10542): VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable "NEGATIVE" because variable was never assigned a value File: c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd Line: 3004
Info (12128): Elaborating entity "Scrambler_TOP" for hierarchy "Scrambler_TOP:Scrambler_interface" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 130
Info (12128): Elaborating entity "GenPermutationKey" for hierarchy "Scrambler_TOP:Scrambler_interface|GenPermutationKey:GenKey" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_TOP.v Line: 86
Info (12128): Elaborating entity "FFT" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_TOP.v Line: 99
Info (12128): Elaborating entity "SdfUnit" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/FFT.v Line: 41
Warning (10230): Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 7 to match size of target (5) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 232
Info (12128): Elaborating entity "Butterfly" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF1" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 127
Warning (10230): Verilog HDL assignment warning at Butterfly.v(27): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Butterfly.v Line: 27
Warning (10230): Verilog HDL assignment warning at Butterfly.v(28): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Butterfly.v Line: 28
Warning (10230): Verilog HDL assignment warning at Butterfly.v(29): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Butterfly.v Line: 29
Warning (10230): Verilog HDL assignment warning at Butterfly.v(30): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Butterfly.v Line: 30
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB1" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 135
Info (12128): Elaborating entity "Butterfly" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Butterfly:BF2" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 184
Warning (10230): Verilog HDL assignment warning at Butterfly.v(27): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Butterfly.v Line: 27
Warning (10230): Verilog HDL assignment warning at Butterfly.v(28): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Butterfly.v Line: 28
Warning (10230): Verilog HDL assignment warning at Butterfly.v(29): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Butterfly.v Line: 29
Warning (10230): Verilog HDL assignment warning at Butterfly.v(30): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Butterfly.v Line: 30
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|DelayBuffer:DB2" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 192
Info (12128): Elaborating entity "Twiddle" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Twiddle:TW" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 240
Info (12128): Elaborating entity "Multiply" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU1|Multiply:MU" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 257
Warning (10230): Verilog HDL assignment warning at Multiply.v(25): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Multiply.v Line: 25
Warning (10230): Verilog HDL assignment warning at Multiply.v(26): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Multiply.v Line: 26
Warning (10230): Verilog HDL assignment warning at Multiply.v(27): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Multiply.v Line: 27
Warning (10230): Verilog HDL assignment warning at Multiply.v(28): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Multiply.v Line: 28
Info (12128): Elaborating entity "SdfUnit" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/FFT.v Line: 52
Warning (10230): Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 7 to match size of target (5) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 232
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|DelayBuffer:DB1" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 135
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU2|DelayBuffer:DB2" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 192
Info (12128): Elaborating entity "SdfUnit" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/FFT.v Line: 63
Warning (10230): Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 7 to match size of target (5) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 232
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|DelayBuffer:DB1" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 135
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit:SU3|DelayBuffer:DB2" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit.v Line: 192
Info (12128): Elaborating entity "SdfUnit2" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/FFT.v Line: 74
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "Scrambler_TOP:Scrambler_interface|FFT:FFT128|SdfUnit2:SU4|DelayBuffer:DB" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/SdfUnit2.v Line: 72
Info (12128): Elaborating entity "ReverseBitOrder" for hierarchy "Scrambler_TOP:Scrambler_interface|ReverseBitOrder:PostFFTRev" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_TOP.v Line: 110
Warning (10230): Verilog HDL assignment warning at ReverseBitOrder.v(608): truncated value with size 2 to match size of target (1) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReverseBitOrder.v Line: 608
Info (12128): Elaborating entity "Mult128" for hierarchy "Scrambler_TOP:Scrambler_interface|Mult128:ScaleFFT" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_TOP.v Line: 117
Warning (10230): Verilog HDL assignment warning at Mult128.v(11): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Mult128.v Line: 11
Warning (10230): Verilog HDL assignment warning at Mult128.v(12): truncated value with size 32 to match size of target (16) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Mult128.v Line: 12
Info (12128): Elaborating entity "ReorderXk" for hierarchy "Scrambler_TOP:Scrambler_interface|ReorderXk:Reorder" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_TOP.v Line: 131
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(105): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 105
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(106): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 106
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(107): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 107
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(108): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 108
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(110): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 110
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(111): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 111
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(112): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 112
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(113): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 113
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(115): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 115
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(116): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 116
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(117): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 117
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(118): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 118
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(130): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 130
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(131): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 131
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(132): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 132
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(133): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 133
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(135): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 135
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(136): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 136
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(137): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 137
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(138): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 138
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(140): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 140
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(141): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 141
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(142): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 142
Warning (10027): Verilog HDL or VHDL warning at the ReorderXk.v(143): index expression is not wide enough to address all of the elements in the array File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 143
Warning (10230): Verilog HDL assignment warning at ReorderXk.v(154): truncated value with size 2 to match size of target (1) File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/ReorderXk.v Line: 154
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 7 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|Mux13_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Scrambler_Sender.Scrambler_Sender0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|Mux13_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Scrambler_Sender.Scrambler_Sender1.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|buf_im_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 64
        Info (286033): Parameter WIDTH set to 49
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|buf_im_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 32
        Info (286033): Parameter WIDTH set to 64
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|buf_im_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 64
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|buf_im_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 64
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|buf_im_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 64
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|altsyncram:Mux13_rtl_0"
Info (12133): Instantiated megafunction "generate_dtmf_signed:DTMF_generator|sine_gen_signed:LOW_FREQ|altsyncram:Mux13_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Scrambler_Sender.Scrambler_Sender0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6m71.tdf
    Info (12023): Found entity 1: altsyncram_6m71 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_6m71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|altsyncram:Mux13_rtl_0"
Info (12133): Instantiated megafunction "generate_dtmf_signed:DTMF_generator|sine_gen_signed:HIGH_FREQ|altsyncram:Mux13_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Scrambler_Sender.Scrambler_Sender1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7m71.tdf
    Info (12023): Found entity 1: altsyncram_7m71 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_7m71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0"
Info (12133): Instantiated megafunction "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "32"
    Info (12134): Parameter "WIDTH" = "64"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_i0v.tdf
    Info (12023): Found entity 1: shift_taps_i0v File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/shift_taps_i0v.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3v91.tdf
    Info (12023): Found entity 1: altsyncram_3v91 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_3v91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf
    Info (12023): Found entity 1: cntr_djf File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/cntr_djf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0"
Info (12133): Instantiated megafunction "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB2|altshift_taps:buf_im_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "64"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_5vu.tdf
    Info (12023): Found entity 1: shift_taps_5vu File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/shift_taps_5vu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5s91.tdf
    Info (12023): Found entity 1: altsyncram_5s91 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_5s91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/cntr_uhf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0"
Info (12133): Instantiated megafunction "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU1|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "64"
    Info (12134): Parameter "WIDTH" = "49"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_q0v.tdf
    Info (12023): Found entity 1: shift_taps_q0v File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/shift_taps_q0v.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lv91.tdf
    Info (12023): Found entity 1: altsyncram_lv91 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_lv91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf
    Info (12023): Found entity 1: cntr_jjf File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/cntr_jjf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0"
Info (12133): Instantiated megafunction "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU2|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "64"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_k0v.tdf
    Info (12023): Found entity 1: shift_taps_k0v File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/shift_taps_k0v.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5v91.tdf
    Info (12023): Found entity 1: altsyncram_5v91 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_5v91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf
    Info (12023): Found entity 1: cntr_ejf File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/cntr_ejf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0"
Info (12133): Instantiated megafunction "Scrambler_TOP:Scrambler_interface|FFT:IFFT128|SdfUnit:SU3|DelayBuffer:DB1|altshift_taps:buf_im_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "64"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1vu.tdf
    Info (12023): Found entity 1: shift_taps_1vu File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/shift_taps_1vu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf
    Info (12023): Found entity 1: altsyncram_rr91 File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/altsyncram_rr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/db/cntr_phf.tdf Line: 25
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 29
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver. File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 26
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 27
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 29
    Warning (13010): Node "AUD_ADCLRCK~synth" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 26
    Warning (13010): Node "AUD_BCLK~synth" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 22
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 22
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 22
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 22
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 22
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 22
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 22
Info (144001): Generated suppressed messages file C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/Scrambler_Sender.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 11
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 12
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/hdl/Scrambler_Sender.vhd Line: 19
Info (21057): Implemented 9212 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 13 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 8814 logic cells
    Info (21064): Implemented 333 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 28 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 5078 megabytes
    Info: Processing ended: Thu Jan 23 20:13:00 2025
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:01:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Source Code TA/HDL/Scramble_Sync_Sender_v3/quartus/Scrambler_Sender.map.smsg.


