

================================================================
== Vitis HLS Report for 'gemm_stage_0_1'
================================================================
* Date:           Tue Jan 13 13:10:07 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   269121|   269121|  2.691 ms|  2.691 ms|  269121|  269121|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_fu_697  |gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i  |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
        |grp_gemm_stage_0_1_Pipeline_l_S_i_2_i1_fu_707           |gemm_stage_0_1_Pipeline_l_S_i_2_i1           |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j  |   269120|   269120|      4205|          -|          -|    64|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      521|      621|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      578|    -|
|Register             |        -|     -|       54|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     5|      575|     1226|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |grp_gemm_stage_0_1_Pipeline_l_S_i_2_i1_fu_707           |gemm_stage_0_1_Pipeline_l_S_i_2_i1           |        0|   0|   10|   74|    0|
    |grp_gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_fu_697  |gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i  |        0|   5|  511|  547|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                             |        0|   5|  521|  621|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |c_col_U  |gemm_stage_0_1_c_col  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                      |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_728_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln24_fu_722_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  27|          15|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  169|         38|    1|         38|
    |ap_done         |    9|          2|    1|          2|
    |c_col_address0  |  157|         35|    6|        210|
    |c_col_address1  |  154|         34|    6|        204|
    |c_col_ce0       |   20|          4|    1|          4|
    |c_col_ce1       |   14|          3|    1|          3|
    |c_col_d0        |   14|          3|   32|         96|
    |c_col_we0       |   14|          3|    1|          3|
    |j_fu_166        |    9|          2|    7|         14|
    |real_start      |    9|          2|    1|          2|
    |v431_write      |    9|          2|    1|          2|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  578|        128|   58|        578|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  37|   0|   37|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |grp_gemm_stage_0_1_Pipeline_l_S_i_2_i1_fu_707_ap_start_reg           |   1|   0|    1|          0|
    |grp_gemm_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i_fu_697_ap_start_reg  |   1|   0|    1|          0|
    |j_fu_166                                                             |   7|   0|    7|          0|
    |start_once_reg                                                       |   1|   0|    1|          0|
    |trunc_ln25_reg_1073                                                  |   6|   0|    6|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  54|   0|   54|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|v0_address0   |  out|   12|   ap_memory|              v0|         array|
|v0_ce0        |  out|    1|   ap_memory|              v0|         array|
|v0_q0         |   in|   32|   ap_memory|              v0|         array|
|v1_address0   |  out|   12|   ap_memory|              v1|         array|
|v1_ce0        |  out|    1|   ap_memory|              v1|         array|
|v1_q0         |   in|   32|   ap_memory|              v1|         array|
|v431_din      |  out|   32|     ap_fifo|            v431|       pointer|
|v431_full_n   |   in|    1|     ap_fifo|            v431|       pointer|
|v431_write    |  out|    1|     ap_fifo|            v431|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

