#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002202b826bf0 .scope module, "top_module" "top_module" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_assign";
    .port_info 3 /OUTPUT 1 "out_alwaysblock";
o000002202b826d88 .functor BUFZ 1, C4<z>; HiZ drive
o000002202b826db8 .functor BUFZ 1, C4<z>; HiZ drive
L_000002202b7f32f0 .functor AND 1, o000002202b826d88, o000002202b826db8, C4<1>, C4<1>;
v000002202b7f2e90_0 .net "a", 0 0, o000002202b826d88;  0 drivers
v000002202b7f2c30_0 .net "b", 0 0, o000002202b826db8;  0 drivers
v000002202b7f30b0_0 .var "out_alwaysblock", 0 0;
v000002202b7dd790_0 .net "out_assign", 0 0, L_000002202b7f32f0;  1 drivers
E_000002202b824ed0 .event anyedge, v000002202b7f2e90_0, v000002202b7f2c30_0;
    .scope S_000002202b826bf0;
T_0 ;
    %wait E_000002202b824ed0;
    %load/vec4 v000002202b7f2e90_0;
    %load/vec4 v000002202b7f2c30_0;
    %and;
    %store/vec4 v000002202b7f30b0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alwaysblock1.v";
