module sign_ext_Bench
#(parameter Type_U = 7'b011_0111,
  parameter Type_J = 7'b110_1111,
  parameter Type_B = 7'b110_0011,
  parameter Type_Ijalr = 7'b110_0111,
  parameter Type_I_l = 7'b000_0011,
  parameter Type_S = 7'b010_0011,
  parameter Type_I = 7'b001_0011
) 
();

	reg i_Clk;
	reg i_Rst;
	reg i_Enb;
	reg [31:0] iv_Data;
	wire [31:0] ov_Data;

sign_ext sign_ext
(
	.i_Clk(i_Clk),
	.i_Rst(i_Rst),
	.i_Enb(i_Enb),
	.iv_Data(iv_Data),
	.ov_Data(ov_Data)
);

initial
begin
	i_Clk = 0;
	i_Rst = 1;
	i_Enb = 1;
	iv_Data = 0;
	#100;
	i_Rst = 0;
	iv_Data = {12'b1111_1111_1111, 14'bxx_xxxx_xxxx_xxxx,Type_Ijalr};
	
end

always
begin
 i_Clk = ~i_Clk;
 #20;
end



endmodule 