abstract paper present novel fast nn classifi base binari cmm correl matrix memori neural network robust encod method develop meet cmm input requir hardwar implement cmm describ give time speed current mid rang workstat scaleabl larg problem test sever benchmark compar simpl nn method cmm classifi gave less lower tccuraci time speed softwar hardwar respect introduct pattern classif one fundament import task nn rule applic wide rang classif problem method slow mani applic larg amount data great deal effort put speed via complex pre process train data reduc train data dasarathi improv comput effici grother candela work investig novel nn classif method use binari correl matrix memori cmm neural network pattern store match engin wherea neural network need long iter train time cmm simpl quick train requir one shot storag mechan simpl binari oper willshaw buneman highli flexibl fast pattern search abil therefor combin cmm nn techniqu like result gener fast classifi classif problem pattern form multi dimension real number appropri quantis encod need convert binari input cmm robust quantis encod method develop meet requir cmm input code overcom common problem ident data point mani applic background imag normal featur diagnost problem mani research project appli cmm success commerci problem symbol reason aura advanc uncertain reason architectur approach zhou austin kennedi austin chemic structur match post code match execut cmm identifi bottleneck motiv need applic high speed process cmm implement dedic hardwar presenc architectur primari aim improv execut speed convent workstat cost effect way follow section discuss cmm pattern classif describ presenc architectur hardwar implement cmm present experiment result sever benchmark train pattern store cmm pattern preselect cmm nn pattern nn cmm modul classif figur architectur binari cmm nn classifi pattern match classif cmm correl matrix memori basic singl layer network binari weight train process uniqu binari vector separ gener label unseen input binari vector cmm learn associ perform follow logic ore oper rt recal process given test input vector cmm perform pk follow threshold vk recov individu separ speed appropri use fix threshold method threshold set level proport number bit input pattern allow exact partial match understand recal properti cmm consid case known pattern pk repres equat written follow two differ pattern orthogon kll itll np isascalar number bit pk henc perfect recal obtain threshold level np practic partial orthogon code may use increas storag capac cmm recal nois remov via appropri threshold np rnn learn symbol sensit count post process appli nn rule spars code usual use bit set maximis number code minimis comput time turner austin requir input code often met encod detail cmm exhibit interest partial match properti data dimension larger one input vector pi consist concaten compon two differ pattern common compon also contain separ partial match pattern obtain lower threshold level partial near match properti use pattern classif allow retriev store pattern close test pattern ham distanc train pattern match cmm engin test pattern classifi use nn rule distanc comput origin input space minimis inform loss due quantis nois match process number match return cmm much smaller number train data distanc comput comparison dramat reduc compar simpl nn method therefor speed classifi benefit fast train match cmm accuraci gain applic nn rule reduc inform loss nois encod match process robust uniform encod figur show three stage encod process dimension real number quantis yi spars orthogon binari vector gener concaten form cmm input vector yl clc cd yd qt figur quantis code gener concaten cmm input code distribut uniformli possibl order avoid part cmm use heavili other rare use code uniform met quantis stage given set train sampl dimens axi requir divid axi small interv call bin contain uniform number data point data often non uniform distribut size bin differ also quit common real world problem mani data point ident instanc ident data benchmark use work robust quantis method describ design cope problem achiev maxim uniform method data point first sort ascend order ident point identifi number non ident data point bin estim np bin boundari partit determin follow right boundari bin initi set next th data point order data sequenc number ident point side boundari identifi either includ current next bin number non ident data point last bin may increas partit process may repeat increas uniform boundari bin obtain becom paramet encod figur gener appropri choos bin contain number sampl larger nearest neighbout optim classif zhou austin kennedi presenc architectur pattern match store engin cmm nn classifi implement use novel hardwar base cmm architectur presenc architectur design import design decis includ use cheap memori embed weight storag train test hardwar vlsi aris applic commonli use cmm mb weight memori would difficult expens implement custom silicon vme pci chosen host industri standard buse allow widespread applic presenc architectur implement control logic accumul core cmm shown figur binari input select row cmm ad threshold use max austin stonham fix global threshold return host process presenc architectur shown figur consist bu interfac buffer memori allow interleav memori transfer oper presenc system satcon satsum combin accumul threshold weight data bu connect pair memori space contain control block input block output block thu presenc card memori map devic use interrupt confirm complet oper effici two memori input output area provid act extern bu use card control memori input block feed control unit fpga devic input data fed weight memori area read pass block accumul current implement data width fpga devic bit allow us add bit row weight memori one cycl per devic input spars code ht threshold separ output memori superimpos control interfac separ inform threshold control satcon satsum ht memori data bu input data index valu buffer memori figur correl matrix memori overal architectur presenc current mb ns static memori implement vme card mb dynam ns memori pci card accumul implement along threshold logic anoth fpga devic satsum enabl satsum processor oper faster stage pipelin architectur use data accumul time reduc ns ns presenc oper support librari use aura applic design satcon allow mani satsum devic use parallel simd configur vme implement use devic per board give bit wide data path addit pci version allow daisi chain card allow card set bit wide data path complet vme card assembl shown figur satcon satsum devic mount daughter board simpl upgrad alter weight memori buffer memori vme interfac held mother board rnn learn symbol sensit count figur vme base presenc card motherboard daughterboard perform analysi state machin use satcon devic time complex approach calcul equat use calcul process time second recal data index valu separ size bit satsum devic clock period comparison silicon graphic mhz sc indi tabl show speed matrix oper equat vme implement bit wide use fix threshold valu process rate given million binari weight addit per second mw system cycl time need sum row weight counter time accumul one line ns vme version loon pci version pci form use close coupl card result speed build cost vme card half cost baselin sgi indi machin use mb ns static ram pci version cost greatli reduc use dynanf ram devic allow mb memori use cost allow slower system much memori per card note card use tabl hold mb memori tabl rel speed presenc architectur platform processin rate rel speed workstat mw card vme implement mw four card pci system estim mw train recognit speed system approxim equal particularli use line applic system must learn solv problem increment present particular use system high speed reason allow rule system alter without long train time system furthermor use system nn classifi also allow high speed oper compar convent implement classifi still allow fast train time result benchmark perform robust quantis method cmm classifi evalu four benchmark consist larg set real world problem statlog project michi spiegelhalt includ satellit imag databas letter imag recognit databas shuttl data set imag segment data set visualis result quantis figur show distribut number data point th featur imag segment data equal size bin distribut repres zhou austin kennedi inher characterist data figur show robust quantis rq result uniform distribut desir eo lo valu valu figur distribut imag segment data equal bin rq bin compar cmm classifi simpl nn method multi layer perceptron mlp radial basi function rbf network zhou austin evalu use cmm softwar librari develop project aura univers york bit set input vector separ experi conduct studi influenc cmm size classif rate crate test data set speed measur nn method shown figur speed cmm classifi includ encod train test time effect number bin perform also studi cmm size mbyte cmm size mbyte figur effect cmm size rate speed satellit imag data choic cmm size number bin may applic depend instanc favour speed accuraci experi requir speed time less rate lower nn method tabl contain speed mlp rbf network cmm four benchmark interest note nn method need train recal mlp rbf network faster train much slower cmm classifi recal speed cmm time overal speed includ train recal time use presenc dedic cmm hardwar speed cmm increas time much less speed given tabl recov separ nn classif perform softwar tabl speed mlp rbf cmm rel simpl nn method imag segment satellit imag letter shuttl method train test train test train test train test mlpn rbfn simpl nn cmm classif rate four method given tabl show cmm classifi perform less accur nn method rnn learn symbol sensit count tabl classif rate four method four benchmark imag segment satellit imag letter shuttl mlpn rbfn simpl nn cmm conclus novel classifi present use binari cmm store match larg amount pattern effici nn rule classif ru encod convert numer input binari one maxim achiev uniform meet requir cmm experiment result four benchmark show cmm classifi compar simpl nn method gave slightli lower classif accuraci less lower time speed softwar time speed hardwar therefor method result gener fast classifi paper also describ hardwar implement fpga base chip set processor card support execut binari cmm shown viabil use simpl binari neural network achiev high process rate approach allow recognit train achiev speed well two order magnitud faster convent workstat much lower cost workstat system scaleabl larg problem larg weight array current research aim show system scaleabl evalu method acceler pre post process task consid greater integr element processor vlsi detail aura project hardwar describ paper see http www cs york ac uk arch nn aura html acknowledg acknowledg british aerospac engin physic scienc research council grant gr gr sponsor research thank given pack mould ulanowski jennison lee support refer willshaw buneman longuet higgin non holograph associ memori natur vol austin aura distribut associ memori high speed symbol reason ron sun ed connectionist symbol integr kluwer turner austin match perform binari correl matrix memori neural network dasarathi minim consist set mc identif optim nearest neighbor decis system design ieee tran system man cybernet grother candela blue fast implement nearest neighbor classifi pattern recognit austin stonham associ memori use imag recognit occlus analysi imag vision comput michi spiegelhalt taylor machin learn neural statist classif chapter new york elli horwood zhou austin learn criteria train neural network classifi neural comput applic forum part vi peech iandwrit signal process