=====
SETUP
12.863
9.068
21.932
clk_ibuf
0.000
2.088
key_drv/stat_reset_s0
2.332
2.790
fsm/next_state_0_s16
6.356
7.388
fsm/next_state_0_s14
7.399
8.024
fsm/next_state_0_s12
8.442
9.068
fsm/current_state_0_s0
9.068
=====
SETUP
12.949
8.983
21.932
clk_ibuf
0.000
2.088
key_drv/stat_switch_s0
2.332
2.790
fsm/next_state_2_s19
6.026
6.652
fsm/next_state_2_s18
6.663
7.465
fsm/next_state_2_s16
7.884
8.983
fsm/current_state_2_s0
8.983
=====
SETUP
13.080
8.852
21.932
clk_ibuf
0.000
2.088
key_drv/stat_reset_s0
2.332
2.790
fsm/next_state_0_s16
6.356
7.388
fsm/next_state_1_s13
7.399
8.025
fsm/next_state_1_s12
8.030
8.852
fsm/current_state_1_s0
8.852
=====
SETUP
13.659
8.629
22.289
clk_ibuf
0.000
2.088
u_rx/count_wait_1_s0
2.332
2.790
u_rx/ovf_w_s1
3.210
4.309
u_rx/ovf_w_s0
4.315
5.341
u_rx/data_lth_0_s0
8.629
=====
SETUP
14.417
7.871
22.289
clk_ibuf
0.000
2.088
reset/stat_s0
2.332
2.790
u_rx/n33_s0
3.976
5.002
u_rx/data_lth_0_s0
7.871
=====
SETUP
14.515
7.773
22.289
clk_ibuf
0.000
2.088
u_tx/count_bit_1_s1
2.332
2.790
u_tx/n98_s1
3.606
4.638
u_tx/n98_s0
5.448
6.250
u_tx/stat_s0
7.773
=====
SETUP
14.637
7.295
21.932
clk_ibuf
0.000
2.088
u_rx/data_lth_0_s0
2.332
2.790
u_rx/data_lth_1_s0
7.295
=====
SETUP
14.687
7.601
22.289
clk_ibuf
0.000
2.088
u_rx/count_wait_1_s0
2.332
2.790
u_rx/ovf_w_s1
3.210
4.309
u_rx/ovf_w_s0
4.315
5.347
u_rx/n96_s0
6.179
6.804
u_rx/count_wait_1_s0
7.601
=====
SETUP
14.687
7.601
22.289
clk_ibuf
0.000
2.088
u_rx/count_wait_1_s0
2.332
2.790
u_rx/ovf_w_s1
3.210
4.309
u_rx/ovf_w_s0
4.315
5.347
u_rx/n96_s0
6.179
6.804
u_rx/count_wait_2_s0
7.601
=====
SETUP
14.687
7.601
22.289
clk_ibuf
0.000
2.088
u_rx/count_wait_1_s0
2.332
2.790
u_rx/ovf_w_s1
3.210
4.309
u_rx/ovf_w_s0
4.315
5.347
u_rx/n96_s0
6.179
6.804
u_rx/count_wait_3_s0
7.601
=====
SETUP
14.687
7.601
22.289
clk_ibuf
0.000
2.088
u_rx/count_wait_1_s0
2.332
2.790
u_rx/ovf_w_s1
3.210
4.309
u_rx/ovf_w_s0
4.315
5.347
u_rx/n96_s0
6.179
6.804
u_rx/count_wait_4_s0
7.601
=====
SETUP
14.687
7.601
22.289
clk_ibuf
0.000
2.088
u_rx/count_wait_1_s0
2.332
2.790
u_rx/ovf_w_s1
3.210
4.309
u_rx/ovf_w_s0
4.315
5.347
u_rx/n96_s0
6.179
6.804
u_rx/count_wait_5_s0
7.601
=====
SETUP
14.687
7.601
22.289
clk_ibuf
0.000
2.088
u_rx/count_wait_1_s0
2.332
2.790
u_rx/ovf_w_s1
3.210
4.309
u_rx/ovf_w_s0
4.315
5.347
u_rx/n96_s0
6.179
6.804
u_rx/count_wait_6_s0
7.601
=====
SETUP
15.114
7.175
22.289
clk_ibuf
0.000
2.088
u_rx/count_wait_1_s0
2.332
2.790
u_rx/ovf_w_s1
3.210
4.309
u_rx/ovf_w_s0
4.315
5.347
u_rx/n96_s0
6.179
6.804
u_rx/count_wait_0_s0
7.175
=====
SETUP
15.241
7.047
22.289
clk_ibuf
0.000
2.088
u_tx/count_bit_1_s1
2.332
2.790
u_tx/n98_s1
3.606
4.638
u_tx/n98_s0
5.448
6.250
u_tx/count_bit_0_s1
7.047
=====
SETUP
15.241
7.047
22.289
clk_ibuf
0.000
2.088
u_tx/count_bit_1_s1
2.332
2.790
u_tx/n98_s1
3.606
4.638
u_tx/n98_s0
5.448
6.250
u_tx/count_bit_1_s1
7.047
=====
SETUP
15.241
7.047
22.289
clk_ibuf
0.000
2.088
u_tx/count_bit_1_s1
2.332
2.790
u_tx/n98_s1
3.606
4.638
u_tx/n98_s0
5.448
6.250
u_tx/count_bit_2_s0
7.047
=====
SETUP
15.241
7.047
22.289
clk_ibuf
0.000
2.088
u_tx/count_bit_1_s1
2.332
2.790
u_tx/n98_s1
3.606
4.638
u_tx/n98_s0
5.448
6.250
u_tx/count_bit_3_s0
7.047
=====
SETUP
15.564
6.368
21.932
clk_ibuf
0.000
2.088
mem/mem_registr_5_s0
2.332
2.790
led_drv/led_stat_5_s0
6.368
=====
SETUP
15.566
6.722
22.289
clk_ibuf
0.000
2.088
u_tx/count_wait_0_s0
2.332
2.790
u_tx/ovf_w_s2
3.287
4.386
u_tx/data_reg_6_s5
5.207
6.009
u_tx/data_reg_1_s1
6.722
=====
SETUP
15.566
6.722
22.289
clk_ibuf
0.000
2.088
u_tx/count_wait_0_s0
2.332
2.790
u_tx/ovf_w_s2
3.287
4.386
u_tx/data_reg_6_s5
5.207
6.009
u_tx/data_reg_2_s1
6.722
=====
SETUP
15.566
6.722
22.289
clk_ibuf
0.000
2.088
u_tx/count_wait_0_s0
2.332
2.790
u_tx/ovf_w_s2
3.287
4.386
u_tx/data_reg_6_s5
5.207
6.009
u_tx/data_reg_3_s1
6.722
=====
SETUP
15.566
6.722
22.289
clk_ibuf
0.000
2.088
u_tx/count_wait_0_s0
2.332
2.790
u_tx/ovf_w_s2
3.287
4.386
u_tx/data_reg_6_s5
5.207
6.009
u_tx/data_reg_4_s1
6.722
=====
SETUP
15.714
6.574
22.289
clk_ibuf
0.000
2.088
u_rx/count_bit_4_s0
2.332
2.790
u_rx/n128_s1
3.135
4.234
u_rx/n128_s0
4.239
5.041
u_rx/count_bit_1_s0
6.574
=====
SETUP
15.714
6.574
22.289
clk_ibuf
0.000
2.088
u_rx/count_bit_4_s0
2.332
2.790
u_rx/n128_s1
3.135
4.234
u_rx/n128_s0
4.239
5.041
u_rx/count_bit_2_s0
6.574
=====
HOLD
0.560
2.149
1.589
clk_ibuf
0.000
1.392
reset/count_bit_2_s0
1.577
1.910
reset/count_bit_1_s0
2.149
=====
HOLD
0.568
2.157
1.589
clk_ibuf
0.000
1.392
reset/stat_s0
1.577
1.910
reset/count_bit_0_s0
2.157
=====
HOLD
0.592
2.181
1.589
clk_ibuf
0.000
1.392
reset/count_bit_2_s0
1.577
1.910
reset/stat_s0
2.181
=====
HOLD
0.592
2.181
1.589
clk_ibuf
0.000
1.392
reset/count_bit_2_s0
1.577
1.910
reset/count_bit_0_s0
2.181
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
reset/count_bit_1_s0
1.577
1.910
reset/n11_s0
1.912
2.284
reset/count_bit_1_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
u_tx/count_bit_3_s0
1.577
1.910
u_tx/n100_s0
1.912
2.284
u_tx/count_bit_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
u_rx/count_wait_0_s0
1.577
1.910
u_rx/n104_s2
1.912
2.284
u_rx/count_wait_0_s0
2.284
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
reset/count_bit_0_s0
1.577
1.910
reset/n12_s2
1.913
2.285
reset/count_bit_0_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
u_tx/count_bit_1_s1
1.577
1.910
u_tx/n102_s2
1.913
2.285
u_tx/count_bit_1_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
u_rx/count_bit_0_s0
1.577
1.910
u_rx/n135_s2
1.913
2.285
u_rx/count_bit_0_s0
2.285
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
fsm/current_state_1_s0
1.577
1.910
fsm/next_state_1_s12
1.915
2.287
fsm/current_state_1_s0
2.287
=====
HOLD
0.730
2.306
1.577
clk_ibuf
0.000
1.392
u_tx/count_wait_2_s0
1.577
1.910
u_tx/n69_s
1.912
2.306
u_tx/count_wait_2_s0
2.306
=====
HOLD
0.730
2.306
1.577
clk_ibuf
0.000
1.392
u_tx/count_wait_6_s0
1.577
1.910
u_tx/n65_s
1.912
2.306
u_tx/count_wait_6_s0
2.306
=====
HOLD
0.730
2.306
1.577
clk_ibuf
0.000
1.392
u_rx/count_bit_2_s0
1.577
1.910
u_rx/n133_s
1.912
2.306
u_rx/count_bit_2_s0
2.306
=====
HOLD
0.730
2.306
1.577
clk_ibuf
0.000
1.392
u_rx/count_wait_3_s0
1.577
1.910
u_rx/n101_s
1.912
2.306
u_rx/count_wait_3_s0
2.306
=====
HOLD
0.822
2.411
1.589
clk_ibuf
0.000
1.392
u_rx/stat_s0
1.577
1.910
u_rx/count_wait_0_s0
2.411
=====
HOLD
0.838
2.427
1.589
clk_ibuf
0.000
1.392
reset/stat_s0
1.577
1.910
mem/mem_registr_1_s0
2.427
=====
HOLD
0.838
2.427
1.589
clk_ibuf
0.000
1.392
reset/stat_s0
1.577
1.910
mem/mem_registr_2_s0
2.427
=====
HOLD
0.838
2.427
1.589
clk_ibuf
0.000
1.392
reset/stat_s0
1.577
1.910
mem/mem_registr_3_s0
2.427
=====
HOLD
0.838
2.427
1.589
clk_ibuf
0.000
1.392
reset/stat_s0
1.577
1.910
mem/mem_registr_4_s0
2.427
=====
HOLD
0.842
2.431
1.589
clk_ibuf
0.000
1.392
reset/stat_s0
1.577
1.910
reset/count_bit_2_s0
2.431
=====
HOLD
0.842
2.431
1.589
clk_ibuf
0.000
1.392
reset/stat_s0
1.577
1.910
reset/count_bit_1_s0
2.431
=====
HOLD
0.842
2.431
1.589
clk_ibuf
0.000
1.392
reset/stat_s0
1.577
1.910
mem/mem_registr_5_s0
2.431
=====
HOLD
0.853
2.429
1.577
clk_ibuf
0.000
1.392
u_tx/count_wait_1_s0
1.577
1.910
u_tx/n70_s
1.912
2.429
u_tx/count_wait_1_s0
2.429
=====
HOLD
0.853
2.429
1.577
clk_ibuf
0.000
1.392
u_rx/count_bit_1_s0
1.577
1.910
u_rx/n134_s
1.912
2.429
u_rx/count_bit_1_s0
2.429
