-- Testbench automatically generated online
-- at http://vhdl.lapinoo.net
-- Generation date : 11.2.2020 22:32:39 GMT

library ieee;
use ieee.std_logic_1164.all;

entity tb_sistema is
end tb_sistema;

architecture tb of tb_sistema is

    component sistema
       port(
		clk_i: in std_logic;
        	rst_i: in std_logic;
		r_data: in std_logic_vector(8-1 downto 0);
		switch1 : in std_logic;
		switch2 : in std_logic;
		--btn : in std_logic;
		--leds : out std_logic_vector(2-1 downto 0);
		leds : out std_logic_vector(4-1 downto 0);
		led_rgb_1  : out std_logic_vector(3-1 downto 0);
		led_rgb_2  : out std_logic_vector(3-1 downto 0);
		w_data: out std_logic_vector(8-1 downto 0)
	);
    end component;


    signal clk_i     : std_logic;
    signal rst_i     : std_logic;
    signal r_data    : std_logic_vector (8-1 downto 0);
    signal switch1    : std_logic;
    signal switch2   : std_logic;
    signal leds      : std_logic_vector(4-1 downto 0);
    signal led_rgb_1 : std_logic_vector (3-1 downto 0);
    signal led_rgb_2 : std_logic_vector (3-1 downto 0);

    signal w_data    : std_logic_vector (8-1 downto 0);

    constant TbPeriod : time := 8 ns; -- EDIT Put right period here
    signal TbClock : std_logic := '0';
    signal TbSimEnded : std_logic := '0';

begin

    dut : sistema
    port map (clk_i      => clk_i,
              rst_i      => rst_i,
              r_data     => r_data,
	      switch1    => switch1,
	      switch2    => switch2,
	      leds 	 => leds,
              led_rgb_1  => led_rgb_1,
              led_rgb_2  => led_rgb_2,
              w_data     => w_data);

    -- Clock generation
    TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';

    -- EDIT: Check that clk_i is really your main clock signal
    clk_i <= TbClock;

    stimuli : process
    begin
        -- EDIT Adapt initialization as needed
        --r_data <= (others => '0');

        -- Reset generation
        -- EDIT: Check that rst_i is really your reset signal
        rst_i <= '1';
        wait for 100 ns;
        rst_i <= '0';
	switch1 <= '1';
	switch2 <= '1';
        wait for 100000 * TbPeriod;

        -- Stop the clock and hence terminate the simulation
        TbSimEnded <= '1';
        wait;
    end process;

    datos : process
    begin
        
	wait for 100 ns;
	-- 21
        r_data <= "00111100"; -- <
 	wait for 407*TbPeriod;				-- 407* TbPeriod
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00111110"; -- >
	wait for 407*TbPeriod;

	wait for 30*407*TbPeriod;

	-- 22
        r_data <= "00111100"; -- <
 	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00111110"; -- >
	wait for 407*TbPeriod;

	wait for 100 ns;
	-- 23
        r_data <= "00111100"; -- <
 	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00110000"; -- 0
	wait for 407*TbPeriod;
	r_data <= "00110001"; -- 1
	wait for 407*TbPeriod;
	r_data <= "00111110"; -- >
	wait for 407*TbPeriod;

        wait for 100 * TbPeriod;
	TbSimEnded <= '1';
    end process;
	
end tb;

-- Configuration block below is required by some simulators. Usually no need to edit.

configuration cfg_tb_sistema of tb_sistema is
    for tb
    end for;
end cfg_tb_sistema;