# Universal Verification Methodology (UVM) Repository Index

## Overview

This repository serves as an index and documentation hub for repositories maintained by the [Universal Verification Methodology Community](https://github.com/universal-verification-methodology/) on GitHub. The organization hosts a diverse collection of UVM-related projects, tools, examples, and educational resources for hardware verification engineers.

## Purpose

This index provides:
- **Centralized Repository Listing**: Quick access to all UVM-related repositories
- **Detailed Documentation**: In-depth analysis and documentation for each repository (see example below)
- **Learning Resources**: Structured information to help understand and utilize each project
- **Quick Reference**: Easy navigation to find specific tools, VIPs, or examples

## Documentation Format

Each repository can have a detailed markdown documentation file (e.g., `apb-uart-uvm-env.md`) that includes:
- Overview and purpose
- Features and capabilities
- Usage instructions
- Implementation details (components, architecture, etc.)
- Verification techniques
- Notes and best practices

**Example**: See [`apb-uart-uvm-env.md`](./docs/apb-uart-uvm-env.md) for a comprehensive documentation example.

## Repository Index (Selected Repositories)

> **Badge Legend**: Each repository includes GitHub badges showing:
> - â­ **Stars**: Number of GitHub stars
> - ðŸ´ **Forks**: Number of repository forks
> - ðŸ“… **Last Commit**: Date of the most recent commit (format: mm/yy)
> 
> **Note**: Badge statistics reflect the **original source repositories** (before being forked to this organization), providing accurate metrics for community engagement and project popularity. Commit dates are formatted as mm/yy (e.g., 01/26 for January 2026) for readability.

### UVM Frameworks & Libraries

<table style="width: 100%; border-collapse: collapse;">
<thead>
<tr>
<th style="padding: 8px; text-align: left;">Repository</th>
<th style="max-width: 400px; word-wrap: break-word; padding: 8px; text-align: left;">Description</th>
<th style="padding: 8px; text-align: left;">Language</th>
<th style="min-width: 250px; padding: 8px; text-align: left;">Stats</th>
<th style="padding: 8px; text-align: left;">Documentation</th>
</tr>
</thead>
<tbody>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-python](https://github.com/universal-verification-methodology/uvm-python)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM 1.2 port to Python</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/tpoikela/uvm-python?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/tpoikela/uvm-python?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[pyuvm](https://github.com/universal-verification-methodology/pyuvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">The UVM written in Python</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/pyuvm/pyuvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/pyuvm/pyuvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[cocotb](https://github.com/universal-verification-methodology/cocotb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Python-based chip (RTL) verification</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/cocotb/cocotb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/cocotb/cocotb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-core](https://github.com/universal-verification-methodology/uvm-core)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Official UVM core library</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/accellera-official/uvm-core?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/accellera-official/uvm-core?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm](https://github.com/universal-verification-methodology/uvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Universal Verification Methodology</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/accellera/uvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/accellera/uvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-verilator](https://github.com/universal-verification-methodology/uvm-verilator)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM support for Verilator</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/chipsalliance/uvm-verilator?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/chipsalliance/uvm-verilator?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_agents](https://github.com/universal-verification-methodology/uvm_agents)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM agents collection</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/dovstamler/uvm_agents?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/dovstamler/uvm_agents?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-components](https://github.com/universal-verification-methodology/uvm-components)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Contains commonly used UVM components (agents)</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/pulp-platform/uvm-components?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/pulp-platform/uvm-components?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
</tbody>
</table>

### Verification IP (VIP) & Testbenches

<table style="width: 100%; border-collapse: collapse;">
<thead>
<tr>
<th style="padding: 8px; text-align: left;">Repository</th>
<th style="max-width: 400px; word-wrap: break-word; padding: 8px; text-align: left;">Description</th>
<th style="padding: 8px; text-align: left;">Language</th>
<th style="min-width: 250px; padding: 8px; text-align: left;">Stats</th>
<th style="padding: 8px; text-align: left;">Documentation</th>
</tr>
</thead>
<tbody>
<tr>
<td style="padding: 8px; vertical-align: top;">[apb-uart-uvm-env](https://github.com/universal-verification-methodology/apb-uart-uvm-env)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM environment for APB based UART (RX-FreeRunning)</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Lampro-Mellon/apb-uart-uvm-env?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Lampro-Mellon/apb-uart-uvm-env?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">[ðŸ“„](./docs/apb-uart-uvm-env.md)</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[tvip-axi](https://github.com/universal-verification-methodology/tvip-axi)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">AMBA AXI VIP</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/taichi-ishitani/tvip-axi?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/taichi-ishitani/tvip-axi?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_axi](https://github.com/universal-verification-methodology/uvm_axi)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">uvm AXI BFM(bus functional model)</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/funningboy/uvm_axi?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/funningboy/uvm_axi?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AHB2](https://github.com/universal-verification-methodology/AHB2)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">AMBA AHB 2.0 VIP in SystemVerilog UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/GodelMachine/AHB2?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/GodelMachine/AHB2?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[yuu_ahb](https://github.com/universal-verification-methodology/yuu_ahb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM AHB VIP</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/seabeam/yuu_ahb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/seabeam/yuu_ahb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[yuu_apb](https://github.com/universal-verification-methodology/yuu_apb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM APB VIP</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/seabeam/yuu_apb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/seabeam/yuu_apb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[tvip-apb](https://github.com/universal-verification-methodology/tvip-apb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Verification IP for AMBA APB Protocol</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/taichi-ishitani/tvip-apb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/taichi-ishitani/tvip-apb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AMBA_APB_SRAM](https://github.com/universal-verification-methodology/AMBA_APB_SRAM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/courageheart/AMBA_APB_SRAM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/courageheart/AMBA_APB_SRAM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_axi4lite](https://github.com/universal-verification-methodology/uvm_axi4lite)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/smartfoxdata/uvm_axi4lite?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/smartfoxdata/uvm_axi4lite?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[ethernet_10ge_mac_SV_UVM_tb](https://github.com/universal-verification-methodology/ethernet_10ge_mac_SV_UVM_tb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/andres-mancera/ethernet_10ge_mac_SV_UVM_tb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_apb](https://github.com/universal-verification-methodology/uvm_apb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">uvm_apb is a uvm package for modeling and verifying APB (Advanced Peripheral Bus) protocol</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/smartfoxdata/uvm_apb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/smartfoxdata/uvm_apb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_axi](https://github.com/universal-verification-methodology/uvm_axi)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">uvm_axi is a uvm package for modeling and verifying AXI protocol</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/smartfoxdata/uvm_axi?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/smartfoxdata/uvm_axi?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[apb_vip](https://github.com/universal-verification-methodology/apb_vip)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">APB VIP (UVM)</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/asveske/apb_vip?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/asveske/apb_vip?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[gpio_agent](https://github.com/universal-verification-methodology/gpio_agent)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">General Purpose I/O agent written in UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/imokanj/gpio_agent?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/imokanj/gpio_agent?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-09/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[clk_rst_agent](https://github.com/universal-verification-methodology/clk_rst_agent)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Clock and Reset Agent</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/imokanj/clk_rst_agent?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/imokanj/clk_rst_agent?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM-APB_RAL](https://github.com/universal-verification-methodology/UVM-APB_RAL)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/JoseIuri/UVM-APB_RAL?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/JoseIuri/UVM-APB_RAL?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[SPI-Interface](https://github.com/universal-verification-methodology/SPI-Interface)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Testbench to verify serial transmission of data between SPI master and slave</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Anjali-287/SPI-Interface?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Anjali-287/SPI-Interface?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UART](https://github.com/universal-verification-methodology/UART)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UART design in SV and verification using UVM and SV</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/darthsider/UART?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/darthsider/UART?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM_UART_Example](https://github.com/universal-verification-methodology/UVM_UART_Example)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">An UVM example of UART</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/WeiChungWu/UVM_UART_Example?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/WeiChungWu/UVM_UART_Example?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Synchronous-FIFO-UVM-TB](https://github.com/universal-verification-methodology/Synchronous-FIFO-UVM-TB)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Testbench for synchronus fifo</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Anjali-287/Synchronous-FIFO-UVM-TB?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[async_FIFO](https://github.com/universal-verification-methodology/async_FIFO)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Asynchronous FIFO design and UVM verification</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/dadongshangu/async_FIFO?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/dadongshangu/async_FIFO?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Async_FIFO_Verification](https://github.com/universal-verification-methodology/Async_FIFO_Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/akzare/Async_FIFO_Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/akzare/Async_FIFO_Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[ahb2apb-bridge](https://github.com/universal-verification-methodology/ahb2apb-bridge)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">An uvm verification env for ahb2apb bridge</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Travissss/ahb2apb-bridge?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Travissss/ahb2apb-bridge?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AHB-to-APB-Bridge-Verification](https://github.com/universal-verification-methodology/AHB-to-APB-Bridge-Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Siddhi-95/AHB-to-APB-Bridge-Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Siddhi-95/AHB-to-APB-Bridge-Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[ROUTER-1-3](https://github.com/universal-verification-methodology/ROUTER-1-3)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Verification of the basic router protocol with UVM testbench</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/kumarswamy12/ROUTER-1-3?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/kumarswamy12/ROUTER-1-3?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM_AXI4-Stream](https://github.com/universal-verification-methodology/UVM_AXI4-Stream)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">AXI4-Stream VIP implementation</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/makararasi/UVM_AXI4-Stream?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/makararasi/UVM_AXI4-Stream?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-09/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[I2C_UVM_APB](https://github.com/universal-verification-methodology/I2C_UVM_APB)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Harshil1995/I2C_UVM_APB?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Harshil1995/I2C_UVM_APB?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-04/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[iic_uvm_tb](https://github.com/universal-verification-methodology/iic_uvm_tb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">I2C testbench using the UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/lookwhoistalkinguvm/iic_uvm_tb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/lookwhoistalkinguvm/iic_uvm_tb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[PCIe_GEN5_Verification](https://github.com/universal-verification-methodology/PCIe_GEN5_Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/MarwanMohamed12/PCIe_GEN5_Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/MarwanMohamed12/PCIe_GEN5_Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[DDR3-controller-verification](https://github.com/universal-verification-methodology/DDR3-controller-verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">DDR3 function verification environment in UVM</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/praveenkhemalapure/DDR3-controller-verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/praveenkhemalapure/DDR3-controller-verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[ddr5_phy](https://github.com/universal-verification-methodology/ddr5_phy)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Shehab-Naga/ddr5_phy?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Shehab-Naga/ddr5_phy?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
</tbody>
</table>

### Register Model & Code Generation Tools

<table style="width: 100%; border-collapse: collapse;">
<thead>
<tr>
<th style="padding: 8px; text-align: left;">Repository</th>
<th style="max-width: 400px; word-wrap: break-word; padding: 8px; text-align: left;">Description</th>
<th style="padding: 8px; text-align: left;">Language</th>
<th style="min-width: 250px; padding: 8px; text-align: left;">Stats</th>
<th style="padding: 8px; text-align: left;">Documentation</th>
</tr>
</thead>
<tbody>
<tr>
<td style="padding: 8px; vertical-align: top;">[rggen](https://github.com/universal-verification-methodology/rggen)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Code generation tool for control and status registers</td>
<td style="padding: 8px; vertical-align: top;">Ruby</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/rggen/rggen?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/rggen/rggen?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[PeakRDL](https://github.com/universal-verification-methodology/PeakRDL)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Control and status register code generator toolchain</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/SystemRDL/PeakRDL?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/SystemRDL/PeakRDL?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[PeakRDL-uvm](https://github.com/universal-verification-methodology/PeakRDL-uvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Generate UVM register model from compiled SystemRDL input</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/SystemRDL/PeakRDL-uvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/SystemRDL/PeakRDL-uvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[open-register-design-tool](https://github.com/universal-verification-methodology/open-register-design-tool)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Tool to generate register RTL</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Juniper/open-register-design-tool?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Juniper/open-register-design-tool?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Open_RegModel](https://github.com/universal-verification-methodology/Open_RegModel)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Use ORDT and systemRDL tools to generate C/Verilog header files</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/zhajio1988/Open_RegModel?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/zhajio1988/Open_RegModel?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_code_gen](https://github.com/universal-verification-methodology/uvm_code_gen)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Simple template-based UVM code generator</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/antoinemadec/uvm_code_gen?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/antoinemadec/uvm_code_gen?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_testbench_gen](https://github.com/universal-verification-methodology/uvm_testbench_gen)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Novel GUI Based UVM Testbench Template Builder</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/hellovimo/uvm_testbench_gen?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/hellovimo/uvm_testbench_gen?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_tb_gen](https://github.com/universal-verification-methodology/uvm_tb_gen)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Generate UVM testbench using python</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/dpc525/uvm_tb_gen?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/dpc525/uvm_tb_gen?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[EasierUVM](https://github.com/universal-verification-methodology/EasierUVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">DOULOS Easier UVM Code Generator</td>
<td style="padding: 8px; vertical-align: top;">Perl</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/darwinbeing/EasierUVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/darwinbeing/EasierUVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-generator](https://github.com/universal-verification-methodology/uvm-generator)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Auto Generate; Verify Project Build; Verilog Instance</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/jiacaiyuan/uvm-generator?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/jiacaiyuan/uvm-generator?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-07/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[simple_reg_model](https://github.com/universal-verification-methodology/simple_reg_model)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">System verilog register model for uvm testbenches</td>
<td style="padding: 8px; vertical-align: top;">Perl</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Juniper/simple_reg_model?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Juniper/simple_reg_model?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_reg_to_ipxact](https://github.com/universal-verification-methodology/uvm_reg_to_ipxact)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM register model to IP-XACT converter</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/amiq-consulting/uvm_reg_to_ipxact?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/amiq-consulting/uvm_reg_to_ipxact?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[excel2ralf](https://github.com/universal-verification-methodology/excel2ralf)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Excel file to UVM register model ralf file conversion tool</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/LitchiKnight/excel2ralf?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/LitchiKnight/excel2ralf?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_tb_arch_doc_py](https://github.com/universal-verification-methodology/uvm_tb_arch_doc_py)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A python project to automatically generate the UVM testbench document</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[yuu_vip_gen](https://github.com/universal-verification-methodology/yuu_vip_gen)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM VIP architecture generator</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/seabeam/yuu_vip_gen?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/seabeam/yuu_vip_gen?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-06/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[RTL2UVM](https://github.com/universal-verification-methodology/RTL2UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/rpjayaraman/RTL2UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/rpjayaraman/RTL2UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[gen_uvm](https://github.com/universal-verification-methodology/gen_uvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">EasierUVM from Doulos now written in Python for easier UVM with framework and template generator</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/asicnet/gen_uvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/asicnet/gen_uvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_tb_templates](https://github.com/universal-verification-methodology/uvm_tb_templates)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Repository containing generic UVM test environments to give a head start for your next RTL verification project</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/bhendi-boi/uvm_tb_templates?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/bhendi-boi/uvm_tb_templates?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvmtb_template](https://github.com/universal-verification-methodology/uvmtb_template)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Simple UVM testbench development using the uvmtb_template files</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/paradigm-works/uvmtb_template?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/paradigm-works/uvmtb_template?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[TestbenchGenerator](https://github.com/universal-verification-methodology/TestbenchGenerator)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Generate SystemVerilog/UVM block level testbench setup with python script</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/MilanKubavat/TestbenchGenerator?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/MilanKubavat/TestbenchGenerator?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVMCodeGen](https://github.com/universal-verification-methodology/UVMCodeGen)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Base code generator using Mako Template library and Python script</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/thinkerdotlabs/UVMCodeGen?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/thinkerdotlabs/UVMCodeGen?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-04/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[prune_uvmg](https://github.com/universal-verification-methodology/prune_uvmg)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">GUI based UVM Test Environment generation tool</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/PXVI/prune_uvmg?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/PXVI/prune_uvmg?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-07/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_auto](https://github.com/universal-verification-methodology/uvm_auto)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">uvm auto generator</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/mingzhang952/uvm_auto?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/mingzhang952/uvm_auto?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-09/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
</tbody>
</table>

### Hardware Verification Projects

<table style="width: 100%; border-collapse: collapse;">
<thead>
<tr>
<th style="padding: 8px; text-align: left;">Repository</th>
<th style="max-width: 400px; word-wrap: break-word; padding: 8px; text-align: left;">Description</th>
<th style="padding: 8px; text-align: left;">Language</th>
<th style="min-width: 250px; padding: 8px; text-align: left;">Stats</th>
<th style="padding: 8px; text-align: left;">Documentation</th>
</tr>
</thead>
<tbody>
<tr>
<td style="padding: 8px; vertical-align: top;">[core-v-verif](https://github.com/universal-verification-methodology/core-v-verif)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Functional verification project for the CORE-V family of RISC-V cores</td>
<td style="padding: 8px; vertical-align: top;">Assembly, SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/openhwgroup/core-v-verif?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/openhwgroup/core-v-verif?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Processor-UVM-Verification](https://github.com/universal-verification-methodology/Processor-UVM-Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/gupta409/Processor-UVM-Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/gupta409/Processor-UVM-Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Design-and-UVM-TB-of-RISC-V-Microprocessor](https://github.com/universal-verification-methodology/Design-and-UVM-TB-of-RISC-V-Microprocessor)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Design and UVM-TB of RISC-V Microprocessor</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[ISP_UVM](https://github.com/universal-verification-methodology/ISP_UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A Framework for Design and Verification of Image Processing Applications using UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/nelsoncsc/ISP_UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/nelsoncsc/ISP_UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[INT_FP_MAC](https://github.com/universal-verification-methodology/INT_FP_MAC)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/erihsu/INT_FP_MAC?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/erihsu/INT_FP_MAC?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[MPSoC-DV](https://github.com/universal-verification-methodology/MPSoC-DV)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Multi-Processor System on Chip verified with UVM/OSVVM/FV</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/PacoReinaCampo/MPSoC-DV?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/PacoReinaCampo/MPSoC-DV?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[SoC-DV](https://github.com/universal-verification-methodology/SoC-DV)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">System on Chip verified with UVM/OSVVM/FV</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/PacoReinaCampo/SoC-DV?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/PacoReinaCampo/SoC-DV?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[tnoc](https://github.com/universal-verification-methodology/tnoc)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Network on Chip Implementation written in SystemVerilog</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/taichi-ishitani/tnoc?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/taichi-ishitani/tnoc?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[simple-alu-uvm](https://github.com/universal-verification-methodology/simple-alu-uvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/A-T-Kristensen/simple-alu-uvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/A-T-Kristensen/simple-alu-uvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[RISC_VERIF_DEMO_0](https://github.com/universal-verification-methodology/RISC_VERIF_DEMO_0)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A very simple risc_cpu verification demo with uvm</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/MushroomZQ/RISC_VERIF_DEMO_0?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/MushroomZQ/RISC_VERIF_DEMO_0?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UvmEnvUartApb](https://github.com/universal-verification-methodology/UvmEnvUartApb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM environment for UART-APB IP core with full UVM components</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/nguyenquanicd/UvmEnvUartApb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/nguyenquanicd/UvmEnvUartApb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[pulpino_soc_uvm_testbench](https://github.com/universal-verification-methodology/pulpino_soc_uvm_testbench)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM testbench for verifying the Pulpino SoC</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/muneebullashariff/pulpino_soc_uvm_testbench?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/muneebullashariff/pulpino_soc_uvm_testbench?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-07/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[MPSoC-NTM](https://github.com/universal-verification-methodology/MPSoC-NTM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/PacoReinaCampo/MPSoC-NTM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/PacoReinaCampo/MPSoC-NTM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Pipelined-RISC-V-Verification-using-UVM](https://github.com/universal-verification-methodology/Pipelined-RISC-V-Verification-using-UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Pipelined RISC-V Verification using UVM</td>
<td style="padding: 8px; vertical-align: top;">HTML</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/MohamedEhab13/Pipelined-RISC-V-Verification-using-UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/MohamedEhab13/Pipelined-RISC-V-Verification-using-UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[rocket-soc-tb](https://github.com/universal-verification-methodology/rocket-soc-tb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/RedFlag2017/rocket-soc-tb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/RedFlag2017/rocket-soc-tb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[NoC-UVM-Testbench](https://github.com/universal-verification-methodology/NoC-UVM-Testbench)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM testbench for the NoC component of OpenPiton</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/magicYang1573/NoC-UVM-Testbench?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/magicYang1573/NoC-UVM-Testbench?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[10-Gigabit-Ethernet-MAC-Core-UVM-Verification-](https://github.com/universal-verification-methodology/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">10 Gigabit Ethernet MAC Core UVM Verification</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AXI-Ethernet-UVM](https://github.com/universal-verification-methodology/AXI-Ethernet-UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/kkenshin1/AXI-Ethernet-UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/kkenshin1/AXI-Ethernet-UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-mcdf](https://github.com/universal-verification-methodology/uvm-mcdf)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Mirror of william_william/uvm-mcdf on Gitee</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/KafCoppelia/uvm-mcdf?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/KafCoppelia/uvm-mcdf?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_sin_cos_table](https://github.com/universal-verification-methodology/uvm_sin_cos_table)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Contains source code for sin/cos table verification using UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/vlotnik/uvm_sin_cos_table?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/vlotnik/uvm_sin_cos_table?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM_TestBench_For_Single_Port_RAM](https://github.com/universal-verification-methodology/UVM_TestBench_For_Single_Port_RAM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A complete UVM TB for verification of single port 64KB RAM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[SRAM_UVM](https://github.com/universal-verification-methodology/SRAM_UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Testbench for a SRAM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/kumarrishav14/SRAM_UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/kumarrishav14/SRAM_UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-09/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[arm_watchdog](https://github.com/universal-verification-methodology/arm_watchdog)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Verification IP for Watchdog</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/kumarrishav14/arm_watchdog?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/kumarrishav14/arm_watchdog?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[jtag_vip_uvm](https://github.com/universal-verification-methodology/jtag_vip_uvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">JTAG VIP for UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/emmanouil-komninos/jtag_vip_uvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/emmanouil-komninos/jtag_vip_uvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[wishbone_uvc](https://github.com/universal-verification-methodology/wishbone_uvc)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Wishbone protocol open source universal verification component (UVC)</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/alexzhang007/wishbone_uvc?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/alexzhang007/wishbone_uvc?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/24-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AHB5](https://github.com/universal-verification-methodology/AHB5)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">AMBA AHB 5.0 VIP in SystemVerilog based on UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/aunics/AHB5?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/aunics/AHB5?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-05/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[ahb3_uvm_tb](https://github.com/universal-verification-methodology/ahb3_uvm_tb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">AMBA 3 AHB UVM TB</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/designsolver/ahb3_uvm_tb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/designsolver/ahb3_uvm_tb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
</tbody>
</table>

### Hardware Tools & Utilities

<table style="width: 100%; border-collapse: collapse;">
<thead>
<tr>
<th style="padding: 8px; text-align: left;">Repository</th>
<th style="max-width: 400px; word-wrap: break-word; padding: 8px; text-align: left;">Description</th>
<th style="padding: 8px; text-align: left;">Language</th>
<th style="min-width: 250px; padding: 8px; text-align: left;">Stats</th>
<th style="padding: 8px; text-align: left;">Documentation</th>
</tr>
</thead>
<tbody>
<tr>
<td style="padding: 8px; vertical-align: top;">[hwt](https://github.com/universal-verification-methodology/hwt)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">VHDL/Verilog/SystemC code generator, simulator API written in python/c++</td>
<td style="padding: 8px; vertical-align: top;">Python, C++</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Nic30/hwt?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Nic30/hwt?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Surelog](https://github.com/universal-verification-methodology/Surelog)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">SystemVerilog 2017 Pre-processor</td>
<td style="padding: 8px; vertical-align: top;">C++</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/chipsalliance/Surelog?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/chipsalliance/Surelog?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[logic](https://github.com/universal-verification-methodology/logic)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">CMake-based build system for SystemVerilog</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/tymonx/logic?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/tymonx/logic?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[YASA](https://github.com/universal-verification-methodology/YASA)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Yet Another Simulation Architecture</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/zhajio1988/YASA?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/zhajio1988/YASA?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[verilator-uvm-example](https://github.com/universal-verification-methodology/verilator-uvm-example)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Example of how to use UVM with Verilator</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/antmicro/verilator-uvm-example?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/antmicro/verilator-uvm-example?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_debug](https://github.com/universal-verification-methodology/uvm_debug)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM interactive debug library</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/uvmdebug/uvm_debug?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/uvmdebug/uvm_debug?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[svaunit](https://github.com/universal-verification-methodology/svaunit)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/amiq-consulting/svaunit?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/amiq-consulting/svaunit?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[yamm](https://github.com/universal-verification-methodology/yamm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">YAMM package repository</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/amiq-consulting/yamm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/amiq-consulting/yamm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[verilog-support](https://github.com/universal-verification-methodology/verilog-support)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Edit SystemVerilog files (and UVM files) in Vim/gVim</td>
<td style="padding: 8px; vertical-align: top;">Vim Script</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/jmcneal/verilog-support?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/jmcneal/verilog-support?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[go2uvm](https://github.com/universal-verification-methodology/go2uvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Main repo for Go2UVM source code</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/go2uvm/go2uvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/go2uvm/go2uvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-06/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-systemc](https://github.com/universal-verification-methodology/uvm-systemc)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM SystemC implementation</td>
<td style="padding: 8px; vertical-align: top;">C++</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/accellera-official/uvm-systemc?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/accellera-official/uvm-systemc?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvmc](https://github.com/universal-verification-methodology/uvmc)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Connecting SystemC with SystemVerilog</td>
<td style="padding: 8px; vertical-align: top;">C++</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/systemc/uvmc?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/systemc/uvmc?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-05/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[ivl_uvm](https://github.com/universal-verification-methodology/ivl_uvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Adding UVM support to Icarus Verilog (and Verilator in near future)</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/AsFigo/ivl_uvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/AsFigo/ivl_uvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[VERILATOR_UVM](https://github.com/universal-verification-methodology/VERILATOR_UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Automated shell script to set up a Verilator + UVM-based workflow</td>
<td style="padding: 8px; vertical-align: top;">Shell</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/rpjayaraman/VERILATOR_UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/rpjayaraman/VERILATOR_UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[GettingVerilatorStartedWithUVM](https://github.com/universal-verification-methodology/GettingVerilatorStartedWithUVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Simple UVM environment for experimenting with Verilator</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/MikeCovrado/GettingVerilatorStartedWithUVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/MikeCovrado/GettingVerilatorStartedWithUVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[sv_bfms](https://github.com/universal-verification-methodology/sv_bfms)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">SystemVerilog BFMs with bindings for UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/mballance/sv_bfms?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/mballance/sv_bfms?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-07/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[cagt](https://github.com/universal-verification-methodology/cagt)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Common Agent is a generic agent implemented in SystemVerilog</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/amiq-consulting/cagt?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/amiq-consulting/cagt?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_starter](https://github.com/universal-verification-methodology/uvm_starter)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">uvm_starter is a simple template for starting uvm projects</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/smartfoxdata/uvm_starter?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/smartfoxdata/uvm_starter?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[go.debug](https://github.com/universal-verification-methodology/go.debug)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/semify-eda/go.debug?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/semify-eda/go.debug?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-06/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-phase-jumping](https://github.com/universal-verification-methodology/uvm-phase-jumping)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Simple UVM phase jumping</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/PedroHSCavalcante/uvm-phase-jumping?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/PedroHSCavalcante/uvm-phase-jumping?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-02/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_syoscb](https://github.com/universal-verification-methodology/uvm_syoscb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A better UVM scoreboard framework</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Dragon-Git/uvm_syoscb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Dragon-Git/uvm_syoscb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-09/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[my_vimrc](https://github.com/universal-verification-methodology/my_vimrc)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Jude's vimrc for DV work(fine tuning for SV/UVM)</td>
<td style="padding: 8px; vertical-align: top;">Vim script</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/zhajio1988/my_vimrc?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/zhajio1988/my_vimrc?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_vim_extras](https://github.com/universal-verification-methodology/uvm_vim_extras)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">VIM files intended for VIM version 7.3 or later for UVM development</td>
<td style="padding: 8px; vertical-align: top;">VimL</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/dcblack/uvm_vim_extras?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/dcblack/uvm_vim_extras?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
</tbody>
</table>

### Educational & Learning Resources

<table style="width: 100%; border-collapse: collapse;">
<thead>
<tr>
<th style="padding: 8px; text-align: left;">Repository</th>
<th style="max-width: 400px; word-wrap: break-word; padding: 8px; text-align: left;">Description</th>
<th style="padding: 8px; text-align: left;">Language</th>
<th style="min-width: 250px; padding: 8px; text-align: left;">Stats</th>
<th style="padding: 8px; text-align: left;">Documentation</th>
</tr>
</thead>
<tbody>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvmprimer](https://github.com/universal-verification-methodology/uvmprimer)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Contains the code examples from The UVM Primer Book sorted by chapters</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/raysalemi/uvmprimer?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/raysalemi/uvmprimer?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVMReference](https://github.com/universal-verification-methodology/UVMReference)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Reference examples and short projects using UVM Methodology</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/VerificationExcellence/UVMReference?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/VerificationExcellence/UVMReference?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Practical-UVM-Step-By-Step](https://github.com/universal-verification-methodology/Practical-UVM-Step-By-Step)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">This is the main repository for all the examples for the book Practical UVM</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-tutorial-for-candy-lovers](https://github.com/universal-verification-methodology/uvm-tutorial-for-candy-lovers)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Source code repo for UVM Tutorial for Candy Lovers</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/cluelogic/uvm-tutorial-for-candy-lovers?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/cluelogic/uvm-tutorial-for-candy-lovers?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM-Examples](https://github.com/universal-verification-methodology/UVM-Examples)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM examples and projects</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/mayurkubavat/UVM-Examples?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/mayurkubavat/UVM-Examples?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-testbench-tutorial-simple-adder](https://github.com/universal-verification-methodology/uvm-testbench-tutorial-simple-adder)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology</td>
<td style="padding: 8px; vertical-align: top;">N/A</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/naragece/uvm-testbench-tutorial-simple-adder?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/naragece/uvm-testbench-tutorial-simple-adder?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVMCourse](https://github.com/universal-verification-methodology/UVMCourse)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Structured UVM Course</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/mbits-mirafra/UVMCourse?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/mbits-mirafra/UVMCourse?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[awesome-dv](https://github.com/universal-verification-methodology/awesome-dv)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Awesome ASIC design verification</td>
<td style="padding: 8px; vertical-align: top;">N/A</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/troyguo/awesome-dv?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/troyguo/awesome-dv?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_book_examples](https://github.com/universal-verification-methodology/uvm_book_examples)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition</td>
<td style="padding: 8px; vertical-align: top;">Shell</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/4get/uvm_book_examples?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/4get/uvm_book_examples?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-06/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[second_edition](https://github.com/universal-verification-methodology/second_edition)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Code for the second edition of Advanced UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/advanced-uvm/second_edition?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/advanced-uvm/second_edition?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Practical-UVM-IEEE-Edition](https://github.com/universal-verification-methodology/Practical-UVM-IEEE-Edition)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Repository for the IEEE version of the book Practical UVM</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[example_uvm](https://github.com/universal-verification-methodology/example_uvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVMå®žæˆ˜éšä¹¦æºç </td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/emwzq/example_uvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/emwzq/example_uvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM-and-System-Verilog-Manual](https://github.com/universal-verification-methodology/UVM-and-System-Verilog-Manual)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM and System Verilog Manuals</td>
<td style="padding: 8px; vertical-align: top;">N/A</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/mitshine/UVM-and-System-Verilog-Manual?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/mitshine/UVM-and-System-Verilog-Manual?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[easyUVM](https://github.com/universal-verification-methodology/easyUVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A simple UVM example with DPI</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/nelsoncsc/easyUVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/nelsoncsc/easyUVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_example](https://github.com/universal-verification-methodology/uvm_example)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Example SystemVerilog UVM Environment</td>
<td style="padding: 8px; vertical-align: top;">HTML</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/SeanOBoyle/uvm_example?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/SeanOBoyle/uvm_example?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_study](https://github.com/universal-verification-methodology/uvm_study)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Study uvm step by step</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/kdurant/uvm_study?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/kdurant/uvm_study?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvmBasics](https://github.com/universal-verification-methodology/uvmBasics)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Basics of UVM via an APB slave</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/adibis/uvmBasics?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/adibis/uvmBasics?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-06/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[15DaysofUVM](https://github.com/universal-verification-methodology/15DaysofUVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">15 Days of UVM learning materials</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Artityagi123456789/15DaysofUVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Artityagi123456789/15DaysofUVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM](https://github.com/universal-verification-methodology/UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Learn UVM by small projects</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/XinlueLiu/UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/XinlueLiu/UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM-example](https://github.com/universal-verification-methodology/UVM-example)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM examples</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/chenyangbing/UVM-example?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/chenyangbing/UVM-example?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM-examples-and-source-code](https://github.com/universal-verification-methodology/UVM-examples-and-source-code)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">uvm examples and source code</td>
<td style="padding: 8px; vertical-align: top;">HTML</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/jiru1997/UVM-examples-and-source-code?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/jiru1997/UVM-examples-and-source-code?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-05/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Simple_UVM](https://github.com/universal-verification-methodology/Simple_UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Implements a simple UVM based testbench for a simple memory DUT</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/JoseIuri/Simple_UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/JoseIuri/Simple_UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-05/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM_Python](https://github.com/universal-verification-methodology/UVM_Python)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Example of the connection between an UVM Testbench and a Python reference model</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/JoseIuri/UVM_Python?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/JoseIuri/UVM_Python?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM_Python_UVMC](https://github.com/universal-verification-methodology/UVM_Python_UVMC)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Example of the connection between an UVM Testbench and a Python reference model using UVM Connect</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/JoseIuri/UVM_Python_UVMC?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/JoseIuri/UVM_Python_UVMC?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-python-verification-lib](https://github.com/universal-verification-methodology/uvm-python-verification-lib)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Python Verification Agents Library</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/jg-fossh/uvm-python-verification-lib?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/jg-fossh/uvm-python-verification-lib?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[PY_UVM_Framework](https://github.com/universal-verification-methodology/PY_UVM_Framework)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">PY-UVM Framework for different RISC-V Cores</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/merldsu/PY_UVM_Framework?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/merldsu/PY_UVM_Framework?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-07/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[System-Verilog-bootcamp](https://github.com/universal-verification-methodology/System-Verilog-bootcamp)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">System Verilog BootCamp</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Suntrakanesh/System-Verilog-bootcamp?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Suntrakanesh/System-Verilog-bootcamp?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-07/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[sv_practice](https://github.com/universal-verification-methodology/sv_practice)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Practice exercises for SystemVerilog</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/harpreetbhatia/sv_practice?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/harpreetbhatia/sv_practice?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[digital_ic_verification](https://github.com/universal-verification-methodology/digital_ic_verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">æ•°å­—ICéªŒè¯æ¡ˆä¾‹ï¼ˆSV and UVMï¼‰</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/programer-guan/digital_ic_verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/programer-guan/digital_ic_verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/24-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVMInPracticesByZhangQiang](https://github.com/universal-verification-methodology/UVMInPracticesByZhangQiang)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">ã€ŠUVMå®žæˆ˜ã€‹ä¹¦æœ¬æºä»£ç å’ŒUVM 1.1dæºç åŠDoc</td>
<td style="padding: 8px; vertical-align: top;">HTML</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/siyueyinghua/UVMInPracticesByZhangQiang?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/siyueyinghua/UVMInPracticesByZhangQiang?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-07/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-1.2](https://github.com/universal-verification-methodology/uvm-1.2)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">uvm-1.2 library files from Accellera</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/gchinna/uvm-1.2?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/gchinna/uvm-1.2?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM](https://github.com/universal-verification-methodology/UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Mirror of the Universal Verification Methodology from sourceforge</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/chiggs/UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/chiggs/UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-07/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM](https://github.com/universal-verification-methodology/UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Standard Universal Verification Methodology</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/PacoReinaCampo/UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/PacoReinaCampo/UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM](https://github.com/universal-verification-methodology/UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM examples</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/jinz2014/UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/jinz2014/UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM-related-topics](https://github.com/universal-verification-methodology/UVM-related-topics)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM related topics and examples</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/syibin/UVM-related-topics?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/syibin/UVM-related-topics?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM_Verification](https://github.com/universal-verification-methodology/UVM_Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Advance UVM testbench with DPI integration</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/avashist003/UVM_Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/avashist003/UVM_Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm-basics](https://github.com/universal-verification-methodology/uvm-basics)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM training projects</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/amamory-verification/uvm-basics?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/amamory-verification/uvm-basics?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_tb_cross_bar](https://github.com/universal-verification-methodology/uvm_tb_cross_bar)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">SystemVerilog UVM testbench example</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/yuravg/uvm_tb_cross_bar?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/yuravg/uvm_tb_cross_bar?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[combinator-uvm](https://github.com/universal-verification-methodology/combinator-uvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Testbench For SystemVerilog Combinator Implementation</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/doswellf/combinator-uvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/doswellf/combinator-uvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_example](https://github.com/universal-verification-methodology/uvm_example)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">This is a uvm example</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/howard789/uvm_example?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/howard789/uvm_example?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_gen](https://github.com/universal-verification-methodology/uvm_gen)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Generator</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/hjking/uvm_gen?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/hjking/uvm_gen?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_candy_lover](https://github.com/universal-verification-methodology/uvm_candy_lover)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM candy lover testbench which uses YASA as simulation script</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/zhajio1988/uvm_candy_lover?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/zhajio1988/uvm_candy_lover?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-06/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[YasaUvk](https://github.com/universal-verification-methodology/YasaUvk)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM verification kits which uses YASA as simulation script</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/zhajio1988/YasaUvk?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/zhajio1988/YasaUvk?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[ExtremeDV_UVM](https://github.com/universal-verification-methodology/ExtremeDV_UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM resource from github</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/zhajio1988/ExtremeDV_UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/zhajio1988/ExtremeDV_UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_axi](https://github.com/universal-verification-methodology/uvm_axi)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">VIP for AXI Protocol</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/kumarrishav14/AXI?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/kumarrishav14/AXI?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AMBA_APB](https://github.com/universal-verification-methodology/AMBA_APB)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">To design test bench of the APB protocol</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/kumarrishav14/AMBA_APB?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/kumarrishav14/AMBA_APB?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[ALU_UVM](https://github.com/universal-verification-methodology/ALU_UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Test bench for a 8-bit ALU</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/kumarrishav14/ALU_UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/kumarrishav14/ALU_UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-04/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[axi-uvm](https://github.com/universal-verification-methodology/axi-uvm)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Yet another AXI testbench repo for UVM practice</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/marcoz001/axi-uvm?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/marcoz001/axi-uvm?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[axi_vip_master](https://github.com/universal-verification-methodology/axi_vip_master)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Sample UVM code for axi ram dut</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/nahidrn/axi_vip_master?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/nahidrn/axi_vip_master?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[FIFO_UVM_Verification](https://github.com/universal-verification-methodology/FIFO_UVM_Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Synchronous FIFO Testbench</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/ishfaqahmed29/FIFO_UVM_Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/ishfaqahmed29/FIFO_UVM_Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-05/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM-Verification-Testbench-For-FIFO](https://github.com/universal-verification-methodology/UVM-Verification-Testbench-For-FIFO)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A complete UVM verification testbench for FIFO</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/rdou/UVM-Verification-Testbench-For-FIFO?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/rdou/UVM-Verification-Testbench-For-FIFO?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UART_UVM_Project](https://github.com/universal-verification-methodology/UART_UVM_Project)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/mehaltalukder/UART_UVM_Project?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/mehaltalukder/UART_UVM_Project?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-05/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UART-IP-CORE16550A-Verification-UVM](https://github.com/universal-verification-methodology/UART-IP-CORE16550A-Verification-UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/techvinodreddy/UART-IP-CORE16550A-Verification-UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/techvinodreddy/UART-IP-CORE16550A-Verification-UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UART-Verification-using-UVM](https://github.com/universal-verification-methodology/UART-Verification-using-UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UART verification using UVM with functional coverage</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Yashas2801/UART-Verification-using-UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Yashas2801/UART-Verification-using-UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UART_Protocol](https://github.com/universal-verification-methodology/UART_Protocol)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Functional Verification of UART Protocol using UVM methodology</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Kholoud-Ebrahim/UART_Protocol?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Kholoud-Ebrahim/UART_Protocol?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-05/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[SPI-Interface](https://github.com/universal-verification-methodology/SPI-Interface)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM Testbench to verify serial transmission of data between SPI master and slave</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Anjali-287/SPI-Interface?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Anjali-287/SPI-Interface?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[SPI_Protocol](https://github.com/universal-verification-methodology/SPI_Protocol)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM based Verification of SPI_Protocol</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Kholoud-Ebrahim/SPI_Protocol?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Kholoud-Ebrahim/SPI_Protocol?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-08/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[SPI-using-UVM](https://github.com/universal-verification-methodology/SPI-using-UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Design and implementation of the Serial Peripheral Interface (SPI) communication protocol using SystemVerilog</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/AbanobEvram/SPI-using-UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/AbanobEvram/SPI-using-UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[I2C](https://github.com/universal-verification-methodology/I2C)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM verification platform for DW_apb_i2c IP core(Master Mode)</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/kei-seu/I2C?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/kei-seu/I2C?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[I2C_Master](https://github.com/universal-verification-methodology/I2C_Master)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Implementation and Functional Verification of I2C Master using UVM methodology</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Kholoud-Ebrahim/I2C_Master?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Kholoud-Ebrahim/I2C_Master?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Wishbone-to-I2C-bus-controller-IP-Verification](https://github.com/universal-verification-methodology/Wishbone-to-I2C-bus-controller-IP-Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">ASIC Verification at 2022 Spring using SystemVerilog</td>
<td style="padding: 8px; vertical-align: top;">VHDL</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/zli87/Wishbone-to-I2C-bus-controller-IP-Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/zli87/Wishbone-to-I2C-bus-controller-IP-Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[APB-SPI-Controller-Verification](https://github.com/universal-verification-methodology/APB-SPI-Controller-Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM testbench environment consisting of an APB driver</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/VimfulDang/APB-SPI-Controller-Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/VimfulDang/APB-SPI-Controller-Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Verification-of-APB-Protocol-using-UVM](https://github.com/universal-verification-methodology/Verification-of-APB-Protocol-using-UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Built a test environment using UVM Methodology to verify APB Protocol</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/gokulbalagopal/Verification-of-APB-Protocol-using-UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/gokulbalagopal/Verification-of-APB-Protocol-using-UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[APB-Protocol-Verification-using-UVM](https://github.com/universal-verification-methodology/APB-Protocol-Verification-using-UVM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">APB verification using UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM_based_Verification_of_APB_protocol](https://github.com/universal-verification-methodology/UVM_based_Verification_of_APB_protocol)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">APB Protocol is designed and verified using System Verilog based UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Raghavi9860/UVM_based_Verification_of_APB_protocol?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Raghavi9860/UVM_based_Verification_of_APB_protocol?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AHB-to-APB-Bridge-Verification](https://github.com/universal-verification-methodology/AHB-to-APB-Bridge-Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Verification of bridge between high speed AMBA AHB and low-power AMBA APB in UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AHB_APB-Bridge](https://github.com/universal-verification-methodology/AHB_APB-Bridge)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Normal basic UVM testbench for AMBA Bridge AHB_APB</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Shivanagender123/AHB_APB-Bridge?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Shivanagender123/AHB_APB-Bridge?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/22-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Pre_Silicon-AHB-to_APB-Verification](https://github.com/universal-verification-methodology/Pre_Silicon-AHB-to_APB-Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Comprehensive verification suite for the AHB2APB Bridge design</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Ghonimo/Pre_Silicon-AHB-to_APB-Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Ghonimo/Pre_Silicon-AHB-to_APB-Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM-Based-Verification-for-AHB-APB-Bridge](https://github.com/universal-verification-methodology/UVM-Based-Verification-for-AHB-APB-Bridge)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">This project verifies an AHB-APB bridge using SystemVerilog UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/MohamedEhab13/UVM-Based-Verification-for-AHB-APB-Bridge?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/MohamedEhab13/UVM-Based-Verification-for-AHB-APB-Bridge?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[ahb2apb](https://github.com/universal-verification-methodology/ahb2apb)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">An AHB to APB bridge with Synopsys VIP based test environment</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/fighter212/ahb2apb?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/fighter212/ahb2apb?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[Formal-Verification-of-an-AHB2APB-Bridge](https://github.com/universal-verification-methodology/Formal-Verification-of-an-AHB2APB-Bridge)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Assertion-Based Formal Verification of an AHB2APB bridge</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AXI-DMA-Verification](https://github.com/universal-verification-methodology/AXI-DMA-Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Training Completion Project: Verification of AXI Direct Memory Access (DMA) using UVM</td>
<td style="padding: 8px; vertical-align: top;">VHDL</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Noman-10xe/AXI-DMA-Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Noman-10xe/AXI-DMA-Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/26-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AXI_UVM_Verification](https://github.com/universal-verification-methodology/AXI_UVM_Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">AXI Verification using UVM</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/prasannaprajapati/AXI_UVM_Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/prasannaprajapati/AXI_UVM_Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AXI_VIP](https://github.com/universal-verification-methodology/AXI_VIP)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">AXI Verification using UVM Testbench</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/ShravyaSamala/AXI_VIP?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/ShravyaSamala/AXI_VIP?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AXI4-UVM-Verification-](https://github.com/universal-verification-methodology/AXI4-UVM-Verification-)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">AXI4 UVM Verification</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/samarth-py/AXI4-UVM-Verification-?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/samarth-py/AXI4-UVM-Verification-?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AXI_Verification](https://github.com/universal-verification-methodology/AXI_Verification)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Verification AXI-4 bus standard using UVM and System Verilog</td>
<td style="padding: 8px; vertical-align: top;">N/A</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/muguang123/AXI_Verification?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/muguang123/AXI_Verification?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-07/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[AXI_to_SPI](https://github.com/universal-verification-methodology/AXI_to_SPI)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Designing means to communicate as an SPI master</td>
<td style="padding: 8px; vertical-align: top;">Verilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/rooinasuit/AXI_to_SPI?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/rooinasuit/AXI_to_SPI?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM_RAL_DMA](https://github.com/universal-verification-methodology/UVM_RAL_DMA)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM RAL DMA verification</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/Nimausfi/UVM_RAL_DMA?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/Nimausfi/UVM_RAL_DMA?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-09/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[regModel](https://github.com/universal-verification-methodology/regModel)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">This script builds the UVM register model</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/briandong/regModel?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/briandong/regModel?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-01/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[UVM_AMBA3_APB_FUNCTIONAL-COVERAGE](https://github.com/universal-verification-methodology/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">UVM AMBA3 APB Functional Coverage</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-07/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM](https://github.com/universal-verification-methodology/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A UVM verification with a APB BFM (Bus functional model)</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-03/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[custom_uvm_report_server](https://github.com/universal-verification-methodology/custom_uvm_report_server)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Customized UVM Report Server</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/kaushalmodi/custom_uvm_report_server?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/kaushalmodi/custom_uvm_report_server?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_tb_gen](https://github.com/universal-verification-methodology/uvm_tb_gen)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">This is for uvm_tb_gen</td>
<td style="padding: 8px; vertical-align: top;">SystemVerilog</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/brentwang-lab/uvm_tb_gen?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/brentwang-lab/uvm_tb_gen?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-12/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[tbengy](https://github.com/universal-verification-methodology/tbengy)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Python Tool for UVM Testbench Generation</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/prasadp4009/tbengy?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/prasadp4009/tbengy?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-11/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[uvm_tb_arch_doc_py](https://github.com/universal-verification-methodology/uvm_tb_arch_doc_py)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">A python project to automatically generate the UVM testbench document</td>
<td style="padding: 8px; vertical-align: top;">Python</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/muneeb-mbytes/uvm_tb_arch_doc_py?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/badge/last%20commit-10/25-blue?style=flat-square" alt="Last Commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
</tbody>
</table>

### Organization & Infrastructure

<table style="width: 100%; border-collapse: collapse;">
<thead>
<tr>
<th style="padding: 8px; text-align: left;">Repository</th>
<th style="max-width: 400px; word-wrap: break-word; padding: 8px; text-align: left;">Description</th>
<th style="padding: 8px; text-align: left;">Language</th>
<th style="min-width: 250px; padding: 8px; text-align: left;">Stats</th>
<th style="padding: 8px; text-align: left;">Documentation</th>
</tr>
</thead>
<tbody>
<tr>
<td style="padding: 8px; vertical-align: top;">[repo_analysis](https://github.com/universal-verification-methodology/repo_analysis)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">Repository analysis and indexing</td>
<td style="padding: 8px; vertical-align: top;">-</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/universal-verification-methodology/repo_analysis?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/universal-verification-methodology/repo_analysis?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/last-commit/universal-verification-methodology/repo_analysis?style=flat-square" alt="GitHub last commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
<tr>
<td style="padding: 8px; vertical-align: top;">[.github](https://github.com/universal-verification-methodology/.github)</td>
<td style="max-width: 400px; word-wrap: break-word; padding: 8px; vertical-align: top;">GitHub organization configuration and templates</td>
<td style="padding: 8px; vertical-align: top;">Shell</td>
<td style="min-width: 250px; padding: 8px; vertical-align: top; line-height: 1.5;"><img src="https://img.shields.io/github/stars/universal-verification-methodology/.github?style=flat-square" alt="GitHub stars" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/forks/universal-verification-methodology/.github?style=flat-square" alt="GitHub forks" style="vertical-align: middle; margin: 0 2px;"> <img src="https://img.shields.io/github/last-commit/universal-verification-methodology/.github?style=flat-square" alt="GitHub last commit" style="vertical-align: middle; margin: 0 2px;"></td>
<td style="padding: 8px; vertical-align: top;">-</td>
</tr>
</tbody>
</table>

> **Note**: The tables above list a **curated subset** of repositories from the organization for quick reference and documentation.  
> The Universal Verification Methodology Community currently maintains **70+ repositories**, covering many more VIPs, tools, and examples than are listed here.

## Repository Categories

### ðŸŽ“ Educational & Learning Resources
Repositories focused on teaching UVM concepts and providing examples:
- Example testbenches and verification environments
- Tutorial projects
- Best practice demonstrations

### ðŸ› ï¸ Tools & Utilities
Development tools and utilities for UVM workflows:
- Code generators
- Register model generators
- Simulator integrations
- Workflow automation

### ðŸ“¦ Verification IP (VIP)
Ready-to-use verification IP for common protocols:
- AXI, AHB, APB protocol VIPs
- UART, SPI, I2C interface VIPs
- Custom protocol implementations

### ðŸ—ï¸ Frameworks & Libraries
Core frameworks and libraries for UVM development:
- UVM implementations in various languages
- Base classes and utilities
- Verification methodologies

### ðŸ”¬ Research & Advanced Projects
Advanced verification projects and research implementations:
- RISC-V core verification
- Complex system verification
- Novel verification techniques

## Contributing

To add documentation for a repository:

1. Create a markdown file following the format of [`apb-uart-uvm-env.md`](./docs/apb-uart-uvm-env.md)
2. Include comprehensive details about:
   - Overview and purpose
   - Features and capabilities
   - Usage instructions
   - Architecture and components
   - Verification techniques
3. Update this README.md to include the repository in the appropriate category
4. Add a link to the documentation file in the "Documentation" column

## Quick Links

- **Organization**: [universal-verification-methodology](https://github.com/universal-verification-methodology/)
- **All Repositories (70+ list)**: [Organization Repositories](https://github.com/orgs/universal-verification-methodology/repositories)
- **Example Documentation**: [apb-uart-uvm-env.md](./docs/apb-uart-uvm-env.md)
- **UVM Standard**: [Accellera UVM](https://www.accellera.org/downloads/standards/uvm)
- **SystemVerilog Standard**: [IEEE 1800](https://ieeexplore.ieee.org/document/8299595)

## Statistics

- **Total Repositories**: 70+ (as of latest update)
- **Repositories Listed**: 150+ (curated selection from repos_to_fork.txt)
- **Primary Languages**: SystemVerilog, Python, Verilog, VHDL, Perl, Ruby, C++
- **Documented Repositories**: 1 (apb-uart-uvm-env)
- **Categories**: 7 (Frameworks, VIPs, Tools, Verification Projects, Educational Resources, Infrastructure)

## Notes

- This index is actively maintained and updated as new repositories are added to the organization
- Documentation files follow a consistent format for easy navigation and understanding
- For questions or contributions, please open an issue or submit a pull request
- Repository status (Active/Archived) is based on recent commit activity

---

**Last Updated**: January 2026

**Maintained by**: Universal Verification Methodology Community
