2015.4:
 * Version 6.2 (Rev. 6)
 * Revision change in one or more subcores

2015.3:
 * Version 6.2 (Rev. 5)
 * Helper core version update (fifo_generator_v13_0)
 * IP core XDC updated as per helper core fifo XDC update
 * Example Design Updated to fix CDC warning and async FIFO clocking recommendation
 * IP revision number added to HDL module, library, and include file names, to support designs with both locked and upgraded IP instances
 * Revision change in one or more subcores

2015.2.1:
 * Version 6.2 (Rev. 4)
 * No changes

2015.2:
 * Version 6.2 (Rev. 4)
 * Change done to enable device support. No functional change.

2015.1:
 * Version 6.2 (Rev. 3)
 * Support for upto 64 bit address
 * Supported devices and production status are now determined automatically, to simplify support for future devices

2014.4.1:
 * Version 6.2 (Rev. 2)
 * No changes

2014.4:
 * Version 6.2 (Rev. 2)
 * No changes

2014.3:
 * Version 6.2 (Rev. 2)
 * Scatter gather helper files packaged as part of IP.
 * Updated the RTL to use new sub-cores in place of proc_common.
 * No functional changes.

2014.2:
 * Version 6.2 (Rev. 1)
 * Example design XDC update for timing DRC

2014.1:
 * Version 6.2
 * Virtex UltraScale Pre-Production support
 * Enabled frame counter and delay counter function by default (by setting C_ENABLE_DEBUG_INFO_6, C_ENABLE_DEBUG_INFO_7, C_ENABLE_DEBUG_INFO_14 and C_ENABLE_DEBUG_INFO_15 to 1)
 * Helper core version update (fifo_generator_v12_0)
 * Repackaged to improve internal automation, no functional changes
 * Example design update to use blk_mem_gen_v8_2, axi_bram_ctrl_v4_0, axi_traffic_gen_v2_0
 * Internal device family name change, no functional changes

2013.4:
 * Version 6.1 (Rev. 1)
 * Kintex UltraScale Pre-Production support
 * Helper core (fifo generator) instantiation update to fix VCS simulator issue, no functional changes
 * Updated core constraints to accommodate helper core (fifo_generator_v11_0) hierarchy updates
 * Downgraded frequency related critical warning to warning in IP Integrator
 * Improved GUI speed and responsiveness, no functional changes
 * Example design and example design constraints update to address inter-clock violations
 * Example design now uses clk_wiz_v5_1 to generate clocks
 * Example design update to use blk_mem_gen_v8_1

2013.3:
 * Version 6.1
 * Changed Frame delay default value to 1 in Stride_FrameDly register for genlock slave.
 * Changed Repeat Enable default value to 0 in DMACR register.
 * Provided current frame as output on frm_ptr_out in genlock slave mode.
 * Added new register S2MM_DMA_IRQ_MASK at 0x3C to mask interrupt due to frame or line errors for S2MM channel.
 * Added example design and demonstration testbench
 * Reduced warnings in synthesis and simulation
 * Enhanced support for IP Integrator
 * Added support for Cadence IES and Synopsys VCS simulators
 * Updated synchronizers for clock domain crossing to reduce Mean Time Between Failures (MTBF) from metastability

2013.2:
 * Version 6.0 (Rev. 1)
 * Fixed issue recorded in AR55183 (Netlist sim errors for defense grade and low-power grade devices).
 * Constraints processing order changed.
 * Minor fixes related to IPI block diagram, inter-clock false paths etc.

2013.1:
 * Version 6.0
 * Native Vivado release
 * There have been no functional or interface changes to this IP.  The version number has changed to support unique versioning in Vivado starting with 2013.1.

(c) Copyright 2011 - 2015 Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information
of Xilinx, Inc. and is protected under U.S. and
international copyright and other intellectual property
laws.

DISCLAIMER
This disclaimer is not a license and does not grant any
rights to the materials distributed herewith. Except as
otherwise provided in a valid license issued to you by
Xilinx, and to the maximum extent permitted by applicable
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
(2) Xilinx shall not be liable (whether in contract or tort,
including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature
related to, arising under or in connection with these
materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of
loss or damage suffered as a result of any action brought
by a third party) even if such damage or loss was
reasonably foreseeable or Xilinx had been advised of the
possibility of the same.

CRITICAL APPLICATIONS
Xilinx products are not designed or intended to be fail-
safe, or for use in any application requiring fail-safe
performance, such as life-support or safety devices or
systems, Class III medical devices, nuclear facilities,
applications related to the deployment of airbags, or any
other applications that could lead to death, personal
injury, or severe property or environmental damage
(individually and collectively, "Critical
Applications"). Customer assumes the sole risk and
liability of any use of Xilinx products in Critical
Applications, subject only to applicable laws and
regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
PART OF THIS FILE AT ALL TIMES.
