# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ZZ  16 x 16 Register File.srcs/sources_1/new/register_file.v" \
"../../../../ZZ  16 x 16 Register File.srcs/sim_1/new/tb_register_file.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
