{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543910991232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543910991247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 02:09:51 2018 " "Processing started: Tue Dec 04 02:09:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543910991247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543910991247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543910991247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543910991872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543910991872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911003920 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911003920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911003920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911003951 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911003951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911003951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911003982 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911003982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911003982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/VGA_top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004014 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/VGA_top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004045 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_top_level-structural " "Found design unit 1: tank_top_level-structural" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004060 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_top_level " "Found entity 1: tank_top_level" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tank_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_functions " "Found design unit 1: tank_functions" {  } { { "tank_functions.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_functions.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004092 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_functions-body " "Found design unit 2: tank_functions-body" {  } { { "tank_functions.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_functions.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_const.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tank_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_const " "Found design unit 1: tank_const" {  } { { "tank_const.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavioral " "Found design unit 1: tank-behavioral" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004154 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004186 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_logic-behavioral " "Found design unit 1: game_logic-behavioral" {  } { { "game_logic.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004217 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_logic " "Found entity 1: game_logic" {  } { { "game_logic.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_components.vhd 2 0 " "Found 2 design units, including 0 entities, in source file game_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_components " "Found design unit 1: game_components" {  } { { "game_components.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004248 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_components-body " "Found design unit 2: game_components-body" {  } { { "game_components.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_components.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet-behavioral " "Found design unit 1: bullet-behavioral" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004264 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543911004264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank_top_level " "Elaborating entity \"tank_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543911004483 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_A_signal tank_top_level.vhd(39) " "Verilog HDL or VHDL warning at tank_top_level.vhd(39): object \"score_A_signal\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_B_signal tank_top_level.vhd(45) " "Verilog HDL or VHDL warning at tank_top_level.vhd(45): object \"score_B_signal\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist3 tank_top_level.vhd(55) " "Verilog HDL or VHDL warning at tank_top_level.vhd(55): object \"hist3\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist2 tank_top_level.vhd(55) " "Verilog HDL or VHDL warning at tank_top_level.vhd(55): object \"hist2\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_scan_code tank_top_level.vhd(56) " "Verilog HDL or VHDL warning at tank_top_level.vhd(56): object \"kb_scan_code\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_scan_ready tank_top_level.vhd(57) " "Verilog HDL or VHDL warning at tank_top_level.vhd(57): object \"kb_scan_ready\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(77) " "VHDL Process Statement warning at tank_top_level.vhd(77): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(81) " "VHDL Process Statement warning at tank_top_level.vhd(81): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist10 tank_top_level.vhd(106) " "VHDL Process Statement warning at tank_top_level.vhd(106): signal \"hist10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist10 tank_top_level.vhd(108) " "VHDL Process Statement warning at tank_top_level.vhd(108): signal \"hist10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist10 tank_top_level.vhd(110) " "VHDL Process Statement warning at tank_top_level.vhd(110): signal \"hist10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist10 tank_top_level.vhd(112) " "VHDL Process Statement warning at tank_top_level.vhd(112): signal \"hist10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_A_fire tank_top_level.vhd(105) " "VHDL Process Statement warning at tank_top_level.vhd(105): inferring latch(es) for signal or variable \"player_A_fire\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_A_speed tank_top_level.vhd(105) " "VHDL Process Statement warning at tank_top_level.vhd(105): inferring latch(es) for signal or variable \"player_A_speed\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_B_fire tank_top_level.vhd(105) " "VHDL Process Statement warning at tank_top_level.vhd(105): inferring latch(es) for signal or variable \"player_B_fire\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_B_speed tank_top_level.vhd(105) " "VHDL Process Statement warning at tank_top_level.vhd(105): inferring latch(es) for signal or variable \"player_B_speed\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_B_speed tank_top_level.vhd(105) " "Inferred latch for \"player_B_speed\" at tank_top_level.vhd(105)" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_B_fire tank_top_level.vhd(105) " "Inferred latch for \"player_B_fire\" at tank_top_level.vhd(105)" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_A_speed tank_top_level.vhd(105) " "Inferred latch for \"player_A_speed\" at tank_top_level.vhd(105)" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_A_fire tank_top_level.vhd(105) " "Inferred latch for \"player_A_fire\" at tank_top_level.vhd(105)" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911004498 "|tank_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:VGA_component " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:VGA_component\"" {  } { { "tank_top_level.vhd" "VGA_component" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911004514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:VGA_component\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:VGA_component\|pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/VGA_top_level.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911004576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_A_display_2bit pixelGenerator.vhd(44) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(44): object \"tank_A_display_2bit\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_B_display_2bit pixelGenerator.vhd(44) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(44): object \"tank_B_display_2bit\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(75) " "VHDL Process Statement warning at pixelGenerator.vhd(75): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(75) " "VHDL Process Statement warning at pixelGenerator.vhd(75): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(81) " "VHDL Process Statement warning at pixelGenerator.vhd(81): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(81) " "VHDL Process Statement warning at pixelGenerator.vhd(81): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(82) " "VHDL Process Statement warning at pixelGenerator.vhd(82): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(82) " "VHDL Process Statement warning at pixelGenerator.vhd(82): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_pos pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"bullet_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(87) " "VHDL Process Statement warning at pixelGenerator.vhd(87): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_pos pixelGenerator.vhd(88) " "VHDL Process Statement warning at pixelGenerator.vhd(88): signal \"bullet_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(88) " "VHDL Process Statement warning at pixelGenerator.vhd(88): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_display pixelGenerator.vhd(89) " "VHDL Process Statement warning at pixelGenerator.vhd(89): signal \"bullet_B_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_pos pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"bullet_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(91) " "VHDL Process Statement warning at pixelGenerator.vhd(91): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_pos pixelGenerator.vhd(92) " "VHDL Process Statement warning at pixelGenerator.vhd(92): signal \"bullet_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(92) " "VHDL Process Statement warning at pixelGenerator.vhd(92): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_display pixelGenerator.vhd(93) " "VHDL Process Statement warning at pixelGenerator.vhd(93): signal \"bullet_A_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/pixelGenerator.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543911004826 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:VGA_component\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:VGA_component\|VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/VGA_top_level.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911004920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:Keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:Keyboard\"" {  } { { "tank_top_level.vhd" "Keyboard" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911004951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hists ps2.vhd(56) " "Verilog HDL or VHDL warning at ps2.vhd(56): object \"hists\" assigned a value but never read" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543911004951 "|tank_top_level|ps2:Keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:Keyboard\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:Keyboard\|keyboard:u1\"" {  } { { "ps2.vhd" "u1" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911004982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:Keyboard\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:Keyboard\|oneshot:pulser\"" {  } { { "ps2.vhd" "pulser" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911005045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logic game_logic:logic_component " "Elaborating entity \"game_logic\" for hierarchy \"game_logic:logic_component\"" {  } { { "tank_top_level.vhd" "logic_component" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911005092 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_A game_logic.vhd(58) " "VHDL Signal Declaration warning at game_logic.vhd(58): used explicit default value for signal \"score_A\" because signal was never assigned a value" {  } { { "game_logic.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_logic.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543911005092 "|tank_top_level|game_logic:logic_component"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_B game_logic.vhd(58) " "VHDL Signal Declaration warning at game_logic.vhd(58): used explicit default value for signal \"score_B\" because signal was never assigned a value" {  } { { "game_logic.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/game_logic.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543911005092 "|tank_top_level|game_logic:logic_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_A " "Elaborating entity \"tank\" for hierarchy \"tank:tank_A\"" {  } { { "tank_top_level.vhd" "tank_A" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911005248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_B " "Elaborating entity \"tank\" for hierarchy \"tank:tank_B\"" {  } { { "tank_top_level.vhd" "tank_B" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911005311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_A " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_A\"" {  } { { "tank_top_level.vhd" "bullet_A" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911005373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_B " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_B\"" {  } { { "tank_top_level.vhd" "bullet_B" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911005436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_B_fire " "Latch player_B_fire has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:Keyboard\|history1\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543911006936 ""}  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543911006936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_A_fire " "Latch player_A_fire has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ps2:Keyboard\|history1\[7\] " "Ports ENA and PRE on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543911006936 ""}  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543911006936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_A_speed " "Latch player_A_speed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:Keyboard\|history1\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543911006936 ""}  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543911006936 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } } { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1543911006952 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1543911006952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543911007451 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[31\] Low " "Register tank:tank_A\|curr_speed\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[31\] Low " "Register tank:tank_A\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[8\] High " "Register tank:tank_A\|curr_pos\[0\]\[8\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[6\] High " "Register tank:tank_A\|curr_pos\[0\]\[6\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[3\] High " "Register tank:tank_A\|curr_speed\[3\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[1\] High " "Register tank:tank_A\|curr_speed\[1\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[0\] Low " "Register tank:tank_A\|curr_speed\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[0\] Low " "Register tank:tank_A\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[1\]\[0\] Low " "Register tank:tank_A\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[1\]\[1\] High " "Register tank:tank_A\|curr_pos\[1\]\[1\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_speed\[0\] Low " "Register tank:tank_B\|curr_speed\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[31\] Low " "Register tank:tank_B\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[8\] High " "Register tank:tank_B\|curr_pos\[0\]\[8\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[6\] High " "Register tank:tank_B\|curr_pos\[0\]\[6\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_speed\[1\] High " "Register tank:tank_B\|curr_speed\[1\] will power up to High" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[0\] Low " "Register tank:tank_B\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[31\] Low " "Register bullet:bullet_B\|curr_pos\[1\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[4\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[4\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[3\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[3\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[2\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[2\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[1\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[1\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[0\] Low " "Register bullet:bullet_B\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[31\] Low " "Register bullet:bullet_B\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[8\] High " "Register bullet:bullet_B\|curr_pos\[0\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[6\] High " "Register bullet:bullet_B\|curr_pos\[0\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[0\] Low " "Register bullet:bullet_B\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[31\] Low " "Register bullet:bullet_A\|curr_pos\[1\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[8\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[7\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[7\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[6\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[0\] Low " "Register bullet:bullet_A\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[1\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[1\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[31\] Low " "Register bullet:bullet_A\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[8\] High " "Register bullet:bullet_A\|curr_pos\[0\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[6\] High " "Register bullet:bullet_A\|curr_pos\[0\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[0\] Low " "Register bullet:bullet_A\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1543911007577 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1543911007577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543911008295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543911008701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543911008701 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50MHZ " "No output dependent on input pin \"clock_50MHZ\"" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543911008936 "|tank_top_level|clock_50MHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_speed " "No output dependent on input pin \"player_speed\"" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543911008936 "|tank_top_level|player_speed"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "player_fire " "No output dependent on input pin \"player_fire\"" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543911008936 "|tank_top_level|player_fire"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543911008936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2155 " "Implemented 2155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543911008936 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543911008936 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2120 " "Implemented 2120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543911008936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543911008936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543911008982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 02:10:08 2018 " "Processing ended: Tue Dec 04 02:10:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543911008982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543911008982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543911008982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543911008982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543911010498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543911010498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 02:10:10 2018 " "Processing started: Tue Dec 04 02:10:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543911010498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543911010498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543911010498 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543911010670 ""}
{ "Info" "0" "" "Project  = tank_top_level" {  } {  } 0 0 "Project  = tank_top_level" 0 0 "Fitter" 0 0 1543911010670 ""}
{ "Info" "0" "" "Revision = tank_top_level" {  } {  } 0 0 "Revision = tank_top_level" 0 0 "Fitter" 0 0 1543911010670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543911010826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543911010826 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tank_top_level EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tank_top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543911010857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543911010920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543911010920 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543911011265 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543911011265 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543911011592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543911011592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543911011592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543911011592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543911011592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543911011592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543911011592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543911011592 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543911011592 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543911011592 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543911011608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543911011608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543911011608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543911011608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543911011608 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543911011608 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543911011608 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 35 " "No exact pin location assignment(s) for 5 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543911012608 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543911013139 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank_top_level.sdc " "Synopsys Design Constraints File file not found: 'tank_top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543911013139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543911013139 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player_A_speed~0  from: datad  to: combout " "Cell: player_A_speed~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543911013170 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543911013170 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543911013170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543911013170 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543911013186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543911013327 ""}  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543911013327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divided  " "Automatically promoted node clock_divided " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543911013327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divided~0 " "Destination node clock_divided~0" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543911013327 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543911013327 ""}  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543911013327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "Automatically promoted node VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543911013327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int~0 " "Destination node VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int~0" {  } { { "vga_sync.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543911013327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "tank_top_level.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/tank_top_level.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543911013327 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543911013327 ""}  } { { "vga_sync.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543911013327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "Automatically promoted node ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543911013327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~1 " "Destination node ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~1" {  } { { "keyboard.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543911013327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~2 " "Destination node ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~2" {  } { { "keyboard.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543911013327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~3 " "Destination node ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered~3" {  } { { "keyboard.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 3534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543911013327 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543911013327 ""}  } { { "keyboard.vhd" "" { Text "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 0 { 0 ""} 0 1088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543911013327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543911013733 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543911013733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543911013733 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543911013748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543911013748 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543911013748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543911013748 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543911013765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543911013826 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543911013826 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543911013826 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 5 0 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 5 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543911013842 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543911013842 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543911013842 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543911013842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543911013842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543911013842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543911013842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543911013842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543911013842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543911013842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 28 43 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543911013842 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543911013842 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543911013842 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543911014124 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543911014139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543911017656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543911018188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543911018235 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543911026706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543911026706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543911027159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "//Mac/Dropbox/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543911030801 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543911030801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543911034066 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543911034066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543911034081 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.41 " "Total time spent on timing analysis during the Fitter is 1.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543911034300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543911034331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543911034737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543911034737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543911035128 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543911035738 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Northwestern/Fall 2018/EECS 355/Final Project/work_dir/output_files/tank_top_level.fit.smsg " "Generated suppressed messages file /Northwestern/Fall 2018/EECS 355/Final Project/work_dir/output_files/tank_top_level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543911036581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5755 " "Peak virtual memory: 5755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543911037310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 02:10:37 2018 " "Processing ended: Tue Dec 04 02:10:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543911037310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543911037310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543911037310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543911037310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543911038810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543911038810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 02:10:38 2018 " "Processing started: Tue Dec 04 02:10:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543911038810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543911038810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543911038810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543911039341 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543911042091 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543911042247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543911042685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 02:10:42 2018 " "Processing ended: Tue Dec 04 02:10:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543911042685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543911042685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543911042685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543911042685 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543911043497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543911044122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543911044122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 02:10:43 2018 " "Processing started: Tue Dec 04 02:10:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543911044122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543911044122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tank_top_level -c tank_top_level " "Command: quartus_sta tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543911044122 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1543911044263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543911044670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543911044670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911044732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911044732 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543911045326 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank_top_level.sdc " "Synopsys Design Constraints File file not found: 'tank_top_level.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543911045435 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911045435 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divided clock_divided " "create_clock -period 1.000 -name clock_divided clock_divided" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543911045450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543911045450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|scan_ready ps2:Keyboard\|keyboard:u1\|scan_ready " "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|scan_ready ps2:Keyboard\|keyboard:u1\|scan_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543911045450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543911045450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|ready_set ps2:Keyboard\|keyboard:u1\|ready_set " "create_clock -period 1.000 -name ps2:Keyboard\|keyboard:u1\|ready_set ps2:Keyboard\|keyboard:u1\|ready_set" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543911045450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " "create_clock -period 1.000 -name VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543911045450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:Keyboard\|history0\[0\] ps2:Keyboard\|history0\[0\] " "create_clock -period 1.000 -name ps2:Keyboard\|history0\[0\] ps2:Keyboard\|history0\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543911045450 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543911045450 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player_A_speed~0  from: datad  to: combout " "Cell: player_A_speed~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543911045467 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543911045467 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543911045467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543911045467 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543911045467 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543911045513 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543911045685 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543911045685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.464 " "Worst-case setup slack is -6.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.464           -3099.572 clock_divided  " "   -6.464           -3099.572 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.110             -81.819 clk  " "   -4.110             -81.819 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.023              -4.722 ps2:Keyboard\|history0\[0\]  " "   -3.023              -4.722 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.815             -36.801 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -2.815             -36.801 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.421             -72.453 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.421             -72.453 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.749             -14.682 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -1.749             -14.682 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911045685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.023 " "Worst-case hold slack is -1.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.023              -1.023 ps2:Keyboard\|history0\[0\]  " "   -1.023              -1.023 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.385               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clock_divided  " "    0.385               0.000 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 clk  " "    0.391               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "    0.403               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready  " "    0.486               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911045701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.218 " "Worst-case recovery slack is -2.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.218              -2.218 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -2.218              -2.218 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911045716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.687 " "Worst-case removal slack is 2.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.687               0.000 ps2:Keyboard\|keyboard:u1\|ready_set  " "    2.687               0.000 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911045731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.110 clk  " "   -3.000             -62.110 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1231.030 clock_divided  " "   -1.285           -1231.030 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -57.825 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.285             -57.825 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -1.285             -29.555 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -1.285             -20.560 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -1.285              -1.285 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.387              -2.363 ps2:Keyboard\|history0\[0\]  " "   -0.387              -2.363 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911045731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911045731 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 102 synchronizer chains. " "Report Metastability: Found 102 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543911046013 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543911046013 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543911046028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543911046060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543911046481 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player_A_speed~0  from: datad  to: combout " "Cell: player_A_speed~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543911046653 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543911046653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543911046653 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543911046731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543911046731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.779 " "Worst-case setup slack is -5.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.779           -2752.297 clock_divided  " "   -5.779           -2752.297 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.716             -69.526 clk  " "   -3.716             -69.526 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.710              -4.130 ps2:Keyboard\|history0\[0\]  " "   -2.710              -4.130 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.520             -31.725 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -2.520             -31.725 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.138             -61.804 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -2.138             -61.804 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.444             -11.844 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -1.444             -11.844 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911046747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.010 " "Worst-case hold slack is -1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010              -1.010 ps2:Keyboard\|history0\[0\]  " "   -1.010              -1.010 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clock_divided  " "    0.337               0.000 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.339               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 clk  " "    0.351               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "    0.354               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready  " "    0.447               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911046794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.885 " "Worst-case recovery slack is -1.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885              -1.885 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -1.885              -1.885 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911046810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.405 " "Worst-case removal slack is 2.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.405               0.000 ps2:Keyboard\|keyboard:u1\|ready_set  " "    2.405               0.000 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911046825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.110 clk  " "   -3.000             -62.110 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1231.030 clock_divided  " "   -1.285           -1231.030 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -57.825 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.285             -57.825 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -1.285             -29.555 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -1.285             -20.560 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -1.285              -1.285 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.256              -1.530 ps2:Keyboard\|history0\[0\]  " "   -0.256              -1.530 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911046856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911046856 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 102 synchronizer chains. " "Report Metastability: Found 102 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543911047216 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543911047216 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543911047231 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: player_A_speed~0  from: datad  to: combout " "Cell: player_A_speed~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543911047373 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543911047373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543911047373 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543911047373 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543911047373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.587 " "Worst-case setup slack is -2.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.587           -1081.155 clock_divided  " "   -2.587           -1081.155 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.552             -19.085 clk  " "   -1.552             -19.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117              -1.529 ps2:Keyboard\|history0\[0\]  " "   -1.117              -1.529 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919              -6.016 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -0.919              -6.016 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660             -13.331 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -0.660             -13.331 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450              -3.399 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -0.450              -3.399 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911047388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.467 " "Worst-case hold slack is -0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -0.467 ps2:Keyboard\|history0\[0\]  " "   -0.467              -0.467 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clock_divided  " "    0.173               0.000 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "    0.174               0.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "    0.181               0.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready  " "    0.220               0.000 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911047419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.741 " "Worst-case recovery slack is -0.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741              -0.741 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -0.741              -0.741 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911047450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.455 " "Worst-case removal slack is 1.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.455               0.000 ps2:Keyboard\|keyboard:u1\|ready_set  " "    1.455               0.000 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911047466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.835 clk  " "   -3.000             -51.835 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -958.000 clock_divided  " "   -1.000            -958.000 clock_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int  " "   -1.000             -45.000 VGA_top_level:VGA_component\|VGA_SYNC:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered  " "   -1.000             -23.000 ps2:Keyboard\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 ps2:Keyboard\|keyboard:u1\|scan_ready  " "   -1.000             -16.000 ps2:Keyboard\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ps2:Keyboard\|keyboard:u1\|ready_set  " "   -1.000              -1.000 ps2:Keyboard\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.114 ps2:Keyboard\|history0\[0\]  " "   -0.060              -0.114 ps2:Keyboard\|history0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543911047481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543911047481 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 102 synchronizer chains. " "Report Metastability: Found 102 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543911047888 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543911047888 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543911048497 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543911048513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543911048731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 02:10:48 2018 " "Processing ended: Tue Dec 04 02:10:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543911048731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543911048731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543911048731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543911048731 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus Prime Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543911049900 ""}
