// Seed: 3637046961
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wor  id_0,
    output tri0 id_1,
    output tri1 id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0(
      id_3, id_1, id_4, id_3
  );
  wire id_6;
endmodule
module module_3;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
