// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_export_output_buffer_c1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_i2_AWVALID,
        m_axi_i2_AWREADY,
        m_axi_i2_AWADDR,
        m_axi_i2_AWID,
        m_axi_i2_AWLEN,
        m_axi_i2_AWSIZE,
        m_axi_i2_AWBURST,
        m_axi_i2_AWLOCK,
        m_axi_i2_AWCACHE,
        m_axi_i2_AWPROT,
        m_axi_i2_AWQOS,
        m_axi_i2_AWREGION,
        m_axi_i2_AWUSER,
        m_axi_i2_WVALID,
        m_axi_i2_WREADY,
        m_axi_i2_WDATA,
        m_axi_i2_WSTRB,
        m_axi_i2_WLAST,
        m_axi_i2_WID,
        m_axi_i2_WUSER,
        m_axi_i2_ARVALID,
        m_axi_i2_ARREADY,
        m_axi_i2_ARADDR,
        m_axi_i2_ARID,
        m_axi_i2_ARLEN,
        m_axi_i2_ARSIZE,
        m_axi_i2_ARBURST,
        m_axi_i2_ARLOCK,
        m_axi_i2_ARCACHE,
        m_axi_i2_ARPROT,
        m_axi_i2_ARQOS,
        m_axi_i2_ARREGION,
        m_axi_i2_ARUSER,
        m_axi_i2_RVALID,
        m_axi_i2_RREADY,
        m_axi_i2_RDATA,
        m_axi_i2_RLAST,
        m_axi_i2_RID,
        m_axi_i2_RFIFONUM,
        m_axi_i2_RUSER,
        m_axi_i2_RRESP,
        m_axi_i2_BVALID,
        m_axi_i2_BREADY,
        m_axi_i2_BRESP,
        m_axi_i2_BID,
        m_axi_i2_BUSER,
        output_ftmap,
        conv1_biases_address0,
        conv1_biases_ce0,
        conv1_biases_q0,
        out_r,
        h,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1,
        grp_fu_16727_p_din0,
        grp_fu_16727_p_din1,
        grp_fu_16727_p_opcode,
        grp_fu_16727_p_dout0,
        grp_fu_16727_p_ce,
        grp_fu_16759_p_din0,
        grp_fu_16759_p_din1,
        grp_fu_16759_p_opcode,
        grp_fu_16759_p_dout0,
        grp_fu_16759_p_ce
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_i2_AWVALID;
input   m_axi_i2_AWREADY;
output  [63:0] m_axi_i2_AWADDR;
output  [0:0] m_axi_i2_AWID;
output  [31:0] m_axi_i2_AWLEN;
output  [2:0] m_axi_i2_AWSIZE;
output  [1:0] m_axi_i2_AWBURST;
output  [1:0] m_axi_i2_AWLOCK;
output  [3:0] m_axi_i2_AWCACHE;
output  [2:0] m_axi_i2_AWPROT;
output  [3:0] m_axi_i2_AWQOS;
output  [3:0] m_axi_i2_AWREGION;
output  [0:0] m_axi_i2_AWUSER;
output   m_axi_i2_WVALID;
input   m_axi_i2_WREADY;
output  [31:0] m_axi_i2_WDATA;
output  [3:0] m_axi_i2_WSTRB;
output   m_axi_i2_WLAST;
output  [0:0] m_axi_i2_WID;
output  [0:0] m_axi_i2_WUSER;
output   m_axi_i2_ARVALID;
input   m_axi_i2_ARREADY;
output  [63:0] m_axi_i2_ARADDR;
output  [0:0] m_axi_i2_ARID;
output  [31:0] m_axi_i2_ARLEN;
output  [2:0] m_axi_i2_ARSIZE;
output  [1:0] m_axi_i2_ARBURST;
output  [1:0] m_axi_i2_ARLOCK;
output  [3:0] m_axi_i2_ARCACHE;
output  [2:0] m_axi_i2_ARPROT;
output  [3:0] m_axi_i2_ARQOS;
output  [3:0] m_axi_i2_ARREGION;
output  [0:0] m_axi_i2_ARUSER;
input   m_axi_i2_RVALID;
output   m_axi_i2_RREADY;
input  [31:0] m_axi_i2_RDATA;
input   m_axi_i2_RLAST;
input  [0:0] m_axi_i2_RID;
input  [12:0] m_axi_i2_RFIFONUM;
input  [0:0] m_axi_i2_RUSER;
input  [1:0] m_axi_i2_RRESP;
input   m_axi_i2_BVALID;
output   m_axi_i2_BREADY;
input  [1:0] m_axi_i2_BRESP;
input  [0:0] m_axi_i2_BID;
input  [0:0] m_axi_i2_BUSER;
input  [63:0] output_ftmap;
output  [5:0] conv1_biases_address0;
output   conv1_biases_ce0;
input  [31:0] conv1_biases_q0;
input  [5:0] out_r;
input  [7:0] h;
output  [12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
output  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0;
output  [12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1;
output  [12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
output  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0;
output  [12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1;
output  [12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
output  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0;
output  [12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1;
output  [12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
output  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0;
output  [12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1;
output  [31:0] grp_fu_16727_p_din0;
output  [31:0] grp_fu_16727_p_din1;
output  [1:0] grp_fu_16727_p_opcode;
input  [31:0] grp_fu_16727_p_dout0;
output   grp_fu_16727_p_ce;
output  [31:0] grp_fu_16759_p_din0;
output  [31:0] grp_fu_16759_p_din1;
output  [4:0] grp_fu_16759_p_opcode;
input  [0:0] grp_fu_16759_p_dout0;
output   grp_fu_16759_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_i2_AWVALID;
reg[63:0] m_axi_i2_AWADDR;
reg[0:0] m_axi_i2_AWID;
reg[31:0] m_axi_i2_AWLEN;
reg[2:0] m_axi_i2_AWSIZE;
reg[1:0] m_axi_i2_AWBURST;
reg[1:0] m_axi_i2_AWLOCK;
reg[3:0] m_axi_i2_AWCACHE;
reg[2:0] m_axi_i2_AWPROT;
reg[3:0] m_axi_i2_AWQOS;
reg[3:0] m_axi_i2_AWREGION;
reg[0:0] m_axi_i2_AWUSER;
reg m_axi_i2_WVALID;
reg[31:0] m_axi_i2_WDATA;
reg[3:0] m_axi_i2_WSTRB;
reg m_axi_i2_WLAST;
reg[0:0] m_axi_i2_WID;
reg[0:0] m_axi_i2_WUSER;
reg m_axi_i2_BREADY;
reg conv1_biases_ce0;
reg[12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
reg[31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
reg[12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1;
reg[12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
reg[31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
reg[12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1;
reg[12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
reg[31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
reg[12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
reg[12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
reg[31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
reg[12:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;

(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    i2_blk_n_AW;
wire    ap_CS_fsm_state5;
reg    i2_blk_n_B;
wire    ap_CS_fsm_state12;
reg   [0:0] icmp_ln138_reg_987;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state20;
wire   [8:0] zext_ln137_fu_315_p1;
reg   [8:0] zext_ln137_reg_907;
wire   [6:0] zext_ln137_1_fu_319_p1;
reg   [6:0] zext_ln137_1_reg_912;
wire   [8:0] zext_ln141_1_fu_329_p1;
reg   [8:0] zext_ln141_1_reg_917;
wire   [3:0] add_ln137_1_fu_347_p2;
reg   [3:0] add_ln137_1_reg_925;
wire    ap_CS_fsm_state2;
wire   [1:0] trunc_ln137_fu_353_p1;
reg   [1:0] trunc_ln137_reg_930;
wire   [0:0] icmp_ln137_fu_341_p2;
reg   [0:0] tmp_reg_938;
wire   [63:0] add_ln141_fu_406_p2;
reg   [63:0] add_ln141_reg_948;
wire   [5:0] zext_ln137_5_fu_441_p1;
reg   [5:0] zext_ln137_5_reg_975;
wire    ap_CS_fsm_state3;
wire   [31:0] empty_54_fu_445_p1;
reg   [31:0] empty_54_reg_981;
wire   [0:0] icmp_ln138_fu_449_p2;
wire    ap_CS_fsm_state4;
wire   [12:0] sub_ln144_fu_480_p2;
reg   [12:0] sub_ln144_reg_991;
reg   [61:0] trunc_ln1_reg_997;
wire   [63:0] add_ln141_4_fu_584_p2;
reg   [63:0] add_ln141_4_reg_1003;
wire   [12:0] sub_ln144_1_fu_634_p2;
reg   [12:0] sub_ln144_1_reg_1013;
reg   [61:0] trunc_ln151_1_reg_1022;
wire   [0:0] icmp_ln138_1_fu_641_p2;
wire   [4:0] add_ln138_fu_656_p2;
reg   [4:0] add_ln138_reg_1028;
wire   [3:0] select_ln77_fu_709_p3;
reg   [3:0] select_ln77_reg_1041;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln77_fu_679_p2;
wire   [1:0] trunc_ln77_fu_725_p1;
reg   [1:0] trunc_ln77_reg_1047;
wire   [5:0] zext_ln78_fu_754_p1;
reg   [5:0] zext_ln78_reg_1054;
wire   [12:0] sub_ln82_fu_784_p2;
reg   [12:0] sub_ln82_reg_1060;
wire   [12:0] sub_ln82_1_fu_842_p2;
reg   [12:0] sub_ln82_1_reg_1065;
wire    ap_CS_fsm_state23;
wire   [12:0] sub_ln82_2_fu_883_p2;
reg   [12:0] sub_ln82_2_reg_1070;
wire    ap_CS_fsm_state25;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_ready;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_din0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_din1;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_opcode;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_ce;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_din0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_din1;
wire   [4:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_opcode;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_ce;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_ready;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWVALID;
wire   [63:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWADDR;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWLEN;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWSIZE;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWBURST;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWLOCK;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWCACHE;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWPROT;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWQOS;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWREGION;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWUSER;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WVALID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WDATA;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WSTRB;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WLAST;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WID;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WUSER;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARVALID;
wire   [63:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARADDR;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARLEN;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARSIZE;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARBURST;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARLOCK;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARCACHE;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARPROT;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARQOS;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARREGION;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARUSER;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_RREADY;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_BREADY;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_ready;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_din0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_din1;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_opcode;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_ce;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_din0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_din1;
wire   [4:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_opcode;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_ce;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_ready;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWVALID;
wire   [63:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWADDR;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWLEN;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWSIZE;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWBURST;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWLOCK;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWCACHE;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWPROT;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWQOS;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWREGION;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWUSER;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WVALID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WDATA;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WSTRB;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WLAST;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WID;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WUSER;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARVALID;
wire   [63:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARADDR;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARLEN;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARSIZE;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARBURST;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARLOCK;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARCACHE;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARPROT;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARQOS;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARREGION;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARUSER;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_RREADY;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_BREADY;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_ready;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_ready;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_ready;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [12:0] grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
reg   [4:0] bh_reg_197;
reg    grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_start_reg;
reg    grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_start_reg;
reg    ap_block_state12_ignore_call0;
reg    grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_start_reg;
wire    ap_CS_fsm_state22;
reg    grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_start_reg;
wire    ap_CS_fsm_state26;
wire   [63:0] p_cast_fu_391_p1;
wire  signed [63:0] sext_ln151_fu_589_p1;
wire  signed [63:0] sext_ln151_1_fu_666_p1;
reg    ap_block_state12;
reg   [3:0] bout_fu_134;
reg   [3:0] h_1_fu_138;
wire   [3:0] add_ln78_2_fu_791_p2;
reg   [3:0] o_fu_142;
wire   [3:0] select_ln77_1_fu_717_p3;
reg   [5:0] indvar_flatten_fu_146;
wire   [5:0] add_ln77_1_fu_685_p2;
wire   [7:0] add_ln141_5_fu_323_p2;
wire   [2:0] trunc_ln137_1_fu_357_p1;
wire   [6:0] zext_ln137_2_fu_361_p1;
wire   [6:0] add_ln137_fu_369_p2;
wire   [5:0] zext_ln137_3_fu_365_p1;
wire   [5:0] empty_fu_386_p2;
wire   [6:0] mul_ln141_fu_396_p0;
wire   [18:0] mul_ln141_fu_396_p1;
wire   [24:0] mul_ln141_fu_396_p2;
wire   [63:0] zext_ln141_fu_402_p1;
wire   [3:0] select_ln144_fu_426_p3;
wire   [4:0] tmp_9_fu_433_p3;
wire   [5:0] zext_ln144_fu_455_p1;
wire   [5:0] add_ln144_fu_459_p2;
wire   [4:0] trunc_ln144_fu_468_p1;
wire   [12:0] p_shl_fu_472_p3;
wire   [12:0] zext_ln144_3_fu_464_p1;
wire   [8:0] zext_ln138_fu_487_p1;
wire   [8:0] add_ln141_1_fu_491_p2;
wire   [18:0] shl_ln_fu_496_p3;
wire   [10:0] shl_ln141_1_fu_508_p3;
wire   [19:0] zext_ln141_2_fu_504_p1;
wire   [19:0] zext_ln141_3_fu_516_p1;
wire   [19:0] sub_ln141_fu_520_p2;
wire  signed [63:0] sext_ln141_fu_526_p1;
wire   [63:0] add_ln141_2_fu_530_p2;
wire   [8:0] add_ln141_3_fu_545_p2;
wire   [18:0] shl_ln141_2_fu_550_p3;
wire   [10:0] shl_ln141_3_fu_562_p3;
wire   [19:0] zext_ln141_4_fu_558_p1;
wire   [19:0] zext_ln141_5_fu_570_p1;
wire   [19:0] sub_ln141_1_fu_574_p2;
wire  signed [63:0] sext_ln141_1_fu_580_p1;
wire   [3:0] trunc_ln138_fu_599_p1;
wire   [3:0] or_ln138_fu_603_p2;
wire   [5:0] zext_ln144_4_fu_609_p1;
wire   [5:0] add_ln144_1_fu_613_p2;
wire   [4:0] trunc_ln144_1_fu_622_p1;
wire   [12:0] p_shl2_fu_626_p3;
wire   [12:0] zext_ln144_5_fu_618_p1;
wire   [0:0] icmp_ln78_fu_703_p2;
wire   [3:0] add_ln77_fu_697_p2;
wire   [0:0] tmp_2_fu_730_p3;
wire   [3:0] select_ln82_fu_738_p3;
wire   [4:0] tmp_s_fu_746_p3;
wire   [5:0] zext_ln82_fu_758_p1;
wire   [5:0] add_ln82_fu_762_p2;
wire   [4:0] trunc_ln82_fu_772_p1;
wire   [12:0] p_shl3_fu_776_p3;
wire   [12:0] zext_ln82_4_fu_768_p1;
wire   [3:0] add_ln78_fu_812_p2;
wire   [5:0] zext_ln82_5_fu_817_p1;
wire   [5:0] add_ln82_1_fu_821_p2;
wire   [4:0] trunc_ln82_1_fu_830_p1;
wire   [12:0] p_shl4_fu_834_p3;
wire   [12:0] zext_ln82_6_fu_826_p1;
wire   [4:0] zext_ln78_1_fu_849_p1;
wire   [4:0] add_ln78_1_fu_852_p2;
wire   [5:0] zext_ln82_7_fu_858_p1;
wire   [5:0] add_ln82_2_fu_862_p2;
wire   [4:0] trunc_ln82_2_fu_871_p1;
wire   [12:0] p_shl5_fu_875_p3;
wire   [12:0] zext_ln82_8_fu_867_p1;
reg   [31:0] grp_fu_1075_p0;
reg   [31:0] grp_fu_1075_p1;
reg    grp_fu_1075_ce;
reg   [31:0] grp_fu_1079_p0;
reg   [31:0] grp_fu_1079_p1;
reg    grp_fu_1079_ce;
reg   [4:0] grp_fu_1079_opcode;
reg   [25:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire   [24:0] mul_ln141_fu_396_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_start_reg = 1'b0;
end

srcnn_export_output_buffer_c1_Pipeline_RELU grp_export_output_buffer_c1_Pipeline_RELU_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_ready),
    .sub_ln144(sub_ln144_reg_991),
    .trunc_ln137_1(trunc_ln137_reg_930),
    .empty(empty_54_reg_981),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1),
    .grp_fu_1075_p_din0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_din0),
    .grp_fu_1075_p_din1(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_din1),
    .grp_fu_1075_p_opcode(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_opcode),
    .grp_fu_1075_p_dout0(grp_fu_16727_p_dout0),
    .grp_fu_1075_p_ce(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_ce),
    .grp_fu_1079_p_din0(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_din0),
    .grp_fu_1079_p_din1(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_din1),
    .grp_fu_1079_p_opcode(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_opcode),
    .grp_fu_1079_p_dout0(grp_fu_16759_p_dout0),
    .grp_fu_1079_p_ce(grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_ce)
);

srcnn_export_output_buffer_c1_Pipeline_2 grp_export_output_buffer_c1_Pipeline_2_fu_224(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_ready),
    .m_axi_i2_AWVALID(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWVALID),
    .m_axi_i2_AWREADY(m_axi_i2_AWREADY),
    .m_axi_i2_AWADDR(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWADDR),
    .m_axi_i2_AWID(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWID),
    .m_axi_i2_AWLEN(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWLEN),
    .m_axi_i2_AWSIZE(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWSIZE),
    .m_axi_i2_AWBURST(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWBURST),
    .m_axi_i2_AWLOCK(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWLOCK),
    .m_axi_i2_AWCACHE(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWCACHE),
    .m_axi_i2_AWPROT(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWPROT),
    .m_axi_i2_AWQOS(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWQOS),
    .m_axi_i2_AWREGION(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWREGION),
    .m_axi_i2_AWUSER(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWUSER),
    .m_axi_i2_WVALID(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WVALID),
    .m_axi_i2_WREADY(m_axi_i2_WREADY),
    .m_axi_i2_WDATA(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WDATA),
    .m_axi_i2_WSTRB(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WSTRB),
    .m_axi_i2_WLAST(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WLAST),
    .m_axi_i2_WID(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WID),
    .m_axi_i2_WUSER(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WUSER),
    .m_axi_i2_ARVALID(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARVALID),
    .m_axi_i2_ARREADY(1'b0),
    .m_axi_i2_ARADDR(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARADDR),
    .m_axi_i2_ARID(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARID),
    .m_axi_i2_ARLEN(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARLEN),
    .m_axi_i2_ARSIZE(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARSIZE),
    .m_axi_i2_ARBURST(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARBURST),
    .m_axi_i2_ARLOCK(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARLOCK),
    .m_axi_i2_ARCACHE(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARCACHE),
    .m_axi_i2_ARPROT(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARPROT),
    .m_axi_i2_ARQOS(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARQOS),
    .m_axi_i2_ARREGION(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARREGION),
    .m_axi_i2_ARUSER(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_ARUSER),
    .m_axi_i2_RVALID(1'b0),
    .m_axi_i2_RREADY(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_RREADY),
    .m_axi_i2_RDATA(32'd0),
    .m_axi_i2_RLAST(1'b0),
    .m_axi_i2_RID(1'd0),
    .m_axi_i2_RFIFONUM(13'd0),
    .m_axi_i2_RUSER(1'd0),
    .m_axi_i2_RRESP(2'd0),
    .m_axi_i2_BVALID(m_axi_i2_BVALID),
    .m_axi_i2_BREADY(grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_BREADY),
    .m_axi_i2_BRESP(m_axi_i2_BRESP),
    .m_axi_i2_BID(m_axi_i2_BID),
    .m_axi_i2_BUSER(m_axi_i2_BUSER),
    .sext_ln151(trunc_ln1_reg_997),
    .sub_ln144(sub_ln144_reg_991),
    .trunc_ln137_1(trunc_ln137_reg_930),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0(grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0(grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0(grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0(grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0)
);

srcnn_export_output_buffer_c1_Pipeline_RELU1 grp_export_output_buffer_c1_Pipeline_RELU1_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_ready),
    .sub_ln144_1(sub_ln144_1_reg_1013),
    .trunc_ln137_1(trunc_ln137_reg_930),
    .empty(empty_54_reg_981),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1),
    .grp_fu_1075_p_din0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_din0),
    .grp_fu_1075_p_din1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_din1),
    .grp_fu_1075_p_opcode(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_opcode),
    .grp_fu_1075_p_dout0(grp_fu_16727_p_dout0),
    .grp_fu_1075_p_ce(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_ce),
    .grp_fu_1079_p_din0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_din0),
    .grp_fu_1079_p_din1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_din1),
    .grp_fu_1079_p_opcode(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_opcode),
    .grp_fu_1079_p_dout0(grp_fu_16759_p_dout0),
    .grp_fu_1079_p_ce(grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_ce)
);

srcnn_export_output_buffer_c1_Pipeline_4 grp_export_output_buffer_c1_Pipeline_4_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_ready),
    .m_axi_i2_AWVALID(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWVALID),
    .m_axi_i2_AWREADY(m_axi_i2_AWREADY),
    .m_axi_i2_AWADDR(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWADDR),
    .m_axi_i2_AWID(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWID),
    .m_axi_i2_AWLEN(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWLEN),
    .m_axi_i2_AWSIZE(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWSIZE),
    .m_axi_i2_AWBURST(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWBURST),
    .m_axi_i2_AWLOCK(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWLOCK),
    .m_axi_i2_AWCACHE(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWCACHE),
    .m_axi_i2_AWPROT(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWPROT),
    .m_axi_i2_AWQOS(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWQOS),
    .m_axi_i2_AWREGION(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWREGION),
    .m_axi_i2_AWUSER(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWUSER),
    .m_axi_i2_WVALID(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WVALID),
    .m_axi_i2_WREADY(m_axi_i2_WREADY),
    .m_axi_i2_WDATA(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WDATA),
    .m_axi_i2_WSTRB(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WSTRB),
    .m_axi_i2_WLAST(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WLAST),
    .m_axi_i2_WID(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WID),
    .m_axi_i2_WUSER(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WUSER),
    .m_axi_i2_ARVALID(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARVALID),
    .m_axi_i2_ARREADY(1'b0),
    .m_axi_i2_ARADDR(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARADDR),
    .m_axi_i2_ARID(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARID),
    .m_axi_i2_ARLEN(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARLEN),
    .m_axi_i2_ARSIZE(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARSIZE),
    .m_axi_i2_ARBURST(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARBURST),
    .m_axi_i2_ARLOCK(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARLOCK),
    .m_axi_i2_ARCACHE(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARCACHE),
    .m_axi_i2_ARPROT(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARPROT),
    .m_axi_i2_ARQOS(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARQOS),
    .m_axi_i2_ARREGION(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARREGION),
    .m_axi_i2_ARUSER(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_ARUSER),
    .m_axi_i2_RVALID(1'b0),
    .m_axi_i2_RREADY(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_RREADY),
    .m_axi_i2_RDATA(32'd0),
    .m_axi_i2_RLAST(1'b0),
    .m_axi_i2_RID(1'd0),
    .m_axi_i2_RFIFONUM(13'd0),
    .m_axi_i2_RUSER(1'd0),
    .m_axi_i2_RRESP(2'd0),
    .m_axi_i2_BVALID(m_axi_i2_BVALID),
    .m_axi_i2_BREADY(grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_BREADY),
    .m_axi_i2_BRESP(m_axi_i2_BRESP),
    .m_axi_i2_BID(m_axi_i2_BID),
    .m_axi_i2_BUSER(m_axi_i2_BUSER),
    .sext_ln151_1(trunc_ln151_1_reg_1022),
    .sub_ln144_1(sub_ln144_1_reg_1013),
    .trunc_ln137_1(trunc_ln137_reg_930),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0(grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0(grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0(grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0(grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0)
);

srcnn_export_output_buffer_c1_Pipeline_BW grp_export_output_buffer_c1_Pipeline_BW_fu_273(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_ready),
    .sub_ln82(sub_ln82_reg_1060),
    .trunc_ln77_mid2(trunc_ln77_reg_1047),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0)
);

srcnn_export_output_buffer_c1_Pipeline_BW2 grp_export_output_buffer_c1_Pipeline_BW2_fu_287(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_ready),
    .sub_ln82_1(sub_ln82_1_reg_1065),
    .trunc_ln77_mid2(trunc_ln77_reg_1047),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0)
);

srcnn_export_output_buffer_c1_Pipeline_BW3 grp_export_output_buffer_c1_Pipeline_BW3_fu_301(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_ready),
    .sub_ln82_2(sub_ln82_2_reg_1070),
    .trunc_ln77_mid2(trunc_ln77_reg_1047),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0)
);

srcnn_mul_7ns_19ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 25 ))
mul_7ns_19ns_25_1_1_U1789(
    .din0(mul_ln141_fu_396_p0),
    .din1(mul_ln141_fu_396_p1),
    .dout(mul_ln141_fu_396_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln77_fu_679_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
            grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_start_reg <= 1'b0;
    end else begin
        if ((~((m_axi_i2_BVALID == 1'b0) & (icmp_ln138_reg_987 == 1'd1)) & (icmp_ln138_1_fu_641_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln138_reg_987 == 1'd1))) begin
            grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln138_fu_449_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bh_reg_197 <= 5'd0;
    end else if (((m_axi_i2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        bh_reg_197 <= add_ln138_reg_1028;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        bout_fu_134 <= 4'd0;
    end else if ((~((m_axi_i2_BVALID == 1'b0) & (icmp_ln138_reg_987 == 1'd1)) & (1'b1 == ap_CS_fsm_state12) & ((icmp_ln138_1_fu_641_p2 == 1'd1) | (icmp_ln138_reg_987 == 1'd0)))) begin
        bout_fu_134 <= add_ln137_1_reg_925;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln137_fu_341_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        h_1_fu_138 <= 4'd0;
    end else if (((icmp_ln77_fu_679_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        h_1_fu_138 <= add_ln78_2_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln137_fu_341_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_fu_146 <= 6'd0;
    end else if (((icmp_ln77_fu_679_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        indvar_flatten_fu_146 <= add_ln77_1_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln137_fu_341_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        o_fu_142 <= 4'd0;
    end else if (((icmp_ln77_fu_679_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        o_fu_142 <= select_ln77_1_fu_717_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln137_1_reg_925 <= add_ln137_1_fu_347_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_1_fu_641_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln138_reg_987 == 1'd1))) begin
        add_ln138_reg_1028 <= add_ln138_fu_656_p2;
        trunc_ln151_1_reg_1022 <= {{add_ln141_4_reg_1003[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_fu_449_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        add_ln141_4_reg_1003 <= add_ln141_4_fu_584_p2;
        sub_ln144_reg_991 <= sub_ln144_fu_480_p2;
        trunc_ln1_reg_997 <= {{add_ln141_2_fu_530_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln137_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln141_reg_948 <= add_ln141_fu_406_p2;
        tmp_reg_938 <= bout_fu_134[32'd2];
        trunc_ln137_reg_930 <= trunc_ln137_fu_353_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_54_reg_981 <= empty_54_fu_445_p1;
        zext_ln137_5_reg_975[3 : 0] <= zext_ln137_5_fu_441_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln138_reg_987 <= icmp_ln138_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_679_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        select_ln77_reg_1041 <= select_ln77_fu_709_p3;
        sub_ln82_reg_1060 <= sub_ln82_fu_784_p2;
        trunc_ln77_reg_1047 <= trunc_ln77_fu_725_p1;
        zext_ln78_reg_1054[3 : 0] <= zext_ln78_fu_754_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln138_reg_987 == 1'd1))) begin
        sub_ln144_1_reg_1013 <= sub_ln144_1_fu_634_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        sub_ln82_1_reg_1065 <= sub_ln82_1_fu_842_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sub_ln82_2_reg_1070 <= sub_ln82_2_fu_883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        zext_ln137_1_reg_912[5 : 0] <= zext_ln137_1_fu_319_p1[5 : 0];
        zext_ln137_reg_907[7 : 0] <= zext_ln137_fu_315_p1[7 : 0];
        zext_ln141_1_reg_917[7 : 0] <= zext_ln141_1_fu_329_p1[7 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if (((m_axi_i2_BVALID == 1'b0) & (icmp_ln138_reg_987 == 1'd1))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_done == 1'b0))) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_i2_BVALID == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_done == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln77_fu_679_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln77_fu_679_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_biases_ce0 = 1'b1;
    end else begin
        conv1_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0 = grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0 = grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0 = grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0 = grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0 = grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0 = grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0 = grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0 = grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_4_fu_256_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_2_fu_224_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_export_output_buffer_c1_Pipeline_BW_fu_273_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1075_ce = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1075_ce = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_ce;
    end else begin
        grp_fu_1075_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1075_p0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1075_p0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_din0;
    end else begin
        grp_fu_1075_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1075_p1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1075_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1075_p1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1075_p_din1;
    end else begin
        grp_fu_1075_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1079_ce = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1079_ce = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_ce;
    end else begin
        grp_fu_1079_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1079_opcode = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1079_opcode = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_opcode;
    end else begin
        grp_fu_1079_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1079_p0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1079_p0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_din0;
    end else begin
        grp_fu_1079_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1079_p1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_grp_fu_1079_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1079_p1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_grp_fu_1079_p_din1;
    end else begin
        grp_fu_1079_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state5))) begin
        i2_blk_n_AW = m_axi_i2_AWREADY;
    end else begin
        i2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln138_reg_987 == 1'd1)))) begin
        i2_blk_n_B = m_axi_i2_BVALID;
    end else begin
        i2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_i2_AWADDR = sext_ln151_1_fu_666_p1;
    end else if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_i2_AWADDR = sext_ln151_fu_589_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWADDR = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWADDR = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWADDR;
    end else begin
        m_axi_i2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWBURST = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWBURST = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWBURST;
    end else begin
        m_axi_i2_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWCACHE = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWCACHE = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWCACHE;
    end else begin
        m_axi_i2_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWID = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWID = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWID;
    end else begin
        m_axi_i2_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | (~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        m_axi_i2_AWLEN = 32'd255;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWLEN = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWLEN = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWLEN;
    end else begin
        m_axi_i2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWLOCK = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWLOCK = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWLOCK;
    end else begin
        m_axi_i2_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWPROT = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWPROT = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWPROT;
    end else begin
        m_axi_i2_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWQOS = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWQOS = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWQOS;
    end else begin
        m_axi_i2_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWREGION = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWREGION = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWREGION;
    end else begin
        m_axi_i2_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWSIZE = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWSIZE = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWSIZE;
    end else begin
        m_axi_i2_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWUSER = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWUSER = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWUSER;
    end else begin
        m_axi_i2_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | (~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        m_axi_i2_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWVALID = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWVALID = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_AWVALID;
    end else begin
        m_axi_i2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((m_axi_i2_BVALID == 1'b0) & (icmp_ln138_reg_987 == 1'd1)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln138_reg_987 == 1'd1)) | ((m_axi_i2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20)))) begin
        m_axi_i2_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_BREADY = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_BREADY = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_BREADY;
    end else begin
        m_axi_i2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WDATA = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WDATA = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WDATA;
    end else begin
        m_axi_i2_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WID = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WID = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WID;
    end else begin
        m_axi_i2_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WLAST = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WLAST = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WLAST;
    end else begin
        m_axi_i2_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WSTRB = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WSTRB = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WSTRB;
    end else begin
        m_axi_i2_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WUSER = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WUSER = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WUSER;
    end else begin
        m_axi_i2_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WVALID = grp_export_output_buffer_c1_Pipeline_4_fu_256_m_axi_i2_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WVALID = grp_export_output_buffer_c1_Pipeline_2_fu_224_m_axi_i2_WVALID;
    end else begin
        m_axi_i2_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln137_fu_341_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln138_fu_449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if ((~((m_axi_i2_BVALID == 1'b0) & (icmp_ln138_reg_987 == 1'd1)) & (1'b1 == ap_CS_fsm_state12) & ((icmp_ln138_1_fu_641_p2 == 1'd1) | (icmp_ln138_reg_987 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((m_axi_i2_BVALID == 1'b0) & (icmp_ln138_reg_987 == 1'd1)) & (icmp_ln138_1_fu_641_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln138_reg_987 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((m_axi_i2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln77_fu_679_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln137_1_fu_347_p2 = (bout_fu_134 + 4'd1);

assign add_ln137_fu_369_p2 = (zext_ln137_2_fu_361_p1 + zext_ln137_1_reg_912);

assign add_ln138_fu_656_p2 = (bh_reg_197 + 5'd2);

assign add_ln141_1_fu_491_p2 = (zext_ln138_fu_487_p1 + zext_ln137_reg_907);

assign add_ln141_2_fu_530_p2 = ($signed(sext_ln141_fu_526_p1) + $signed(add_ln141_reg_948));

assign add_ln141_3_fu_545_p2 = (zext_ln141_1_reg_917 + zext_ln138_fu_487_p1);

assign add_ln141_4_fu_584_p2 = ($signed(sext_ln141_1_fu_580_p1) + $signed(add_ln141_reg_948));

assign add_ln141_5_fu_323_p2 = (h + 8'd1);

assign add_ln141_fu_406_p2 = (zext_ln141_fu_402_p1 + output_ftmap);

assign add_ln144_1_fu_613_p2 = (zext_ln137_5_reg_975 + zext_ln144_4_fu_609_p1);

assign add_ln144_fu_459_p2 = (zext_ln137_5_reg_975 + zext_ln144_fu_455_p1);

assign add_ln77_1_fu_685_p2 = (indvar_flatten_fu_146 + 6'd1);

assign add_ln77_fu_697_p2 = (o_fu_142 + 4'd1);

assign add_ln78_1_fu_852_p2 = (zext_ln78_1_fu_849_p1 + 5'd2);

assign add_ln78_2_fu_791_p2 = (select_ln77_fu_709_p3 + 4'd3);

assign add_ln78_fu_812_p2 = (select_ln77_reg_1041 + 4'd1);

assign add_ln82_1_fu_821_p2 = (zext_ln78_reg_1054 + zext_ln82_5_fu_817_p1);

assign add_ln82_2_fu_862_p2 = (zext_ln78_reg_1054 + zext_ln82_7_fu_858_p1);

assign add_ln82_fu_762_p2 = (zext_ln78_fu_754_p1 + zext_ln82_fu_758_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state12 = ((m_axi_i2_BVALID == 1'b0) & (icmp_ln138_reg_987 == 1'd1));
end

always @ (*) begin
    ap_block_state12_ignore_call0 = ((m_axi_i2_BVALID == 1'b0) & (icmp_ln138_reg_987 == 1'd1));
end

assign conv1_biases_address0 = p_cast_fu_391_p1;

assign empty_54_fu_445_p1 = conv1_biases_q0;

assign empty_fu_386_p2 = (zext_ln137_3_fu_365_p1 + out_r);

assign grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_start = grp_export_output_buffer_c1_Pipeline_2_fu_224_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_start = grp_export_output_buffer_c1_Pipeline_4_fu_256_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_start = grp_export_output_buffer_c1_Pipeline_BW2_fu_287_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_start = grp_export_output_buffer_c1_Pipeline_BW3_fu_301_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_start = grp_export_output_buffer_c1_Pipeline_BW_fu_273_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_start = grp_export_output_buffer_c1_Pipeline_RELU1_fu_241_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_start = grp_export_output_buffer_c1_Pipeline_RELU_fu_209_ap_start_reg;

assign grp_fu_16727_p_ce = grp_fu_1075_ce;

assign grp_fu_16727_p_din0 = grp_fu_1075_p0;

assign grp_fu_16727_p_din1 = grp_fu_1075_p1;

assign grp_fu_16727_p_opcode = 2'd0;

assign grp_fu_16759_p_ce = grp_fu_1079_ce;

assign grp_fu_16759_p_din0 = grp_fu_1079_p0;

assign grp_fu_16759_p_din1 = grp_fu_1079_p1;

assign grp_fu_16759_p_opcode = grp_fu_1079_opcode;

assign icmp_ln137_fu_341_p2 = ((bout_fu_134 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln138_1_fu_641_p2 = ((or_ln138_fu_603_p2 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_449_p2 = ((bh_reg_197 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_679_p2 = ((indvar_flatten_fu_146 == 6'd40) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_703_p2 = ((h_1_fu_138 == 4'd15) ? 1'b1 : 1'b0);

assign m_axi_i2_ARADDR = 64'd0;

assign m_axi_i2_ARBURST = 2'd0;

assign m_axi_i2_ARCACHE = 4'd0;

assign m_axi_i2_ARID = 1'd0;

assign m_axi_i2_ARLEN = 32'd0;

assign m_axi_i2_ARLOCK = 2'd0;

assign m_axi_i2_ARPROT = 3'd0;

assign m_axi_i2_ARQOS = 4'd0;

assign m_axi_i2_ARREGION = 4'd0;

assign m_axi_i2_ARSIZE = 3'd0;

assign m_axi_i2_ARUSER = 1'd0;

assign m_axi_i2_ARVALID = 1'b0;

assign m_axi_i2_RREADY = 1'b0;

assign mul_ln141_fu_396_p0 = mul_ln141_fu_396_p00;

assign mul_ln141_fu_396_p00 = add_ln137_fu_369_p2;

assign mul_ln141_fu_396_p1 = 25'd260100;

assign or_ln138_fu_603_p2 = (trunc_ln138_fu_599_p1 | 4'd1);

assign p_cast_fu_391_p1 = empty_fu_386_p2;

assign p_shl2_fu_626_p3 = {{trunc_ln144_1_fu_622_p1}, {8'd0}};

assign p_shl3_fu_776_p3 = {{trunc_ln82_fu_772_p1}, {8'd0}};

assign p_shl4_fu_834_p3 = {{trunc_ln82_1_fu_830_p1}, {8'd0}};

assign p_shl5_fu_875_p3 = {{trunc_ln82_2_fu_871_p1}, {8'd0}};

assign p_shl_fu_472_p3 = {{trunc_ln144_fu_468_p1}, {8'd0}};

assign select_ln144_fu_426_p3 = ((tmp_reg_938[0:0] == 1'b1) ? 4'd15 : 4'd0);

assign select_ln77_1_fu_717_p3 = ((icmp_ln78_fu_703_p2[0:0] == 1'b1) ? add_ln77_fu_697_p2 : o_fu_142);

assign select_ln77_fu_709_p3 = ((icmp_ln78_fu_703_p2[0:0] == 1'b1) ? 4'd0 : h_1_fu_138);

assign select_ln82_fu_738_p3 = ((tmp_2_fu_730_p3[0:0] == 1'b1) ? 4'd15 : 4'd0);

assign sext_ln141_1_fu_580_p1 = $signed(sub_ln141_1_fu_574_p2);

assign sext_ln141_fu_526_p1 = $signed(sub_ln141_fu_520_p2);

assign sext_ln151_1_fu_666_p1 = $signed(trunc_ln151_1_reg_1022);

assign sext_ln151_fu_589_p1 = $signed(trunc_ln1_reg_997);

assign shl_ln141_1_fu_508_p3 = {{add_ln141_1_fu_491_p2}, {2'd0}};

assign shl_ln141_2_fu_550_p3 = {{add_ln141_3_fu_545_p2}, {10'd0}};

assign shl_ln141_3_fu_562_p3 = {{add_ln141_3_fu_545_p2}, {2'd0}};

assign shl_ln_fu_496_p3 = {{add_ln141_1_fu_491_p2}, {10'd0}};

assign sub_ln141_1_fu_574_p2 = (zext_ln141_4_fu_558_p1 - zext_ln141_5_fu_570_p1);

assign sub_ln141_fu_520_p2 = (zext_ln141_2_fu_504_p1 - zext_ln141_3_fu_516_p1);

assign sub_ln144_1_fu_634_p2 = (p_shl2_fu_626_p3 - zext_ln144_5_fu_618_p1);

assign sub_ln144_fu_480_p2 = (p_shl_fu_472_p3 - zext_ln144_3_fu_464_p1);

assign sub_ln82_1_fu_842_p2 = (p_shl4_fu_834_p3 - zext_ln82_6_fu_826_p1);

assign sub_ln82_2_fu_883_p2 = (p_shl5_fu_875_p3 - zext_ln82_8_fu_867_p1);

assign sub_ln82_fu_784_p2 = (p_shl3_fu_776_p3 - zext_ln82_4_fu_768_p1);

assign tmp_2_fu_730_p3 = select_ln77_1_fu_717_p3[32'd2];

assign tmp_9_fu_433_p3 = {{1'd0}, {select_ln144_fu_426_p3}};

assign tmp_s_fu_746_p3 = {{1'd0}, {select_ln82_fu_738_p3}};

assign trunc_ln137_1_fu_357_p1 = bout_fu_134[2:0];

assign trunc_ln137_fu_353_p1 = bout_fu_134[1:0];

assign trunc_ln138_fu_599_p1 = bh_reg_197[3:0];

assign trunc_ln144_1_fu_622_p1 = add_ln144_1_fu_613_p2[4:0];

assign trunc_ln144_fu_468_p1 = add_ln144_fu_459_p2[4:0];

assign trunc_ln77_fu_725_p1 = select_ln77_1_fu_717_p3[1:0];

assign trunc_ln82_1_fu_830_p1 = add_ln82_1_fu_821_p2[4:0];

assign trunc_ln82_2_fu_871_p1 = add_ln82_2_fu_862_p2[4:0];

assign trunc_ln82_fu_772_p1 = add_ln82_fu_762_p2[4:0];

assign zext_ln137_1_fu_319_p1 = out_r;

assign zext_ln137_2_fu_361_p1 = bout_fu_134;

assign zext_ln137_3_fu_365_p1 = trunc_ln137_1_fu_357_p1;

assign zext_ln137_5_fu_441_p1 = tmp_9_fu_433_p3;

assign zext_ln137_fu_315_p1 = h;

assign zext_ln138_fu_487_p1 = bh_reg_197;

assign zext_ln141_1_fu_329_p1 = add_ln141_5_fu_323_p2;

assign zext_ln141_2_fu_504_p1 = shl_ln_fu_496_p3;

assign zext_ln141_3_fu_516_p1 = shl_ln141_1_fu_508_p3;

assign zext_ln141_4_fu_558_p1 = shl_ln141_2_fu_550_p3;

assign zext_ln141_5_fu_570_p1 = shl_ln141_3_fu_562_p3;

assign zext_ln141_fu_402_p1 = mul_ln141_fu_396_p2;

assign zext_ln144_3_fu_464_p1 = add_ln144_fu_459_p2;

assign zext_ln144_4_fu_609_p1 = or_ln138_fu_603_p2;

assign zext_ln144_5_fu_618_p1 = add_ln144_1_fu_613_p2;

assign zext_ln144_fu_455_p1 = bh_reg_197;

assign zext_ln78_1_fu_849_p1 = select_ln77_reg_1041;

assign zext_ln78_fu_754_p1 = tmp_s_fu_746_p3;

assign zext_ln82_4_fu_768_p1 = add_ln82_fu_762_p2;

assign zext_ln82_5_fu_817_p1 = add_ln78_fu_812_p2;

assign zext_ln82_6_fu_826_p1 = add_ln82_1_fu_821_p2;

assign zext_ln82_7_fu_858_p1 = add_ln78_1_fu_852_p2;

assign zext_ln82_8_fu_867_p1 = add_ln82_2_fu_862_p2;

assign zext_ln82_fu_758_p1 = select_ln77_fu_709_p3;

always @ (posedge ap_clk) begin
    zext_ln137_reg_907[8] <= 1'b0;
    zext_ln137_1_reg_912[6] <= 1'b0;
    zext_ln141_1_reg_917[8] <= 1'b0;
    zext_ln137_5_reg_975[5:4] <= 2'b00;
    zext_ln78_reg_1054[5:4] <= 2'b00;
end

endmodule //srcnn_export_output_buffer_c1
