// Seed: 3035558961
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    output supply0 id_5
);
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    output tri1 id_14,
    output supply1 id_15,
    input wor id_16,
    output wor id_17,
    input wor id_18,
    output tri0 id_19,
    input tri1 id_20,
    output tri id_21
);
  wire id_23;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_11,
      id_10,
      id_11,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire id_24;
  wor  id_25 = id_4;
endmodule
