Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bf119568caef4ec380dd8decc5c3bf1e --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'band_sig' [D:/LAB/BIT-Hardware-Experiment/flow-line-cpu/flow-line-cpu.srcs/sim_1/new/testbench.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.reg_heap
Compiling module xil_defaultlib.spcl_reg
Compiling module xil_defaultlib.raw_handler
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.buffer2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.br_unit
Compiling module xil_defaultlib.buffer3
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.buffer4
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.en_ctl
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.data_buf
Compiling module xil_defaultlib.tx_band_gen_default
Compiling module xil_defaultlib.tx_ctl
Compiling module xil_defaultlib.tx_top
Compiling module xil_defaultlib.H2L_detect
Compiling module xil_defaultlib.rx_band_gen_default
Compiling module xil_defaultlib.rx_ctl
Compiling module xil_defaultlib.rx_top
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.bridge
Compiling module xil_defaultlib.sys_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
