@W: MO111 :"d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module FIC_OSC_0_OSC) 
@W: MO111 :"d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module FIC_OSC_0_OSC) 
@W: MO111 :"d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module FIC_OSC_0_OSC) 
@W: MO111 :"d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module FIC_OSC_0_OSC) 
@W: MO111 :"d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v":16:7:16:24|Tristate driver RCOSC_25_50MHZ_O2F on net RCOSC_25_50MHZ_O2F has its enable tied to GND (module FIC_OSC_0_OSC) 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[7\]\.gpin1[7] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[8\]\.gpin1[8] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[9\]\.gpin1[9] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[10\]\.gpin1[10] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[11\]\.gpin1[11] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[12\]\.gpin1[12] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[13\]\.gpin1[13] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[14\]\.gpin1[14] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[15\]\.gpin1[15] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[16\]\.gpin1[16] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[17\]\.gpin1[17] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[18\]\.gpin1[18] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[19\]\.gpin1[19] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[20\]\.gpin1[20] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[21\]\.gpin1[21] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[22\]\.gpin1[22] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[23\]\.gpin1[23] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[24\]\.gpin1[24] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[25\]\.gpin1[25] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[26\]\.gpin1[26] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[27\]\.gpin1[27] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[28\]\.gpin1[28] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[29\]\.gpin1[29] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[30\]\.gpin1[30] reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":297:12:297:17|Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[31\]\.gpin1[31] reduced to a combinational gate by constant propagation 
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_both_213[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg_213[15]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg_219[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_both_219[15]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_both_381[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_neg_381[27]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_both_325[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_neg_325[23]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_both_283[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_neg_283[20]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_both_297[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_neg_297[21]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_neg_149[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos_149[10]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_neg_303[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_pos_303[21]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_both_227[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_neg_227[16]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_neg_429[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos_429[30]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_neg_415[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos_415[29]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_both_129[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_neg_129[9]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_neg_107[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos_107[7]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both_367[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg_367[26]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_both_241[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_neg_241[17]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_both_311[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_neg_311[22]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both_409[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos_409[29]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both_143[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos_143[10]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both_339[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg_339[24]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_neg_121[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos_121[8]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_both_199[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_neg_199[14]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_both_185[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_neg_185[13]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both_115[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos_115[8]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_both_269[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_neg_269[19]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_neg_247[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_pos_247[17]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_both_353[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_neg_353[25]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_both_171[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_neg_171[12]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_both_157[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_neg_157[11]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both_423[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos_423[30]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_neg_289[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_pos_289[20]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_neg_233[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_pos_233[16]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_neg_359[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_pos_359[25]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_neg_191[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_pos_191[13]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_neg_275[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_pos_275[19]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_neg_331[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_pos_331[23]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_neg_401[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos_401[28]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_neg_443[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos_443[31]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both_395[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos_395[28]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_neg_317[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_pos_317[22]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_neg_163[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_pos_163[11]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both_437[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos_437[31]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both_101[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos_101[7]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":466:16:466:45|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_both_255[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_neg_255[18]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_neg[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_pos[17]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both_345[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg_345[24]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_neg[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_pos[22]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both_373[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg_373[26]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_neg[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_pos[25]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both_401[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos_401[28]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_neg_205[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_pos_205[14]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg_373[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_pos_373[26]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_neg_135[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_pos_135[9]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_neg_387[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_pos_387[27]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_neg_177[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_pos_177[12]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg_345[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_pos_345[24]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":443:0:443:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_neg_261[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_pos_261[18]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both_415[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos_415[29]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":456:0:456:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_both[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg[15]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both_429[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos_429[30]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_neg[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_pos[12]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_neg[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_pos[23]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_neg[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_pos[11]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_neg[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_pos[9]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both_443[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos_443[31]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both_149[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos_149[10]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both_107[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos_107[7]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_neg[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_pos[20]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_neg[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_pos[14]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":463:0:463:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both_121[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos_121[8]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_neg[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_pos[16]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_neg[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_pos[19]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_neg[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_pos[18]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_neg[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_pos[13]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_neg[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_pos[21]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_neg[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_pos[27]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_neg[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both[10]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both[10]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_neg[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both[8]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both[8]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_neg[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both[7]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both[7]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_neg[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both[31]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both[31]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_pos[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_both[11]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both[24]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_pos[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both[24]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_neg[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both[30]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both[30]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_pos[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_both[18]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_neg[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both[29]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both[29]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_neg[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both[28]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both[28]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both[26]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_pos[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both[26]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_pos[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_both[25]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_pos[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_both[17]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_pos[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_both[16]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_pos[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_both[14]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_pos[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_both[13]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_pos[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_both[12]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_pos[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_both[9]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_pos[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_both[23]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_pos[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_both[22]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_pos[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_both[27]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_pos[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_both[21]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_pos[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_both[20]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":416:0:416:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_pos[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_both[19]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":423:0:423:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_pos_219[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_both_219[15]
@W: BN132 :"d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v":436:0:436:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_pos[15]
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\practice\fic\hdl\reg16x8.v":28:8:28:9|Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT246 :"d:\practice\fic\component\work\fic\fccc_0\fic_fccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock FIC_FCCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL1_net"
