[xcv50-6pq240-XST VHDL]
Design Entry Utilities=true
[project2]
Design Entry Utilities=true
Place & Route=false
User Constraints=true
Synthesize=false
Implement Design=false
[negative_detect]
Generate Programming File=false
Design Entry Utilities=true
Place & Route=true
User Constraints=true
Synthesize=false
Implement Design=false
Map=false
Translate=false
