****************************************
Report : constraint
        -all_violators
Design : fifo1_sram
Version: Q-2019.12-SP4
Date   : Tue Apr 11 00:37:47 2023
****************************************

   late_timing
   -----------

Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
wptr_full/wfull_reg/D (SDFFARX1_LVT)   1.35 f     1.04           0.00    -0.31   wclk     func_slow
wptr_full/wptr_reg_9_/D (SDFFARX1_LVT)   1.06 f   1.03           0.00    -0.04   wclk     func_slow
wptr_full/wptr_reg_2_/D (SDFFARX1_LVT)   1.04 f   1.03           0.00    -0.01   wclk     func_slow
wptr_full/wptr_reg_5_/D (SDFFARX1_LVT)   1.03 f   1.03           0.00    -0.00   wclk     func_slow
rptr_empty/rempty_reg/D (SDFFASX1_LVT)   1.30 r   1.09           0.00    -0.21   rclk     func_slow
rptr_empty/rbin_reg_8_/SETB (SDFFASX2_LVT)  18.82 r  18.38       0.00    -0.44   INPUTS   func_slow
rptr_empty/rbin_reg_1_/SETB (SDFFASX2_LVT)  18.82 r  18.38       0.00    -0.44   INPUTS   func_slow
rptr_empty/rbin_reg_2_/SETB (SDFFASX2_LVT)  18.82 r  18.38       0.00    -0.44   INPUTS   func_slow
rptr_empty/rempty_reg/SETB (SDFFASX1_LVT)  18.82 r  18.39        0.00    -0.42   INPUTS   func_slow
rptr_empty/rbin_reg_4_/RSTB (SDFFARX2_LVT)  18.92 r  18.53       0.00    -0.39   INPUTS   func_slow
wptr_full/wfull_reg/D (SDFFARX1_LVT)   1.44 r     1.05           0.00    -0.38   INPUTS   func_slow
rptr_empty/rbin_reg_5_/RSTB (SDFFARX1_LVT)  18.92 r  18.54       0.00    -0.38   INPUTS   func_slow
rptr_empty/rbin_reg_3_/RSTB (SDFFARX1_LVT)  18.92 r  18.54       0.00    -0.38   INPUTS   func_slow
rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_LVT)  18.92 r  18.54       0.00    -0.38   INPUTS   func_slow
rptr_empty/rbin_reg_6_/RSTB (SDFFARX2_LVT)  18.89 r  18.53       0.00    -0.36   INPUTS   func_slow
rptr_empty/rbin_reg_9_/RSTB (SDFFARX2_LVT)  18.89 r  18.53       0.00    -0.36   INPUTS   func_slow
rptr_empty/rptr_reg_8_/RSTB (SDFFARX2_LVT)  18.89 r  18.53       0.00    -0.36   INPUTS   func_slow
rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_LVT)  18.89 r  18.54      0.00    -0.35   INPUTS   func_slow
rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_LVT)  18.89 r  18.54       0.00    -0.35   INPUTS   func_slow
rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_LVT)  18.89 r  18.54       0.00    -0.35   INPUTS   func_slow
rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_LVT)  18.89 r  18.54       0.00    -0.35   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_RVT)  18.92 r  18.61      0.00    -0.32   INPUTS   func_slow
rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_RVT)  18.92 r  18.61       0.00    -0.32   INPUTS   func_slow
rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_RVT)  18.92 r  18.61       0.00    -0.32   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_RVT)  18.92 r  18.61      0.00    -0.32   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_RVT)  18.92 r  18.61      0.00    -0.31   INPUTS   func_slow
rptr_empty/rptr_reg_9_/RSTB (SDFFARX2_RVT)  18.89 r  18.59       0.00    -0.30   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_RVT)  18.89 r  18.60      0.00    -0.29   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_RVT)  18.89 r  18.60      0.00    -0.29   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_RVT)  18.89 r  18.60      0.00    -0.29   INPUTS   func_slow
rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_RVT)  18.89 r  18.60       0.00    -0.29   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_8_/RSTB (DFFARX1_RVT)  18.89 r  18.60      0.00    -0.29   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_RVT)  18.89 r  18.60     0.00    -0.29   INPUTS   func_slow
rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_RVT)  18.89 r  18.60       0.00    -0.29   INPUTS   func_slow
rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_RVT)  18.89 r  18.60       0.00    -0.29   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_RVT)  18.89 r  18.60      0.00    -0.29   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_RVT)  18.89 r  18.60      0.00    -0.28   INPUTS   func_slow
sync_w2r/rq2_wptr_reg_7_/RSTB (DFFARX1_RVT)  18.88 r  18.60      0.00    -0.28   INPUTS   func_slow
rptr_empty/rempty_reg/D (SDFFASX1_LVT)   1.32 r   1.09           0.00    -0.23   INPUTS   func_slow
rptr_empty/rptr_reg_1_/RSTB (SDFFARX2_RVT)  18.82 r  18.61       0.00    -0.21   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)  18.92 r  18.74     0.00    -0.19   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)  18.89 r  18.73     0.00    -0.16   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)  18.89 r  18.73     0.00    -0.16   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)  18.89 r  18.73     0.00    -0.16   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)  18.89 r  18.73     0.00    -0.16   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)  18.89 r  18.73     0.00    -0.16   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)  18.89 r  18.73    0.00    -0.16   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)  18.89 r  18.73     0.00    -0.16   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)  18.89 r  18.73     0.00    -0.16   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)  18.89 r  18.73     0.00    -0.16   INPUTS   func_slow
wdata_reg_7_/D (SDFFASX1_LVT)      0.54 f         0.44           0.00    -0.10   INPUTS   func_slow
wdata_reg_0_/D (SDFFARX1_LVT)      0.51 r         0.43           0.00    -0.09   INPUTS   func_slow
wdata_reg_1_/D (SDFFARX1_LVT)      0.51 r         0.43           0.00    -0.08   INPUTS   func_slow
wdata_reg_6_/D (SDFFARX1_LVT)      0.50 r         0.43           0.00    -0.08   INPUTS   func_slow
wdata_reg_5_/D (SDFFARX1_LVT)      0.50 r         0.43           0.00    -0.08   INPUTS   func_slow
wdata_reg_4_/D (SDFFARX1_LVT)      0.50 r         0.43           0.00    -0.08   INPUTS   func_slow
wdata_reg_2_/D (SDFFARX1_LVT)      0.50 r         0.43           0.00    -0.08   INPUTS   func_slow
wdata_reg_3_/D (SDFFARX1_LVT)      0.50 r         0.43           0.00    -0.08   INPUTS   func_slow
wptr_full/wptr_reg_9_/D (SDFFARX1_LVT)   1.10 f   1.03           0.00    -0.07   INPUTS   func_slow
wptr_full/wptr_reg_2_/D (SDFFARX1_LVT)   1.09 f   1.03           0.00    -0.06   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)  18.82 r  18.76     0.00    -0.06   INPUTS   func_slow
wptr_full/wptr_reg_1_/D (SDFFARX1_LVT)   1.05 f   1.01           0.00    -0.04   INPUTS   func_slow
wptr_full/wptr_reg_5_/D (SDFFARX1_LVT)   1.06 f   1.03           0.00    -0.03   INPUTS   func_slow
wptr_full/wptr_reg_8_/D (SDFFARX1_LVT)   1.05 f   1.03           0.00    -0.02   INPUTS   func_slow
wptr_full/wptr_reg_7_/D (SDFFARX1_LVT)   1.05 f   1.03           0.00    -0.02   INPUTS   func_slow
wptr_full/wptr_reg_4_/D (SDFFARX1_LVT)   1.03 f   1.03           0.00    -0.00   INPUTS   func_slow
wptr_full/wptr_reg_3_/D (SDFFARX1_LVT)   1.03 f   1.03           0.00    -0.00   INPUTS   func_slow
rdata[7] (out)                     2.29 f         1.75           0.00    -0.54   OUTPUTS  func_slow
rdata[5] (out)                     2.24 f         1.75           0.00    -0.49   OUTPUTS  func_slow
rdata[3] (out)                     2.23 f         1.75           0.00    -0.48   OUTPUTS  func_slow
rdata[4] (out)                     2.22 f         1.75           0.00    -0.47   OUTPUTS  func_slow
rdata[6] (out)                     2.20 f         1.75           0.00    -0.45   OUTPUTS  func_slow
rdata[2] (out)                     2.19 f         1.75           0.00    -0.44   OUTPUTS  func_slow
rdata[1] (out)                     2.16 f         1.75           0.00    -0.41   OUTPUTS  func_slow
rdata[0] (out)                     2.14 f         1.75           0.00    -0.39   OUTPUTS  func_slow
rempty (out)                       1.98 f         1.75           0.00    -0.23   OUTPUTS  func_slow
wfull (out)                        1.90 f         1.71           0.00    -0.19   OUTPUTS  func_slow

   early_timing
   -----------

Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)   0.52 r   0.67    -0.00    -0.14   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)   0.59 r   0.63    -0.00    -0.04   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)   0.59 r   0.63    -0.00    -0.04   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)   0.59 r   0.63    -0.00    -0.04   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)   0.59 r   0.63    -0.00    -0.04   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)   0.59 r   0.63   -0.00    -0.04   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)   0.59 r   0.63    -0.00    -0.04   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)   0.59 r   0.63    -0.00    -0.04   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)   0.59 r   0.63    -0.00    -0.04   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)   0.59 r   0.63    -0.00    -0.04   INPUTS   func_slow
sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)   0.63 r   0.63    -0.00    -0.01   INPUTS   func_slow

   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: slow
   Scenario: func_slow
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   fifomem/n87_CDR1            25.00          31.15          -6.15  (VIOLATED) 
     PIN : fifomem/genblk1_2__U/O2[7]    25.00    31.15      -6.15  (VIOLATED) 

   fifomem/n92                 25.00          30.95          -5.95  (VIOLATED) 
     PIN : fifomem/genblk1_7__U/O2[7]    25.00    30.95      -5.95  (VIOLATED) 

   fifomem/n76                 25.00          30.51          -5.51  (VIOLATED) 
     PIN : fifomem/genblk1_7__U/O2[5]    25.00    30.51      -5.51  (VIOLATED) 

   fifomem/n88_CDR1            25.00          30.15          -5.15  (VIOLATED) 
     PIN : fifomem/genblk1_3__U/O2[7]    25.00    30.15      -5.15  (VIOLATED) 

   fifomem/n78_CDR1            25.00          30.12          -5.12  (VIOLATED) 
     PIN : fifomem/genblk1_1__U/O2[6]    25.00    30.12      -5.12  (VIOLATED) 

   fifomem/n71_CDR1            25.00          29.65          -4.65  (VIOLATED) 
     PIN : fifomem/genblk1_2__U/O2[5]    25.00    29.65      -4.65  (VIOLATED) 

   fifomem/n69_CDR1            25.00          29.56          -4.56  (VIOLATED) 
     PIN : fifomem/genblk1_0__U/O2[5]    25.00    29.56      -4.56  (VIOLATED) 

   fifomem/n79_CDR1            25.00          29.38          -4.38  (VIOLATED) 
     PIN : fifomem/genblk1_2__U/O2[6]    25.00    29.38      -4.38  (VIOLATED) 

   fifomem/n52                 25.00          29.33          -4.33  (VIOLATED) 
     PIN : fifomem/genblk1_7__U/O2[2]    25.00    29.33      -4.33  (VIOLATED) 

   fifomem/n72_CDR1            25.00          28.58          -3.58  (VIOLATED) 
     PIN : fifomem/genblk1_3__U/O2[5]    25.00    28.58      -3.58  (VIOLATED) 

   fifomem/n70_CDR1            25.00          28.35          -3.35  (VIOLATED) 
     PIN : fifomem/genblk1_1__U/O2[5]    25.00    28.35      -3.35  (VIOLATED) 

   fifomem/n80_CDR1            25.00          28.23          -3.23  (VIOLATED) 
     PIN : fifomem/genblk1_3__U/O2[6]    25.00    28.23      -3.23  (VIOLATED) 

   fifomem/n86_CDR1            25.00          28.18          -3.18  (VIOLATED) 
     PIN : fifomem/genblk1_1__U/O2[7]    25.00    28.18      -3.18  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 13


   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 13
1
