high-voltage_a transistor_n scaling_v circuit_n techniques_n for_ high-density_n negative-gate_a channel-erasing_n nor_ flash_n memories_n in_ order_n to_ scale_v high-voltage_n transistors_n for_ high-density_n negative-gate_a channel-erasing_n nor_ flash_n memories_n ,_ two_ circuit_n techniques_n were_v developed_v ._ a_ proposed_v level_n shifter_n with_ low_a operating_n voltage_n is_v composed_v of_ three_ parts_n ,_ a_ latch_n holding_v the_ negative_a erasing_v voltage_n ,_ two_ coupling_v capacitors_n connected_v with_ the_ latched_v nodes_n in_ the_ latch_n ,_ and_ high-voltage_a drivers_n inverting_v the_ latch_n ,_ resulting_v in_ reduction_n of_ the_ maximum_n internal_a voltage_n by_ 0.5_ v._ a_ proposed_v high-voltage_n generator_n adds_v a_ path-gate_a logic_n to_ a_ conventional_a high-voltage_a generator_n to_ realize_v both_ low_a noise_n and_ low_a ripple_n voltage_n ,_ resulting_v in_ a_ reduction_n of_ the_ maximum_n internal_a voltage_n by_ 0.5_ v._ as_ a_ result_n ,_ these_ circuit_n techniques_n along_ with_ high_a coupling-ratio_n cell_n technology_n can_ scale_v down_ the_ high-voltage_n transistors_n by_ 15_ %_n and_ can_ realize_v higher_a density_n negative-gate_a channel-erase_n nor_ flash_n memories_n in_ comparison_n with_ the_ source-erase_a nor_ flash_n memories_n