module top(input logic clk,reset,
				outputlogic [31:0] WriteData,DataAdr,
				outputlogic MemWrite);
	logic[31:0]PC,Instr,ReadData;
	//instantiateprocessorandmemories
	arm arm(clk,reset,PC,Instr,MemWrite,DataAdr,
	WriteData,ReadData);
	imem imem(PC,Instr);
	dmem dmem(clk,MemWrite,DataAdr,WriteData,ReadData);
endmodule 