============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     32863
   Run Date =   Wed Jul 10 14:24:09 2024

   Run on =     SUPERIOR-LEGION
============================================================
RUN-1002 : start command "open_project led_4s.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(85)
HDL-1007 : analyze verilog file ../../al_ip/hasyncfifo_ahead12to12.v
HDL-1007 : analyze verilog file ../../../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(77)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(78)
HDL-1007 : analyze verilog file ../../../../src/rtl/LED_CTRL_top/led_ctrl_top.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/cdc_sbit_handshake.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/fifo_fsm.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/hasyncfifo_ahead12to12.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1003 : finish command "open_project led_4s.prj" in  1.389035s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1.1%)

RUN-1004 : used memory is 48 MB, reserved memory is 20 MB, peak memory is 48 MB
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../cwc001.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 30 trigger nets, 30 data nets.
KIT-1004 : Chipwatcher code = 1100111110010010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/TD/cw/ -file led_4s_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/TD/cw\register.v
HDL-1007 : analyze verilog file D:/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/TD/cw\trigger.sv
HDL-1007 : analyze verilog file led_4s_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in led_4s_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110}) in D:/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110}) in D:/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110}) in D:/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01011) in D:/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01100) in D:/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_ed4g"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01011)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model fpga_ed4g
SYN-1032 : 2461/26 useful/useless nets, 1543/15 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 2182/6 useful/useless nets, 1926/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2166/16 useful/useless nets, 1914/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 1887/45 useful/useless nets, 1635/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 3 IOs to PADs
RUN-1002 : start command "update_pll_param -module fpga_ed4g"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1923/224 useful/useless nets, 1697/35 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 292 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 27 instances.
SYN-2501 : Optimize round 1, 56 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 2325/5 useful/useless nets, 2099/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 205 (3.63), #lev = 5 (1.91)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 205 (3.63), #lev = 5 (1.91)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 495 instances into 205 LUTs, name keeping = 72%.
SYN-1001 : Packing model "fpga_ed4g" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 341 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 118 adder to BLE ...
SYN-4008 : Packed 118 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.554325s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (14.1%)

RUN-1004 : used memory is 120 MB, reserved memory is 86 MB, peak memory is 124 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net u_PLL_150M/clk1_out will be merged to another kept net clk_10m
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/clk will be merged to another kept net clk_10m
SYN-5055 WARNING: The kept net u_PLL_150M/clk2_out will be merged to another kept net clk_3m
SYN-5055 WARNING: The kept net u_ctrl_top/u_hasyncfifo_ahead12to12/dout[11] will be merged to another kept net u_ctrl_top/fifo_data_out[11]
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/fifo_data_in[23] will be merged to another kept net u_ctrl_top/fifo_data_out[11]
SYN-5055 WARNING: The kept net u_ctrl_top/u_hasyncfifo_ahead12to12/dout[10] will be merged to another kept net u_ctrl_top/fifo_data_out[10]
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/fifo_data_in[22] will be merged to another kept net u_ctrl_top/fifo_data_out[10]
SYN-5055 WARNING: The kept net u_ctrl_top/u_hasyncfifo_ahead12to12/dout[9] will be merged to another kept net u_ctrl_top/fifo_data_out[9]
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/fifo_data_in[21] will be merged to another kept net u_ctrl_top/fifo_data_out[9]
SYN-5055 WARNING: The kept net u_ctrl_top/u_hasyncfifo_ahead12to12/dout[8] will be merged to another kept net u_ctrl_top/fifo_data_out[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1620/2 useful/useless nets, 1392/2 useful/useless insts
SYN-4016 : Net clk_150m driven by BUFG (59 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (230 clock/control pins, 0 other pins).
SYN-4027 : Net clk_10m is clkc1 of pll u_PLL_150M/pll_inst.
SYN-4027 : Net clk_3m is clkc2 of pll u_PLL_150M/pll_inst.
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_10m as clock net
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net clk_3m as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 1392 instances
RUN-0007 : 576 luts, 598 seqs, 116 mslices, 65 lslices, 3 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1620 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 988 nets have 2 pins
RUN-1001 : 518 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     322     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     26      
RUN-1001 :   Yes  |  No   |  Yes  |     248     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 12
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1390 instances, 576 luts, 598 seqs, 181 slices, 32 macros(181 instances: 116 mslices 65 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 385235
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1390.
PHY-3001 : End clustering;  0.001136s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 247126, overlap = 63
PHY-3002 : Step(2): len = 189447, overlap = 63
PHY-3002 : Step(3): len = 146241, overlap = 63
PHY-3002 : Step(4): len = 95460.8, overlap = 63
PHY-3002 : Step(5): len = 83364.9, overlap = 60.75
PHY-3002 : Step(6): len = 63757.6, overlap = 58.5
PHY-3002 : Step(7): len = 58758.7, overlap = 54
PHY-3002 : Step(8): len = 47000.5, overlap = 58.5
PHY-3002 : Step(9): len = 45819.4, overlap = 58.5
PHY-3002 : Step(10): len = 39168.3, overlap = 54
PHY-3002 : Step(11): len = 37051, overlap = 58.5
PHY-3002 : Step(12): len = 37471.3, overlap = 63
PHY-3002 : Step(13): len = 31684.1, overlap = 63
PHY-3002 : Step(14): len = 31919.6, overlap = 63
PHY-3002 : Step(15): len = 33513.8, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.5421e-06
PHY-3002 : Step(16): len = 31909.6, overlap = 56.25
PHY-3002 : Step(17): len = 33208.2, overlap = 54
PHY-3002 : Step(18): len = 30418.9, overlap = 58.5
PHY-3002 : Step(19): len = 30246, overlap = 54
PHY-3002 : Step(20): len = 30078.5, overlap = 56.25
PHY-3002 : Step(21): len = 29713.4, overlap = 56.25
PHY-3002 : Step(22): len = 28770.3, overlap = 56.25
PHY-3002 : Step(23): len = 28571.5, overlap = 56.25
PHY-3002 : Step(24): len = 28277.4, overlap = 54
PHY-3002 : Step(25): len = 28346.1, overlap = 54
PHY-3002 : Step(26): len = 27806.8, overlap = 54
PHY-3002 : Step(27): len = 27789.6, overlap = 54
PHY-3002 : Step(28): len = 27713.9, overlap = 54
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.08419e-06
PHY-3002 : Step(29): len = 27722.4, overlap = 54.0625
PHY-3002 : Step(30): len = 27748.2, overlap = 54.125
PHY-3002 : Step(31): len = 27848.6, overlap = 49.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.01684e-05
PHY-3002 : Step(32): len = 27912.8, overlap = 49.875
PHY-3002 : Step(33): len = 27920.6, overlap = 50
PHY-3002 : Step(34): len = 27956.1, overlap = 50
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.03368e-05
PHY-3002 : Step(35): len = 27997.1, overlap = 50
PHY-3002 : Step(36): len = 28016.9, overlap = 50
PHY-3002 : Step(37): len = 28039.7, overlap = 50
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.06735e-05
PHY-3002 : Step(38): len = 28104.6, overlap = 50
PHY-3002 : Step(39): len = 28115.9, overlap = 50
PHY-3002 : Step(40): len = 28139.7, overlap = 50
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.69245e-05
PHY-3002 : Step(41): len = 28129.8, overlap = 52.25
PHY-3002 : Step(42): len = 28162.4, overlap = 52.3125
PHY-3002 : Step(43): len = 28178.4, overlap = 52.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005919s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.56387e-05
PHY-3002 : Step(44): len = 32632.3, overlap = 20.1875
PHY-3002 : Step(45): len = 32616.4, overlap = 20.3438
PHY-3002 : Step(46): len = 31774.1, overlap = 22.9375
PHY-3002 : Step(47): len = 31803.4, overlap = 23.1562
PHY-3002 : Step(48): len = 31656.9, overlap = 24.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.12774e-05
PHY-3002 : Step(49): len = 30614.8, overlap = 24.625
PHY-3002 : Step(50): len = 30630.1, overlap = 24.5625
PHY-3002 : Step(51): len = 30807.7, overlap = 24.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102555
PHY-3002 : Step(52): len = 30004.5, overlap = 23.75
PHY-3002 : Step(53): len = 30004.5, overlap = 23.75
PHY-3002 : Step(54): len = 30047.4, overlap = 23.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72437e-05
PHY-3002 : Step(55): len = 30665, overlap = 57.875
PHY-3002 : Step(56): len = 30665, overlap = 57.875
PHY-3002 : Step(57): len = 30050, overlap = 55.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.44873e-05
PHY-3002 : Step(58): len = 31056, overlap = 49.2812
PHY-3002 : Step(59): len = 31279.4, overlap = 48.875
PHY-3002 : Step(60): len = 31567.6, overlap = 40.4688
PHY-3002 : Step(61): len = 31799.8, overlap = 38.9375
PHY-3002 : Step(62): len = 31354.5, overlap = 34.25
PHY-3002 : Step(63): len = 31498.8, overlap = 34.6875
PHY-3002 : Step(64): len = 31926.5, overlap = 34.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.89747e-05
PHY-3002 : Step(65): len = 30892.4, overlap = 33.2812
PHY-3002 : Step(66): len = 30892.4, overlap = 33.2812
PHY-3002 : Step(67): len = 30603.6, overlap = 33.625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 88.31 peak overflow 3.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1620.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41912, over cnt = 172(0%), over = 494, worst = 14
PHY-1001 : End global iterations;  0.093327s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.7%)

PHY-1001 : Congestion index: top1 = 28.23, top5 = 17.63, top10 = 11.72, top15 = 8.43.
PHY-1001 : End incremental global routing;  0.156113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 7060, tnet num: 1618, tinst num: 1390, tnode num: 9278, tedge num: 11690.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.085996s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (54.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.272800s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.6%)

OPT-1001 : Current memory(MB): used = 177, reserve = 143, peak = 177.
OPT-1001 : End physical optimization;  0.293623s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (42.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 576 LUT to BLE ...
SYN-4008 : Packed 576 LUT and 284 SEQ to BLE.
SYN-4003 : Packing 314 remaining SEQ's ...
SYN-4005 : Packed 166 SEQ with LUT/SLICE
SYN-4006 : 149 single LUT's are left
SYN-4006 : 148 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 724/1210 primitive instances ...
PHY-3001 : End packing;  0.045438s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (34.4%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 612 instances
RUN-1001 : 288 mslices, 287 lslices, 3 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1339 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 684 nets have 2 pins
RUN-1001 : 541 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 610 instances, 575 slices, 32 macros(181 instances: 116 mslices 65 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 31417, Over = 49.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48346e-05
PHY-3002 : Step(68): len = 30786.1, overlap = 47.25
PHY-3002 : Step(69): len = 30934.7, overlap = 46.25
PHY-3002 : Step(70): len = 31117.8, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.96692e-05
PHY-3002 : Step(71): len = 30828.9, overlap = 51
PHY-3002 : Step(72): len = 31074.2, overlap = 50
PHY-3002 : Step(73): len = 31303.6, overlap = 50.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.93383e-05
PHY-3002 : Step(74): len = 31812.4, overlap = 49.75
PHY-3002 : Step(75): len = 31976.4, overlap = 49.25
PHY-3002 : Step(76): len = 32373.3, overlap = 44.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.135103s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (46.3%)

PHY-3001 : Trial Legalized: Len = 47577.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000872927
PHY-3002 : Step(77): len = 42336.6, overlap = 7.75
PHY-3002 : Step(78): len = 40168.6, overlap = 12.25
PHY-3002 : Step(79): len = 37289.4, overlap = 18
PHY-3002 : Step(80): len = 36307.8, overlap = 19.75
PHY-3002 : Step(81): len = 36119.1, overlap = 21
PHY-3002 : Step(82): len = 35150.6, overlap = 22.25
PHY-3002 : Step(83): len = 34989, overlap = 23.5
PHY-3002 : Step(84): len = 34960.5, overlap = 24
PHY-3002 : Step(85): len = 34953.4, overlap = 23.75
PHY-3002 : Step(86): len = 34782.6, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00174585
PHY-3002 : Step(87): len = 34826.8, overlap = 23.75
PHY-3002 : Step(88): len = 34844.5, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00349171
PHY-3002 : Step(89): len = 34910.3, overlap = 23.75
PHY-3002 : Step(90): len = 34910.3, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029862s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41808.9, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005342s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 42006.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/1339.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55328, over cnt = 175(0%), over = 263, worst = 5
PHY-1002 : len = 56096, over cnt = 109(0%), over = 146, worst = 3
PHY-1002 : len = 57120, over cnt = 44(0%), over = 61, worst = 3
PHY-1002 : len = 57712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.156395s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (30.0%)

PHY-1001 : Congestion index: top1 = 26.98, top5 = 19.90, top10 = 15.53, top15 = 11.95.
PHY-1001 : End incremental global routing;  0.235980s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (26.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5966, tnet num: 1337, tinst num: 610, tnode num: 7583, tedge num: 10315.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.105259s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.363603s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (21.5%)

OPT-1001 : Current memory(MB): used = 181, reserve = 147, peak = 181.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.003000s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1143/1339.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 57712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008525s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.98, top5 = 19.90, top10 = 15.53, top15 = 11.95.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002345s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.463962s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (16.8%)

RUN-1003 : finish command "place" in  3.804247s wall, 1.140625s user + 0.812500s system = 1.953125s CPU (51.3%)

RUN-1004 : used memory is 159 MB, reserved memory is 126 MB, peak memory is 182 MB
RUN-1002 : start command "export_db led_4s_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 288 mslices, 287 lslices, 3 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1339 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 684 nets have 2 pins
RUN-1001 : 541 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5966, tnet num: 1337, tinst num: 610, tnode num: 7583, tedge num: 10315.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 288 mslices, 287 lslices, 3 pads, 28 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1337 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 772 clock pins, and constraint 1617 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54280, over cnt = 165(0%), over = 252, worst = 4
PHY-1002 : len = 55160, over cnt = 97(0%), over = 129, worst = 3
PHY-1002 : len = 56112, over cnt = 35(0%), over = 53, worst = 3
PHY-1002 : len = 56568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.184962s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (33.8%)

PHY-1001 : Congestion index: top1 = 26.68, top5 = 19.64, top10 = 15.30, top15 = 11.74.
PHY-1001 : End global routing;  0.253946s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (36.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 213, reserve = 180, peak = 224.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_10m will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 476, reserve = 447, peak = 476.
PHY-1001 : End build detailed router design. 3.500318s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (48.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.205469s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (20.7%)

PHY-1001 : Current memory(MB): used = 508, reserve = 480, peak = 508.
PHY-1001 : End phase 1; 1.209935s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (20.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 256544, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 509, reserve = 481, peak = 509.
PHY-1001 : End initial routed; 3.386709s wall, 1.296875s user + 0.078125s system = 1.375000s CPU (40.6%)

PHY-1001 : Current memory(MB): used = 509, reserve = 481, peak = 509.
PHY-1001 : End phase 2; 3.388315s wall, 1.296875s user + 0.078125s system = 1.375000s CPU (40.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 256296, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.044611s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 256384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.023080s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (203.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : End commit to database; 0.181833s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (34.4%)

PHY-1001 : Current memory(MB): used = 523, reserve = 495, peak = 523.
PHY-1001 : End phase 3; 0.394676s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (27.7%)

PHY-1003 : Routed, final wirelength = 256384
PHY-1001 : Current memory(MB): used = 524, reserve = 496, peak = 524.
PHY-1001 : End export database. 0.009835s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  8.768530s wall, 3.312500s user + 0.156250s system = 3.468750s CPU (39.6%)

RUN-1003 : finish command "route" in  9.346581s wall, 3.531250s user + 0.171875s system = 3.703125s CPU (39.6%)

RUN-1004 : used memory is 456 MB, reserved memory is 428 MB, peak memory is 524 MB
RUN-1002 : start command "report_area -io_info -file led_4s_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4S20BG256***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      956   out of  19600    4.88%
#reg                      601   out of  19600    3.07%
#le                      1104
  #lut only               503   out of   1104   45.56%
  #reg only               148   out of   1104   13.41%
  #lut&reg                453   out of   1104   41.03%
#dsp                        0   out of     29    0.00%
#bram                      28   out of     64   43.75%
  #bram9k                  27
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    188    1.60%
  #ireg                     0
  #oreg                     1
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        clk_10m                GCLK               pll                u_PLL_150M/pll_inst.clkc1    129
#2        config_inst_syn_9      GCLK               config             config_inst.jtck             126
#3        sysclk_i_dup_1         GCLK               io                 sysclk_i_syn_2.di            95
#4        u_PLL_150M/clk0_buf    GCLK               pll                u_PLL_150M/pll_inst.clkc0    37
#5        clk_3m                 GeneralRouting     pll                u_PLL_150M/pll_inst.clkc2    0


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    cko        OUTPUT        F15        LVCMOS33           8           PULLUP      NONE    
    sdo        OUTPUT        D16        LVCMOS33           8           PULLUP      OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------+
|top                                 |fpga_ed4g              |1104   |775     |181     |602     |28      |0       |
|  u_PLL_150M                        |PLL_150M               |1      |1       |0       |0       |0       |0       |
|  u_ctrl_top                        |led_ctrl_top           |343    |297     |40      |108     |1       |0       |
|    u_LED_send                      |LED_send               |122    |108     |12      |49      |0       |0       |
|    u_cdc_sbit_handshake            |cdc_sbit_handshake     |7      |3       |0       |6       |0       |0       |
|    u_fifo_fsm                      |fifo_fsm               |104    |76      |28      |16      |0       |0       |
|    u_hasyncfifo_ahead12to12        |hasyncfifo_ahead12to12 |110    |110     |0       |37      |1       |0       |
|      u_hasyncfifo_12to12           |hasyncfifo_12to12      |2      |2       |0       |0       |1       |0       |
|  cw_top                            |CW_TOP_WRAPPER         |518    |302     |95      |340     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                |518    |302     |95      |340     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int            |221    |111     |0       |221     |0       |0       |
|        reg_inst                    |register               |218    |108     |0       |218     |0       |0       |
|        tap_inst                    |tap                    |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                |297    |191     |95      |119     |0       |0       |
|        bus_inst                    |bus_top                |95     |61      |34      |34      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                |40     |26      |14      |12      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                |14     |8       |6       |5       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                |38     |24      |14      |14      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl               |111    |82      |29      |53      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       681   
    #2          2       293   
    #3          3       209   
    #4          4        39   
    #5        5-10       46   
    #6        11-50      54   
    #7       51-100      3    
    #8       101-500     4    
  Average     3.19            

RUN-1002 : start command "export_db led_4s_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid led_4s_inst.bid"
PRG-1000 : <!-- HMAC is: 489d4debaadd24d1ecbf3d9e92da4bfde99d0429ae4f23d64cba83f689075432 -->
RUN-1002 : start command "bitgen -bit led_4s.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 610
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1339, pip num: 15492
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1462 valid insts, and 41729 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001001100111110010010
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file led_4s.bit.
RUN-1003 : finish command "bitgen -bit led_4s.bit" in  2.102503s wall, 9.421875s user + 0.218750s system = 9.640625s CPU (458.5%)

RUN-1004 : used memory is 458 MB, reserved memory is 438 MB, peak memory is 656 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240710_142408.log"
