#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55dff4fa8b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55dff4fb1b10 .scope module, "test_pwm" "test_pwm" 3 3;
 .timescale -9 -12;
P_0x55dff4faf810 .param/l "CLK_HZ" 0 3 5, +C4<00000000101101110001101100000000>;
P_0x55dff4faf850 .param/l "CLK_PERIOD_NS" 0 3 6, +C4<00000000000000000000000001010011>;
P_0x55dff4faf890 .param/l "CLK_TICKS" 0 3 8, +C4<0000000000000000000000000000000000000000000000000000000001111000>;
P_0x55dff4faf8d0 .param/l "PERIOD_US" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x55dff4faf910 .param/l "PWM_WIDTH" 0 3 9, +C4<00000000000000000000000000000100>;
v0x55dff4fe4b20_0 .var "clk", 0 0;
v0x55dff4fe4be0_0 .var "duty", 3 0;
v0x55dff4fe4ca0_0 .var "ena", 0 0;
v0x55dff4fe4d90_0 .net "pwm_out", 0 0, v0x55dff4fe46e0_0;  1 drivers
v0x55dff4fe4e30_0 .net "pwm_step", 0 0, v0x55dff4fd9570_0;  1 drivers
v0x55dff4fe4f70_0 .var "rst", 0 0;
v0x55dff4fe5060_0 .var "ticks", 6 0;
E_0x55dff4f86200 .event negedge, v0x55dff4fd9110_0;
S_0x55dff4fae420 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 41, 3 41 0, S_0x55dff4fb1b10;
 .timescale -9 -12;
v0x55dff4f836c0_0 .var/2s "i", 31 0;
E_0x55dff4f863d0 .event posedge, v0x55dff4fd9110_0;
S_0x55dff4fd1970 .scope module, "PULSE_GEN" "pulse_generator" 3 15, 4 5 0, S_0x55dff4fb1b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 7 "ticks";
    .port_info 4 /OUTPUT 1 "out";
P_0x55dff4fd1b70 .param/l "N" 0 4 7, +C4<00000000000000000000000000000111>;
v0x55dff4fd9110_0 .net "clk", 0 0, v0x55dff4fe4b20_0;  1 drivers
v0x55dff4fd91d0_0 .var "counter", 6 0;
v0x55dff4fd92e0_0 .var "counter_will_be", 6 0;
v0x55dff4fd93a0_0 .net "ena", 0 0, v0x55dff4fe4ca0_0;  1 drivers
v0x55dff4fd9460_0 .net "next_counter", 6 0, L_0x55dff4fe6510;  1 drivers
v0x55dff4fd9570_0 .var "out", 0 0;
v0x55dff4fd9610_0 .net "rst", 0 0, v0x55dff4fe4f70_0;  1 drivers
v0x55dff4fd96d0_0 .net "ticks", 6 0, v0x55dff4fe5060_0;  1 drivers
v0x55dff4fd9790_0 .net "ticks_reached", 0 0, v0x55dff4fd8f80_0;  1 drivers
v0x55dff4fd9860_0 .net "trash_can", 0 0, L_0x55dff4fe6a00;  1 drivers
E_0x55dff4f860a0 .event edge, v0x55dff4fd8f80_0, v0x55dff4fd93a0_0;
E_0x55dff4f56f70 .event edge, v0x55dff4fd8630_0, v0x55dff4fd8f80_0, v0x55dff4fd9610_0;
S_0x55dff4fd1d00 .scope module, "incrementer" "adder_n" 4 19, 5 4 0, S_0x55dff4fd1970;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 7 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x55dff4fd1f00 .param/l "N" 0 5 6, +C4<00000000000000000000000000000111>;
L_0x7f54e7c65060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55dff4fe5b90 .functor BUFZ 1, L_0x7f54e7c65060, C4<0>, C4<0>, C4<0>;
v0x55dff4fd80e0_0 .net *"_ivl_54", 0 0, L_0x55dff4fe5b90;  1 drivers
v0x55dff4fd81e0_0 .net "a", 6 0, v0x55dff4fd91d0_0;  1 drivers
L_0x7f54e7c65018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55dff4fd82c0_0 .net "b", 6 0, L_0x7f54e7c65018;  1 drivers
v0x55dff4fd8380_0 .net "c_in", 0 0, L_0x7f54e7c65060;  1 drivers
v0x55dff4fd8440_0 .net "c_out", 0 0, L_0x55dff4fe6a00;  alias, 1 drivers
v0x55dff4fd8550_0 .net "carries", 7 0, L_0x55dff4fe6790;  1 drivers
v0x55dff4fd8630_0 .net "sum", 6 0, L_0x55dff4fe6510;  alias, 1 drivers
L_0x55dff4fe5150 .part v0x55dff4fd91d0_0, 0, 1;
L_0x55dff4fe51f0 .part L_0x7f54e7c65018, 0, 1;
L_0x55dff4fe5290 .part L_0x55dff4fe6790, 0, 1;
L_0x55dff4fe5360 .part v0x55dff4fd91d0_0, 1, 1;
L_0x55dff4fe5460 .part L_0x7f54e7c65018, 1, 1;
L_0x55dff4fe5530 .part L_0x55dff4fe6790, 1, 1;
L_0x55dff4fe5660 .part v0x55dff4fd91d0_0, 2, 1;
L_0x55dff4fe5700 .part L_0x7f54e7c65018, 2, 1;
L_0x55dff4fe57f0 .part L_0x55dff4fe6790, 2, 1;
L_0x55dff4fe58c0 .part v0x55dff4fd91d0_0, 3, 1;
L_0x55dff4fe59f0 .part L_0x7f54e7c65018, 3, 1;
L_0x55dff4fe5ac0 .part L_0x55dff4fe6790, 3, 1;
L_0x55dff4fe5c00 .part v0x55dff4fd91d0_0, 4, 1;
L_0x55dff4fe5cd0 .part L_0x7f54e7c65018, 4, 1;
L_0x55dff4fe5e20 .part L_0x55dff4fe6790, 4, 1;
L_0x55dff4fe5ef0 .part v0x55dff4fd91d0_0, 5, 1;
L_0x55dff4fe6050 .part L_0x7f54e7c65018, 5, 1;
L_0x55dff4fe6120 .part L_0x55dff4fe6790, 5, 1;
L_0x55dff4fe6290 .part v0x55dff4fd91d0_0, 6, 1;
L_0x55dff4fe6360 .part L_0x7f54e7c65018, 6, 1;
L_0x55dff4fe61f0 .part L_0x55dff4fe6790, 6, 1;
LS_0x55dff4fe6510_0_0 .concat8 [ 1 1 1 1], v0x55dff4fd2ad0_0, v0x55dff4fd38b0_0, v0x55dff4fd46e0_0, v0x55dff4fd5500_0;
LS_0x55dff4fe6510_0_4 .concat8 [ 1 1 1 0], v0x55dff4fd6340_0, v0x55dff4fd7160_0, v0x55dff4fd7f80_0;
L_0x55dff4fe6510 .concat8 [ 4 3 0 0], LS_0x55dff4fe6510_0_0, LS_0x55dff4fe6510_0_4;
LS_0x55dff4fe6790_0_0 .concat8 [ 1 1 1 1], L_0x55dff4fe5b90, v0x55dff4fd2900_0, v0x55dff4fd36e0_0, v0x55dff4fd4510_0;
LS_0x55dff4fe6790_0_4 .concat8 [ 1 1 1 1], v0x55dff4fd5330_0, v0x55dff4fd6170_0, v0x55dff4fd6f90_0, v0x55dff4fd7db0_0;
L_0x55dff4fe6790 .concat8 [ 4 4 0 0], LS_0x55dff4fe6790_0_0, LS_0x55dff4fe6790_0_4;
L_0x55dff4fe6a00 .part L_0x55dff4fe6790, 7, 1;
S_0x55dff4fd2080 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 5 18, 5 18 0, S_0x55dff4fd1d00;
 .timescale -9 -12;
P_0x55dff4fd22a0 .param/l "i" 0 5 18, +C4<00>;
S_0x55dff4fd2380 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fd2080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fbc880_0 .net "a", 0 0, L_0x55dff4fe5150;  1 drivers
v0x55dff4fbdb20_0 .var "a_and_b", 0 0;
v0x55dff4fbb090_0 .net "b", 0 0, L_0x55dff4fe51f0;  1 drivers
v0x55dff4fa7460_0 .net "c_in", 0 0, L_0x55dff4fe5290;  1 drivers
v0x55dff4fd2900_0 .var "c_out", 0 0;
v0x55dff4fd2a10_0 .var "half_sum", 0 0;
v0x55dff4fd2ad0_0 .var "sum", 0 0;
E_0x55dff4fbd740 .event edge, v0x55dff4fbc880_0, v0x55dff4fbb090_0, v0x55dff4fa7460_0;
S_0x55dff4fd2650 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fd2380;
 .timescale -9 -12;
S_0x55dff4fd2c30 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 5 18, 5 18 0, S_0x55dff4fd1d00;
 .timescale -9 -12;
P_0x55dff4fd2e50 .param/l "i" 0 5 18, +C4<01>;
S_0x55dff4fd2f10 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fd2c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fd33b0_0 .net "a", 0 0, L_0x55dff4fe5360;  1 drivers
v0x55dff4fd3490_0 .var "a_and_b", 0 0;
v0x55dff4fd3550_0 .net "b", 0 0, L_0x55dff4fe5460;  1 drivers
v0x55dff4fd3620_0 .net "c_in", 0 0, L_0x55dff4fe5530;  1 drivers
v0x55dff4fd36e0_0 .var "c_out", 0 0;
v0x55dff4fd37f0_0 .var "half_sum", 0 0;
v0x55dff4fd38b0_0 .var "sum", 0 0;
E_0x55dff4fbd920 .event edge, v0x55dff4fd33b0_0, v0x55dff4fd3550_0, v0x55dff4fd3620_0;
S_0x55dff4fd31b0 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fd2f10;
 .timescale -9 -12;
S_0x55dff4fd3a10 .scope generate, "ripple_carry[2]" "ripple_carry[2]" 5 18, 5 18 0, S_0x55dff4fd1d00;
 .timescale -9 -12;
P_0x55dff4fd3c10 .param/l "i" 0 5 18, +C4<010>;
S_0x55dff4fd3cd0 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fd3a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fd41e0_0 .net "a", 0 0, L_0x55dff4fe5660;  1 drivers
v0x55dff4fd42c0_0 .var "a_and_b", 0 0;
v0x55dff4fd4380_0 .net "b", 0 0, L_0x55dff4fe5700;  1 drivers
v0x55dff4fd4450_0 .net "c_in", 0 0, L_0x55dff4fe57f0;  1 drivers
v0x55dff4fd4510_0 .var "c_out", 0 0;
v0x55dff4fd4620_0 .var "half_sum", 0 0;
v0x55dff4fd46e0_0 .var "sum", 0 0;
E_0x55dff4fd3f60 .event edge, v0x55dff4fd41e0_0, v0x55dff4fd4380_0, v0x55dff4fd4450_0;
S_0x55dff4fd3fe0 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fd3cd0;
 .timescale -9 -12;
S_0x55dff4fd4840 .scope generate, "ripple_carry[3]" "ripple_carry[3]" 5 18, 5 18 0, S_0x55dff4fd1d00;
 .timescale -9 -12;
P_0x55dff4fd4a40 .param/l "i" 0 5 18, +C4<011>;
S_0x55dff4fd4b20 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fd4840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fd5000_0 .net "a", 0 0, L_0x55dff4fe58c0;  1 drivers
v0x55dff4fd50e0_0 .var "a_and_b", 0 0;
v0x55dff4fd51a0_0 .net "b", 0 0, L_0x55dff4fe59f0;  1 drivers
v0x55dff4fd5270_0 .net "c_in", 0 0, L_0x55dff4fe5ac0;  1 drivers
v0x55dff4fd5330_0 .var "c_out", 0 0;
v0x55dff4fd5440_0 .var "half_sum", 0 0;
v0x55dff4fd5500_0 .var "sum", 0 0;
E_0x55dff4fd4d80 .event edge, v0x55dff4fd5000_0, v0x55dff4fd51a0_0, v0x55dff4fd5270_0;
S_0x55dff4fd4e00 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fd4b20;
 .timescale -9 -12;
S_0x55dff4fd5660 .scope generate, "ripple_carry[4]" "ripple_carry[4]" 5 18, 5 18 0, S_0x55dff4fd1d00;
 .timescale -9 -12;
P_0x55dff4fd58b0 .param/l "i" 0 5 18, +C4<0100>;
S_0x55dff4fd5990 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fd5660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fd5e70_0 .net "a", 0 0, L_0x55dff4fe5c00;  1 drivers
v0x55dff4fd5f50_0 .var "a_and_b", 0 0;
v0x55dff4fd6010_0 .net "b", 0 0, L_0x55dff4fe5cd0;  1 drivers
v0x55dff4fd60b0_0 .net "c_in", 0 0, L_0x55dff4fe5e20;  1 drivers
v0x55dff4fd6170_0 .var "c_out", 0 0;
v0x55dff4fd6280_0 .var "half_sum", 0 0;
v0x55dff4fd6340_0 .var "sum", 0 0;
E_0x55dff4fd5bf0 .event edge, v0x55dff4fd5e70_0, v0x55dff4fd6010_0, v0x55dff4fd60b0_0;
S_0x55dff4fd5c70 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fd5990;
 .timescale -9 -12;
S_0x55dff4fd64a0 .scope generate, "ripple_carry[5]" "ripple_carry[5]" 5 18, 5 18 0, S_0x55dff4fd1d00;
 .timescale -9 -12;
P_0x55dff4fd66a0 .param/l "i" 0 5 18, +C4<0101>;
S_0x55dff4fd6780 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fd64a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fd6c60_0 .net "a", 0 0, L_0x55dff4fe5ef0;  1 drivers
v0x55dff4fd6d40_0 .var "a_and_b", 0 0;
v0x55dff4fd6e00_0 .net "b", 0 0, L_0x55dff4fe6050;  1 drivers
v0x55dff4fd6ed0_0 .net "c_in", 0 0, L_0x55dff4fe6120;  1 drivers
v0x55dff4fd6f90_0 .var "c_out", 0 0;
v0x55dff4fd70a0_0 .var "half_sum", 0 0;
v0x55dff4fd7160_0 .var "sum", 0 0;
E_0x55dff4fd69e0 .event edge, v0x55dff4fd6c60_0, v0x55dff4fd6e00_0, v0x55dff4fd6ed0_0;
S_0x55dff4fd6a60 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fd6780;
 .timescale -9 -12;
S_0x55dff4fd72c0 .scope generate, "ripple_carry[6]" "ripple_carry[6]" 5 18, 5 18 0, S_0x55dff4fd1d00;
 .timescale -9 -12;
P_0x55dff4fd74c0 .param/l "i" 0 5 18, +C4<0110>;
S_0x55dff4fd75a0 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fd72c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fd7a80_0 .net "a", 0 0, L_0x55dff4fe6290;  1 drivers
v0x55dff4fd7b60_0 .var "a_and_b", 0 0;
v0x55dff4fd7c20_0 .net "b", 0 0, L_0x55dff4fe6360;  1 drivers
v0x55dff4fd7cf0_0 .net "c_in", 0 0, L_0x55dff4fe61f0;  1 drivers
v0x55dff4fd7db0_0 .var "c_out", 0 0;
v0x55dff4fd7ec0_0 .var "half_sum", 0 0;
v0x55dff4fd7f80_0 .var "sum", 0 0;
E_0x55dff4fd7800 .event edge, v0x55dff4fd7a80_0, v0x55dff4fd7c20_0, v0x55dff4fd7cf0_0;
S_0x55dff4fd7880 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fd75a0;
 .timescale -9 -12;
S_0x55dff4fd87b0 .scope module, "tick_threshold" "comparator_eq" 4 20, 7 1 0, S_0x55dff4fd1970;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 1 "out";
P_0x55dff4fd89b0 .param/l "N" 0 7 2, +C4<00000000000000000000000000000111>;
v0x55dff4fd8be0_0 .net/s "a", 6 0, v0x55dff4fe5060_0;  alias, 1 drivers
v0x55dff4fd8ce0_0 .net/s "b", 6 0, v0x55dff4fd91d0_0;  alias, 1 drivers
v0x55dff4fd8dd0_0 .var/s "bitwise_xnor", 6 0;
v0x55dff4fd8ea0_0 .var/s "bitwise_xor", 6 0;
v0x55dff4fd8f80_0 .var "out", 0 0;
E_0x55dff4fd8aa0 .event edge, v0x55dff4fd8dd0_0;
E_0x55dff4fd8b20 .event edge, v0x55dff4fd8ea0_0;
E_0x55dff4fd8b80 .event edge, v0x55dff4fd8be0_0, v0x55dff4fd81e0_0;
S_0x55dff4fd99a0 .scope module, "PWM" "pwm" 3 21, 8 5 0, S_0x55dff4fb1b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 4 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x55dff4fd9b30 .param/l "N" 0 8 7, +C4<00000000000000000000000000000100>;
P_0x55dff4fd9b70 .param/l "N_MINUS_1" 0 8 8, +C4<000000000000000000000000000000011>;
P_0x55dff4fd9bb0 .param/l "N_MINUS_2" 0 8 9, +C4<000000000000000000000000000000010>;
v0x55dff4fe3fc0_0 .net "clk", 0 0, v0x55dff4fe4b20_0;  alias, 1 drivers
v0x55dff4fe4060_0 .var "counter", 3 0;
v0x55dff4fe4100_0 .net "counter_overflow", 0 0, L_0x55dff4fe7ae0;  1 drivers
v0x55dff4fe4200_0 .var "counter_will_be", 3 0;
v0x55dff4fe42a0_0 .net "duty", 3 0, v0x55dff4fe4be0_0;  1 drivers
v0x55dff4fe4400_0 .net "ena", 0 0, v0x55dff4fe4ca0_0;  alias, 1 drivers
v0x55dff4fe44a0_0 .net "equal_to_duty", 0 0, v0x55dff4fdf280_0;  1 drivers
v0x55dff4fe4540_0 .net "less_than_duty", 0 0, v0x55dff4fde980_0;  1 drivers
v0x55dff4fe4610_0 .net "next_counter", 3 0, L_0x55dff4fe7770;  1 drivers
v0x55dff4fe46e0_0 .var "out", 0 0;
v0x55dff4fe4780_0 .net "rst", 0 0, v0x55dff4fe4f70_0;  alias, 1 drivers
v0x55dff4fe4850_0 .net "step", 0 0, v0x55dff4fd9570_0;  alias, 1 drivers
v0x55dff4fe4920_0 .var "ticks", 3 0;
v0x55dff4fe49f0_0 .net "ticks_reached", 0 0, v0x55dff4fe3e80_0;  1 drivers
E_0x55dff4fd9e60 .event edge, v0x55dff4fde980_0, v0x55dff4fd93a0_0;
E_0x55dff4fd9ec0 .event edge, v0x55dff4fe3540_0, v0x55dff4fe3e80_0, v0x55dff4fd9610_0;
S_0x55dff4fd9f20 .scope module, "duty_control" "comparator_lt_unsigned" 8 49, 9 3 0, S_0x55dff4fd99a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "out";
P_0x55dff4fda120 .param/l "N" 0 9 4, +C4<00000000000000000000000000000100>;
L_0x55dff4fbc720 .functor NOT 4, v0x55dff4fe4be0_0, C4<0000>, C4<0000>, C4<0000>;
v0x55dff4fde610_0 .net/s "a", 3 0, v0x55dff4fe4060_0;  1 drivers
v0x55dff4fde6f0_0 .net/s "b", 3 0, v0x55dff4fe4be0_0;  alias, 1 drivers
v0x55dff4fde7b0_0 .net "carry_out", 0 0, L_0x55dff4fe8ad0;  1 drivers
v0x55dff4fde8b0_0 .net/s "diff", 3 0, L_0x55dff4fe8760;  1 drivers
v0x55dff4fde980_0 .var "out", 0 0;
E_0x55dff4fda260 .event edge, v0x55dff4fde2a0_0;
S_0x55dff4fda2e0 .scope module, "subtractor_from_2N" "adder_n" 9 13, 5 4 0, S_0x55dff4fd9f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x55dff4fda4e0 .param/l "N" 0 5 6, +C4<00000000000000000000000000000100>;
L_0x7f54e7c65138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55dff4fe86f0 .functor BUFZ 1, L_0x7f54e7c65138, C4<0>, C4<0>, C4<0>;
v0x55dff4fddf40_0 .net *"_ivl_33", 0 0, L_0x55dff4fe86f0;  1 drivers
v0x55dff4fde040_0 .net "a", 3 0, v0x55dff4fe4060_0;  alias, 1 drivers
v0x55dff4fde120_0 .net "b", 3 0, L_0x55dff4fbc720;  1 drivers
v0x55dff4fde1e0_0 .net "c_in", 0 0, L_0x7f54e7c65138;  1 drivers
v0x55dff4fde2a0_0 .net "c_out", 0 0, L_0x55dff4fe8ad0;  alias, 1 drivers
v0x55dff4fde3b0_0 .net "carries", 4 0, L_0x55dff4fe88c0;  1 drivers
v0x55dff4fde490_0 .net "sum", 3 0, L_0x55dff4fe8760;  alias, 1 drivers
L_0x55dff4fe7bd0 .part v0x55dff4fe4060_0, 0, 1;
L_0x55dff4fe7c70 .part L_0x55dff4fbc720, 0, 1;
L_0x55dff4fe7d70 .part L_0x55dff4fe88c0, 0, 1;
L_0x55dff4fe7e70 .part v0x55dff4fe4060_0, 1, 1;
L_0x55dff4fe7f70 .part L_0x55dff4fbc720, 1, 1;
L_0x55dff4fe8090 .part L_0x55dff4fe88c0, 1, 1;
L_0x55dff4fe81c0 .part v0x55dff4fe4060_0, 2, 1;
L_0x55dff4fe8260 .part L_0x55dff4fbc720, 2, 1;
L_0x55dff4fe8350 .part L_0x55dff4fe88c0, 2, 1;
L_0x55dff4fe8420 .part v0x55dff4fe4060_0, 3, 1;
L_0x55dff4fe8550 .part L_0x55dff4fbc720, 3, 1;
L_0x55dff4fe8620 .part L_0x55dff4fe88c0, 3, 1;
L_0x55dff4fe8760 .concat8 [ 1 1 1 1], v0x55dff4fdb370_0, v0x55dff4fdc190_0, v0x55dff4fdcfc0_0, v0x55dff4fddde0_0;
LS_0x55dff4fe88c0_0_0 .concat8 [ 1 1 1 1], L_0x55dff4fe86f0, v0x55dff4fdb1a0_0, v0x55dff4fdbfc0_0, v0x55dff4fdcdf0_0;
LS_0x55dff4fe88c0_0_4 .concat8 [ 1 0 0 0], v0x55dff4fddc10_0;
L_0x55dff4fe88c0 .concat8 [ 4 1 0 0], LS_0x55dff4fe88c0_0_0, LS_0x55dff4fe88c0_0_4;
L_0x55dff4fe8ad0 .part L_0x55dff4fe88c0, 4, 1;
S_0x55dff4fda660 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 5 18, 5 18 0, S_0x55dff4fda2e0;
 .timescale -9 -12;
P_0x55dff4fda880 .param/l "i" 0 5 18, +C4<00>;
S_0x55dff4fda960 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fda660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fdae70_0 .net "a", 0 0, L_0x55dff4fe7bd0;  1 drivers
v0x55dff4fdaf50_0 .var "a_and_b", 0 0;
v0x55dff4fdb010_0 .net "b", 0 0, L_0x55dff4fe7c70;  1 drivers
v0x55dff4fdb0e0_0 .net "c_in", 0 0, L_0x55dff4fe7d70;  1 drivers
v0x55dff4fdb1a0_0 .var "c_out", 0 0;
v0x55dff4fdb2b0_0 .var "half_sum", 0 0;
v0x55dff4fdb370_0 .var "sum", 0 0;
E_0x55dff4fdabf0 .event edge, v0x55dff4fdae70_0, v0x55dff4fdb010_0, v0x55dff4fdb0e0_0;
S_0x55dff4fdac70 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fda960;
 .timescale -9 -12;
S_0x55dff4fdb4d0 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 5 18, 5 18 0, S_0x55dff4fda2e0;
 .timescale -9 -12;
P_0x55dff4fdb6f0 .param/l "i" 0 5 18, +C4<01>;
S_0x55dff4fdb7b0 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fdb4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fdbc90_0 .net "a", 0 0, L_0x55dff4fe7e70;  1 drivers
v0x55dff4fdbd70_0 .var "a_and_b", 0 0;
v0x55dff4fdbe30_0 .net "b", 0 0, L_0x55dff4fe7f70;  1 drivers
v0x55dff4fdbf00_0 .net "c_in", 0 0, L_0x55dff4fe8090;  1 drivers
v0x55dff4fdbfc0_0 .var "c_out", 0 0;
v0x55dff4fdc0d0_0 .var "half_sum", 0 0;
v0x55dff4fdc190_0 .var "sum", 0 0;
E_0x55dff4fdba10 .event edge, v0x55dff4fdbc90_0, v0x55dff4fdbe30_0, v0x55dff4fdbf00_0;
S_0x55dff4fdba90 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fdb7b0;
 .timescale -9 -12;
S_0x55dff4fdc2f0 .scope generate, "ripple_carry[2]" "ripple_carry[2]" 5 18, 5 18 0, S_0x55dff4fda2e0;
 .timescale -9 -12;
P_0x55dff4fdc4f0 .param/l "i" 0 5 18, +C4<010>;
S_0x55dff4fdc5b0 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fdc2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fdcac0_0 .net "a", 0 0, L_0x55dff4fe81c0;  1 drivers
v0x55dff4fdcba0_0 .var "a_and_b", 0 0;
v0x55dff4fdcc60_0 .net "b", 0 0, L_0x55dff4fe8260;  1 drivers
v0x55dff4fdcd30_0 .net "c_in", 0 0, L_0x55dff4fe8350;  1 drivers
v0x55dff4fdcdf0_0 .var "c_out", 0 0;
v0x55dff4fdcf00_0 .var "half_sum", 0 0;
v0x55dff4fdcfc0_0 .var "sum", 0 0;
E_0x55dff4fdc840 .event edge, v0x55dff4fdcac0_0, v0x55dff4fdcc60_0, v0x55dff4fdcd30_0;
S_0x55dff4fdc8c0 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fdc5b0;
 .timescale -9 -12;
S_0x55dff4fdd120 .scope generate, "ripple_carry[3]" "ripple_carry[3]" 5 18, 5 18 0, S_0x55dff4fda2e0;
 .timescale -9 -12;
P_0x55dff4fdd320 .param/l "i" 0 5 18, +C4<011>;
S_0x55dff4fdd400 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fdd120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fdd8e0_0 .net "a", 0 0, L_0x55dff4fe8420;  1 drivers
v0x55dff4fdd9c0_0 .var "a_and_b", 0 0;
v0x55dff4fdda80_0 .net "b", 0 0, L_0x55dff4fe8550;  1 drivers
v0x55dff4fddb50_0 .net "c_in", 0 0, L_0x55dff4fe8620;  1 drivers
v0x55dff4fddc10_0 .var "c_out", 0 0;
v0x55dff4fddd20_0 .var "half_sum", 0 0;
v0x55dff4fddde0_0 .var "sum", 0 0;
E_0x55dff4fdd660 .event edge, v0x55dff4fdd8e0_0, v0x55dff4fdda80_0, v0x55dff4fddb50_0;
S_0x55dff4fdd6e0 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fdd400;
 .timescale -9 -12;
S_0x55dff4fdead0 .scope module, "duty_equality" "comparator_eq" 8 50, 7 1 0, S_0x55dff4fd99a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "out";
P_0x55dff4fdecb0 .param/l "N" 0 7 2, +C4<00000000000000000000000000000100>;
v0x55dff4fdeee0_0 .net/s "a", 3 0, v0x55dff4fe4060_0;  alias, 1 drivers
v0x55dff4fdf010_0 .net/s "b", 3 0, v0x55dff4fe4be0_0;  alias, 1 drivers
v0x55dff4fdf0d0_0 .var/s "bitwise_xnor", 3 0;
v0x55dff4fdf1a0_0 .var/s "bitwise_xor", 3 0;
v0x55dff4fdf280_0 .var "out", 0 0;
E_0x55dff4fdeda0 .event edge, v0x55dff4fdf0d0_0;
E_0x55dff4fdee20 .event edge, v0x55dff4fdf1a0_0;
E_0x55dff4fdee80 .event edge, v0x55dff4fde040_0, v0x55dff4fde6f0_0;
S_0x55dff4fdf410 .scope module, "incrementer" "adder_n" 8 38, 5 4 0, S_0x55dff4fd99a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x55dff4fdf5f0 .param/l "N" 0 5 6, +C4<00000000000000000000000000000100>;
L_0x7f54e7c650f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55dff4fe7700 .functor BUFZ 1, L_0x7f54e7c650f0, C4<0>, C4<0>, C4<0>;
v0x55dff4fe3010_0 .net *"_ivl_33", 0 0, L_0x55dff4fe7700;  1 drivers
v0x55dff4fe3110_0 .net "a", 3 0, v0x55dff4fe4060_0;  alias, 1 drivers
L_0x7f54e7c650a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55dff4fe31d0_0 .net "b", 3 0, L_0x7f54e7c650a8;  1 drivers
v0x55dff4fe3290_0 .net "c_in", 0 0, L_0x7f54e7c650f0;  1 drivers
v0x55dff4fe3350_0 .net "c_out", 0 0, L_0x55dff4fe7ae0;  alias, 1 drivers
v0x55dff4fe3460_0 .net "carries", 4 0, L_0x55dff4fe78d0;  1 drivers
v0x55dff4fe3540_0 .net "sum", 3 0, L_0x55dff4fe7770;  alias, 1 drivers
L_0x55dff4fe6c10 .part v0x55dff4fe4060_0, 0, 1;
L_0x55dff4fe6cb0 .part L_0x7f54e7c650a8, 0, 1;
L_0x55dff4fe6d80 .part L_0x55dff4fe78d0, 0, 1;
L_0x55dff4fe6e80 .part v0x55dff4fe4060_0, 1, 1;
L_0x55dff4fe6f80 .part L_0x7f54e7c650a8, 1, 1;
L_0x55dff4fe70a0 .part L_0x55dff4fe78d0, 1, 1;
L_0x55dff4fe71d0 .part v0x55dff4fe4060_0, 2, 1;
L_0x55dff4fe7270 .part L_0x7f54e7c650a8, 2, 1;
L_0x55dff4fe7360 .part L_0x55dff4fe78d0, 2, 1;
L_0x55dff4fe7430 .part v0x55dff4fe4060_0, 3, 1;
L_0x55dff4fe7560 .part L_0x7f54e7c650a8, 3, 1;
L_0x55dff4fe7630 .part L_0x55dff4fe78d0, 3, 1;
L_0x55dff4fe7770 .concat8 [ 1 1 1 1], v0x55dff4fe0440_0, v0x55dff4fe1260_0, v0x55dff4fe2090_0, v0x55dff4fe2eb0_0;
LS_0x55dff4fe78d0_0_0 .concat8 [ 1 1 1 1], L_0x55dff4fe7700, v0x55dff4fe0270_0, v0x55dff4fe1090_0, v0x55dff4fe1ec0_0;
LS_0x55dff4fe78d0_0_4 .concat8 [ 1 0 0 0], v0x55dff4fe2ce0_0;
L_0x55dff4fe78d0 .concat8 [ 4 1 0 0], LS_0x55dff4fe78d0_0_0, LS_0x55dff4fe78d0_0_4;
L_0x55dff4fe7ae0 .part L_0x55dff4fe78d0, 4, 1;
S_0x55dff4fdf770 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 5 18, 5 18 0, S_0x55dff4fdf410;
 .timescale -9 -12;
P_0x55dff4fdf950 .param/l "i" 0 5 18, +C4<00>;
S_0x55dff4fdfa30 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fdf770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fdff40_0 .net "a", 0 0, L_0x55dff4fe6c10;  1 drivers
v0x55dff4fe0020_0 .var "a_and_b", 0 0;
v0x55dff4fe00e0_0 .net "b", 0 0, L_0x55dff4fe6cb0;  1 drivers
v0x55dff4fe01b0_0 .net "c_in", 0 0, L_0x55dff4fe6d80;  1 drivers
v0x55dff4fe0270_0 .var "c_out", 0 0;
v0x55dff4fe0380_0 .var "half_sum", 0 0;
v0x55dff4fe0440_0 .var "sum", 0 0;
E_0x55dff4fdfcc0 .event edge, v0x55dff4fdff40_0, v0x55dff4fe00e0_0, v0x55dff4fe01b0_0;
S_0x55dff4fdfd40 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fdfa30;
 .timescale -9 -12;
S_0x55dff4fe05a0 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 5 18, 5 18 0, S_0x55dff4fdf410;
 .timescale -9 -12;
P_0x55dff4fe07c0 .param/l "i" 0 5 18, +C4<01>;
S_0x55dff4fe0880 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fe05a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fe0d60_0 .net "a", 0 0, L_0x55dff4fe6e80;  1 drivers
v0x55dff4fe0e40_0 .var "a_and_b", 0 0;
v0x55dff4fe0f00_0 .net "b", 0 0, L_0x55dff4fe6f80;  1 drivers
v0x55dff4fe0fd0_0 .net "c_in", 0 0, L_0x55dff4fe70a0;  1 drivers
v0x55dff4fe1090_0 .var "c_out", 0 0;
v0x55dff4fe11a0_0 .var "half_sum", 0 0;
v0x55dff4fe1260_0 .var "sum", 0 0;
E_0x55dff4fe0ae0 .event edge, v0x55dff4fe0d60_0, v0x55dff4fe0f00_0, v0x55dff4fe0fd0_0;
S_0x55dff4fe0b60 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fe0880;
 .timescale -9 -12;
S_0x55dff4fe13c0 .scope generate, "ripple_carry[2]" "ripple_carry[2]" 5 18, 5 18 0, S_0x55dff4fdf410;
 .timescale -9 -12;
P_0x55dff4fe15c0 .param/l "i" 0 5 18, +C4<010>;
S_0x55dff4fe1680 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fe13c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fe1b90_0 .net "a", 0 0, L_0x55dff4fe71d0;  1 drivers
v0x55dff4fe1c70_0 .var "a_and_b", 0 0;
v0x55dff4fe1d30_0 .net "b", 0 0, L_0x55dff4fe7270;  1 drivers
v0x55dff4fe1e00_0 .net "c_in", 0 0, L_0x55dff4fe7360;  1 drivers
v0x55dff4fe1ec0_0 .var "c_out", 0 0;
v0x55dff4fe1fd0_0 .var "half_sum", 0 0;
v0x55dff4fe2090_0 .var "sum", 0 0;
E_0x55dff4fe1910 .event edge, v0x55dff4fe1b90_0, v0x55dff4fe1d30_0, v0x55dff4fe1e00_0;
S_0x55dff4fe1990 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fe1680;
 .timescale -9 -12;
S_0x55dff4fe21f0 .scope generate, "ripple_carry[3]" "ripple_carry[3]" 5 18, 5 18 0, S_0x55dff4fdf410;
 .timescale -9 -12;
P_0x55dff4fe23f0 .param/l "i" 0 5 18, +C4<011>;
S_0x55dff4fe24d0 .scope module, "ADDER" "adder_1" 5 19, 6 6 0, S_0x55dff4fe21f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x55dff4fe29b0_0 .net "a", 0 0, L_0x55dff4fe7430;  1 drivers
v0x55dff4fe2a90_0 .var "a_and_b", 0 0;
v0x55dff4fe2b50_0 .net "b", 0 0, L_0x55dff4fe7560;  1 drivers
v0x55dff4fe2c20_0 .net "c_in", 0 0, L_0x55dff4fe7630;  1 drivers
v0x55dff4fe2ce0_0 .var "c_out", 0 0;
v0x55dff4fe2df0_0 .var "half_sum", 0 0;
v0x55dff4fe2eb0_0 .var "sum", 0 0;
E_0x55dff4fe2730 .event edge, v0x55dff4fe29b0_0, v0x55dff4fe2b50_0, v0x55dff4fe2c20_0;
S_0x55dff4fe27b0 .scope begin, "adder_gates" "adder_gates" 6 14, 6 14 0, S_0x55dff4fe24d0;
 .timescale -9 -12;
S_0x55dff4fe36c0 .scope module, "tick_threshold" "comparator_eq" 8 39, 7 1 0, S_0x55dff4fd99a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "out";
P_0x55dff4fe38a0 .param/l "N" 0 7 2, +C4<00000000000000000000000000000100>;
v0x55dff4fe3af0_0 .net/s "a", 3 0, v0x55dff4fe4920_0;  1 drivers
v0x55dff4fe3bf0_0 .net/s "b", 3 0, v0x55dff4fe4060_0;  alias, 1 drivers
v0x55dff4fe3cb0_0 .var/s "bitwise_xnor", 3 0;
v0x55dff4fe3da0_0 .var/s "bitwise_xor", 3 0;
v0x55dff4fe3e80_0 .var "out", 0 0;
E_0x55dff4fe39b0 .event edge, v0x55dff4fe3cb0_0;
E_0x55dff4fe3a30 .event edge, v0x55dff4fe3da0_0;
E_0x55dff4fe3a90 .event edge, v0x55dff4fe3af0_0, v0x55dff4fde040_0;
    .scope S_0x55dff4fd2380;
T_0 ;
Ewait_0 .event/or E_0x55dff4fbd740, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x55dff4fd2650;
    %jmp t_0;
    .scope S_0x55dff4fd2650;
t_1 ;
    %load/vec4 v0x55dff4fbc880_0;
    %load/vec4 v0x55dff4fbb090_0;
    %and;
    %store/vec4 v0x55dff4fbdb20_0, 0, 1;
    %load/vec4 v0x55dff4fbc880_0;
    %load/vec4 v0x55dff4fbb090_0;
    %xor;
    %store/vec4 v0x55dff4fd2a10_0, 0, 1;
    %load/vec4 v0x55dff4fbdb20_0;
    %load/vec4 v0x55dff4fd2a10_0;
    %load/vec4 v0x55dff4fa7460_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fd2900_0, 0, 1;
    %load/vec4 v0x55dff4fd2a10_0;
    %load/vec4 v0x55dff4fa7460_0;
    %xor;
    %store/vec4 v0x55dff4fd2ad0_0, 0, 1;
    %end;
    .scope S_0x55dff4fd2380;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55dff4fd2f10;
T_1 ;
Ewait_1 .event/or E_0x55dff4fbd920, E_0x0;
    %wait Ewait_1;
    %fork t_3, S_0x55dff4fd31b0;
    %jmp t_2;
    .scope S_0x55dff4fd31b0;
t_3 ;
    %load/vec4 v0x55dff4fd33b0_0;
    %load/vec4 v0x55dff4fd3550_0;
    %and;
    %store/vec4 v0x55dff4fd3490_0, 0, 1;
    %load/vec4 v0x55dff4fd33b0_0;
    %load/vec4 v0x55dff4fd3550_0;
    %xor;
    %store/vec4 v0x55dff4fd37f0_0, 0, 1;
    %load/vec4 v0x55dff4fd3490_0;
    %load/vec4 v0x55dff4fd37f0_0;
    %load/vec4 v0x55dff4fd3620_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fd36e0_0, 0, 1;
    %load/vec4 v0x55dff4fd37f0_0;
    %load/vec4 v0x55dff4fd3620_0;
    %xor;
    %store/vec4 v0x55dff4fd38b0_0, 0, 1;
    %end;
    .scope S_0x55dff4fd2f10;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55dff4fd3cd0;
T_2 ;
Ewait_2 .event/or E_0x55dff4fd3f60, E_0x0;
    %wait Ewait_2;
    %fork t_5, S_0x55dff4fd3fe0;
    %jmp t_4;
    .scope S_0x55dff4fd3fe0;
t_5 ;
    %load/vec4 v0x55dff4fd41e0_0;
    %load/vec4 v0x55dff4fd4380_0;
    %and;
    %store/vec4 v0x55dff4fd42c0_0, 0, 1;
    %load/vec4 v0x55dff4fd41e0_0;
    %load/vec4 v0x55dff4fd4380_0;
    %xor;
    %store/vec4 v0x55dff4fd4620_0, 0, 1;
    %load/vec4 v0x55dff4fd42c0_0;
    %load/vec4 v0x55dff4fd4620_0;
    %load/vec4 v0x55dff4fd4450_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fd4510_0, 0, 1;
    %load/vec4 v0x55dff4fd4620_0;
    %load/vec4 v0x55dff4fd4450_0;
    %xor;
    %store/vec4 v0x55dff4fd46e0_0, 0, 1;
    %end;
    .scope S_0x55dff4fd3cd0;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dff4fd4b20;
T_3 ;
Ewait_3 .event/or E_0x55dff4fd4d80, E_0x0;
    %wait Ewait_3;
    %fork t_7, S_0x55dff4fd4e00;
    %jmp t_6;
    .scope S_0x55dff4fd4e00;
t_7 ;
    %load/vec4 v0x55dff4fd5000_0;
    %load/vec4 v0x55dff4fd51a0_0;
    %and;
    %store/vec4 v0x55dff4fd50e0_0, 0, 1;
    %load/vec4 v0x55dff4fd5000_0;
    %load/vec4 v0x55dff4fd51a0_0;
    %xor;
    %store/vec4 v0x55dff4fd5440_0, 0, 1;
    %load/vec4 v0x55dff4fd50e0_0;
    %load/vec4 v0x55dff4fd5440_0;
    %load/vec4 v0x55dff4fd5270_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fd5330_0, 0, 1;
    %load/vec4 v0x55dff4fd5440_0;
    %load/vec4 v0x55dff4fd5270_0;
    %xor;
    %store/vec4 v0x55dff4fd5500_0, 0, 1;
    %end;
    .scope S_0x55dff4fd4b20;
t_6 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55dff4fd5990;
T_4 ;
Ewait_4 .event/or E_0x55dff4fd5bf0, E_0x0;
    %wait Ewait_4;
    %fork t_9, S_0x55dff4fd5c70;
    %jmp t_8;
    .scope S_0x55dff4fd5c70;
t_9 ;
    %load/vec4 v0x55dff4fd5e70_0;
    %load/vec4 v0x55dff4fd6010_0;
    %and;
    %store/vec4 v0x55dff4fd5f50_0, 0, 1;
    %load/vec4 v0x55dff4fd5e70_0;
    %load/vec4 v0x55dff4fd6010_0;
    %xor;
    %store/vec4 v0x55dff4fd6280_0, 0, 1;
    %load/vec4 v0x55dff4fd5f50_0;
    %load/vec4 v0x55dff4fd6280_0;
    %load/vec4 v0x55dff4fd60b0_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fd6170_0, 0, 1;
    %load/vec4 v0x55dff4fd6280_0;
    %load/vec4 v0x55dff4fd60b0_0;
    %xor;
    %store/vec4 v0x55dff4fd6340_0, 0, 1;
    %end;
    .scope S_0x55dff4fd5990;
t_8 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55dff4fd6780;
T_5 ;
Ewait_5 .event/or E_0x55dff4fd69e0, E_0x0;
    %wait Ewait_5;
    %fork t_11, S_0x55dff4fd6a60;
    %jmp t_10;
    .scope S_0x55dff4fd6a60;
t_11 ;
    %load/vec4 v0x55dff4fd6c60_0;
    %load/vec4 v0x55dff4fd6e00_0;
    %and;
    %store/vec4 v0x55dff4fd6d40_0, 0, 1;
    %load/vec4 v0x55dff4fd6c60_0;
    %load/vec4 v0x55dff4fd6e00_0;
    %xor;
    %store/vec4 v0x55dff4fd70a0_0, 0, 1;
    %load/vec4 v0x55dff4fd6d40_0;
    %load/vec4 v0x55dff4fd70a0_0;
    %load/vec4 v0x55dff4fd6ed0_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fd6f90_0, 0, 1;
    %load/vec4 v0x55dff4fd70a0_0;
    %load/vec4 v0x55dff4fd6ed0_0;
    %xor;
    %store/vec4 v0x55dff4fd7160_0, 0, 1;
    %end;
    .scope S_0x55dff4fd6780;
t_10 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55dff4fd75a0;
T_6 ;
Ewait_6 .event/or E_0x55dff4fd7800, E_0x0;
    %wait Ewait_6;
    %fork t_13, S_0x55dff4fd7880;
    %jmp t_12;
    .scope S_0x55dff4fd7880;
t_13 ;
    %load/vec4 v0x55dff4fd7a80_0;
    %load/vec4 v0x55dff4fd7c20_0;
    %and;
    %store/vec4 v0x55dff4fd7b60_0, 0, 1;
    %load/vec4 v0x55dff4fd7a80_0;
    %load/vec4 v0x55dff4fd7c20_0;
    %xor;
    %store/vec4 v0x55dff4fd7ec0_0, 0, 1;
    %load/vec4 v0x55dff4fd7b60_0;
    %load/vec4 v0x55dff4fd7ec0_0;
    %load/vec4 v0x55dff4fd7cf0_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fd7db0_0, 0, 1;
    %load/vec4 v0x55dff4fd7ec0_0;
    %load/vec4 v0x55dff4fd7cf0_0;
    %xor;
    %store/vec4 v0x55dff4fd7f80_0, 0, 1;
    %end;
    .scope S_0x55dff4fd75a0;
t_12 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55dff4fd87b0;
T_7 ;
Ewait_7 .event/or E_0x55dff4fd8b80, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x55dff4fd8be0_0;
    %load/vec4 v0x55dff4fd8ce0_0;
    %xor;
    %store/vec4 v0x55dff4fd8ea0_0, 0, 7;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55dff4fd87b0;
T_8 ;
Ewait_8 .event/or E_0x55dff4fd8b20, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x55dff4fd8ea0_0;
    %inv;
    %store/vec4 v0x55dff4fd8dd0_0, 0, 7;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55dff4fd87b0;
T_9 ;
Ewait_9 .event/or E_0x55dff4fd8aa0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x55dff4fd8dd0_0;
    %and/r;
    %store/vec4 v0x55dff4fd8f80_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55dff4fd1970;
T_10 ;
Ewait_10 .event/or E_0x55dff4f56f70, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x55dff4fd9460_0;
    %load/vec4 v0x55dff4fd9790_0;
    %replicate 7;
    %or;
    %load/vec4 v0x55dff4fd9610_0;
    %replicate 7;
    %or;
    %store/vec4 v0x55dff4fd92e0_0, 0, 7;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55dff4fd1970;
T_11 ;
Ewait_11 .event/or E_0x55dff4f860a0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x55dff4fd9790_0;
    %load/vec4 v0x55dff4fd93a0_0;
    %and;
    %store/vec4 v0x55dff4fd9570_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55dff4fd1970;
T_12 ;
    %wait E_0x55dff4f863d0;
    %load/vec4 v0x55dff4fd92e0_0;
    %assign/vec4 v0x55dff4fd91d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55dff4fdfa30;
T_13 ;
Ewait_12 .event/or E_0x55dff4fdfcc0, E_0x0;
    %wait Ewait_12;
    %fork t_15, S_0x55dff4fdfd40;
    %jmp t_14;
    .scope S_0x55dff4fdfd40;
t_15 ;
    %load/vec4 v0x55dff4fdff40_0;
    %load/vec4 v0x55dff4fe00e0_0;
    %and;
    %store/vec4 v0x55dff4fe0020_0, 0, 1;
    %load/vec4 v0x55dff4fdff40_0;
    %load/vec4 v0x55dff4fe00e0_0;
    %xor;
    %store/vec4 v0x55dff4fe0380_0, 0, 1;
    %load/vec4 v0x55dff4fe0020_0;
    %load/vec4 v0x55dff4fe0380_0;
    %load/vec4 v0x55dff4fe01b0_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fe0270_0, 0, 1;
    %load/vec4 v0x55dff4fe0380_0;
    %load/vec4 v0x55dff4fe01b0_0;
    %xor;
    %store/vec4 v0x55dff4fe0440_0, 0, 1;
    %end;
    .scope S_0x55dff4fdfa30;
t_14 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55dff4fe0880;
T_14 ;
Ewait_13 .event/or E_0x55dff4fe0ae0, E_0x0;
    %wait Ewait_13;
    %fork t_17, S_0x55dff4fe0b60;
    %jmp t_16;
    .scope S_0x55dff4fe0b60;
t_17 ;
    %load/vec4 v0x55dff4fe0d60_0;
    %load/vec4 v0x55dff4fe0f00_0;
    %and;
    %store/vec4 v0x55dff4fe0e40_0, 0, 1;
    %load/vec4 v0x55dff4fe0d60_0;
    %load/vec4 v0x55dff4fe0f00_0;
    %xor;
    %store/vec4 v0x55dff4fe11a0_0, 0, 1;
    %load/vec4 v0x55dff4fe0e40_0;
    %load/vec4 v0x55dff4fe11a0_0;
    %load/vec4 v0x55dff4fe0fd0_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fe1090_0, 0, 1;
    %load/vec4 v0x55dff4fe11a0_0;
    %load/vec4 v0x55dff4fe0fd0_0;
    %xor;
    %store/vec4 v0x55dff4fe1260_0, 0, 1;
    %end;
    .scope S_0x55dff4fe0880;
t_16 %join;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55dff4fe1680;
T_15 ;
Ewait_14 .event/or E_0x55dff4fe1910, E_0x0;
    %wait Ewait_14;
    %fork t_19, S_0x55dff4fe1990;
    %jmp t_18;
    .scope S_0x55dff4fe1990;
t_19 ;
    %load/vec4 v0x55dff4fe1b90_0;
    %load/vec4 v0x55dff4fe1d30_0;
    %and;
    %store/vec4 v0x55dff4fe1c70_0, 0, 1;
    %load/vec4 v0x55dff4fe1b90_0;
    %load/vec4 v0x55dff4fe1d30_0;
    %xor;
    %store/vec4 v0x55dff4fe1fd0_0, 0, 1;
    %load/vec4 v0x55dff4fe1c70_0;
    %load/vec4 v0x55dff4fe1fd0_0;
    %load/vec4 v0x55dff4fe1e00_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fe1ec0_0, 0, 1;
    %load/vec4 v0x55dff4fe1fd0_0;
    %load/vec4 v0x55dff4fe1e00_0;
    %xor;
    %store/vec4 v0x55dff4fe2090_0, 0, 1;
    %end;
    .scope S_0x55dff4fe1680;
t_18 %join;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55dff4fe24d0;
T_16 ;
Ewait_15 .event/or E_0x55dff4fe2730, E_0x0;
    %wait Ewait_15;
    %fork t_21, S_0x55dff4fe27b0;
    %jmp t_20;
    .scope S_0x55dff4fe27b0;
t_21 ;
    %load/vec4 v0x55dff4fe29b0_0;
    %load/vec4 v0x55dff4fe2b50_0;
    %and;
    %store/vec4 v0x55dff4fe2a90_0, 0, 1;
    %load/vec4 v0x55dff4fe29b0_0;
    %load/vec4 v0x55dff4fe2b50_0;
    %xor;
    %store/vec4 v0x55dff4fe2df0_0, 0, 1;
    %load/vec4 v0x55dff4fe2a90_0;
    %load/vec4 v0x55dff4fe2df0_0;
    %load/vec4 v0x55dff4fe2c20_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fe2ce0_0, 0, 1;
    %load/vec4 v0x55dff4fe2df0_0;
    %load/vec4 v0x55dff4fe2c20_0;
    %xor;
    %store/vec4 v0x55dff4fe2eb0_0, 0, 1;
    %end;
    .scope S_0x55dff4fe24d0;
t_20 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55dff4fe36c0;
T_17 ;
Ewait_16 .event/or E_0x55dff4fe3a90, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x55dff4fe3af0_0;
    %load/vec4 v0x55dff4fe3bf0_0;
    %xor;
    %store/vec4 v0x55dff4fe3da0_0, 0, 4;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55dff4fe36c0;
T_18 ;
Ewait_17 .event/or E_0x55dff4fe3a30, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0x55dff4fe3da0_0;
    %inv;
    %store/vec4 v0x55dff4fe3cb0_0, 0, 4;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55dff4fe36c0;
T_19 ;
Ewait_18 .event/or E_0x55dff4fe39b0, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0x55dff4fe3cb0_0;
    %and/r;
    %store/vec4 v0x55dff4fe3e80_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55dff4fda960;
T_20 ;
Ewait_19 .event/or E_0x55dff4fdabf0, E_0x0;
    %wait Ewait_19;
    %fork t_23, S_0x55dff4fdac70;
    %jmp t_22;
    .scope S_0x55dff4fdac70;
t_23 ;
    %load/vec4 v0x55dff4fdae70_0;
    %load/vec4 v0x55dff4fdb010_0;
    %and;
    %store/vec4 v0x55dff4fdaf50_0, 0, 1;
    %load/vec4 v0x55dff4fdae70_0;
    %load/vec4 v0x55dff4fdb010_0;
    %xor;
    %store/vec4 v0x55dff4fdb2b0_0, 0, 1;
    %load/vec4 v0x55dff4fdaf50_0;
    %load/vec4 v0x55dff4fdb2b0_0;
    %load/vec4 v0x55dff4fdb0e0_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fdb1a0_0, 0, 1;
    %load/vec4 v0x55dff4fdb2b0_0;
    %load/vec4 v0x55dff4fdb0e0_0;
    %xor;
    %store/vec4 v0x55dff4fdb370_0, 0, 1;
    %end;
    .scope S_0x55dff4fda960;
t_22 %join;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55dff4fdb7b0;
T_21 ;
Ewait_20 .event/or E_0x55dff4fdba10, E_0x0;
    %wait Ewait_20;
    %fork t_25, S_0x55dff4fdba90;
    %jmp t_24;
    .scope S_0x55dff4fdba90;
t_25 ;
    %load/vec4 v0x55dff4fdbc90_0;
    %load/vec4 v0x55dff4fdbe30_0;
    %and;
    %store/vec4 v0x55dff4fdbd70_0, 0, 1;
    %load/vec4 v0x55dff4fdbc90_0;
    %load/vec4 v0x55dff4fdbe30_0;
    %xor;
    %store/vec4 v0x55dff4fdc0d0_0, 0, 1;
    %load/vec4 v0x55dff4fdbd70_0;
    %load/vec4 v0x55dff4fdc0d0_0;
    %load/vec4 v0x55dff4fdbf00_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fdbfc0_0, 0, 1;
    %load/vec4 v0x55dff4fdc0d0_0;
    %load/vec4 v0x55dff4fdbf00_0;
    %xor;
    %store/vec4 v0x55dff4fdc190_0, 0, 1;
    %end;
    .scope S_0x55dff4fdb7b0;
t_24 %join;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55dff4fdc5b0;
T_22 ;
Ewait_21 .event/or E_0x55dff4fdc840, E_0x0;
    %wait Ewait_21;
    %fork t_27, S_0x55dff4fdc8c0;
    %jmp t_26;
    .scope S_0x55dff4fdc8c0;
t_27 ;
    %load/vec4 v0x55dff4fdcac0_0;
    %load/vec4 v0x55dff4fdcc60_0;
    %and;
    %store/vec4 v0x55dff4fdcba0_0, 0, 1;
    %load/vec4 v0x55dff4fdcac0_0;
    %load/vec4 v0x55dff4fdcc60_0;
    %xor;
    %store/vec4 v0x55dff4fdcf00_0, 0, 1;
    %load/vec4 v0x55dff4fdcba0_0;
    %load/vec4 v0x55dff4fdcf00_0;
    %load/vec4 v0x55dff4fdcd30_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fdcdf0_0, 0, 1;
    %load/vec4 v0x55dff4fdcf00_0;
    %load/vec4 v0x55dff4fdcd30_0;
    %xor;
    %store/vec4 v0x55dff4fdcfc0_0, 0, 1;
    %end;
    .scope S_0x55dff4fdc5b0;
t_26 %join;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55dff4fdd400;
T_23 ;
Ewait_22 .event/or E_0x55dff4fdd660, E_0x0;
    %wait Ewait_22;
    %fork t_29, S_0x55dff4fdd6e0;
    %jmp t_28;
    .scope S_0x55dff4fdd6e0;
t_29 ;
    %load/vec4 v0x55dff4fdd8e0_0;
    %load/vec4 v0x55dff4fdda80_0;
    %and;
    %store/vec4 v0x55dff4fdd9c0_0, 0, 1;
    %load/vec4 v0x55dff4fdd8e0_0;
    %load/vec4 v0x55dff4fdda80_0;
    %xor;
    %store/vec4 v0x55dff4fddd20_0, 0, 1;
    %load/vec4 v0x55dff4fdd9c0_0;
    %load/vec4 v0x55dff4fddd20_0;
    %load/vec4 v0x55dff4fddb50_0;
    %and;
    %or;
    %store/vec4 v0x55dff4fddc10_0, 0, 1;
    %load/vec4 v0x55dff4fddd20_0;
    %load/vec4 v0x55dff4fddb50_0;
    %xor;
    %store/vec4 v0x55dff4fddde0_0, 0, 1;
    %end;
    .scope S_0x55dff4fdd400;
t_28 %join;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55dff4fd9f20;
T_24 ;
Ewait_23 .event/or E_0x55dff4fda260, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0x55dff4fde7b0_0;
    %inv;
    %store/vec4 v0x55dff4fde980_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55dff4fdead0;
T_25 ;
Ewait_24 .event/or E_0x55dff4fdee80, E_0x0;
    %wait Ewait_24;
    %load/vec4 v0x55dff4fdeee0_0;
    %load/vec4 v0x55dff4fdf010_0;
    %xor;
    %store/vec4 v0x55dff4fdf1a0_0, 0, 4;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55dff4fdead0;
T_26 ;
Ewait_25 .event/or E_0x55dff4fdee20, E_0x0;
    %wait Ewait_25;
    %load/vec4 v0x55dff4fdf1a0_0;
    %inv;
    %store/vec4 v0x55dff4fdf0d0_0, 0, 4;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55dff4fdead0;
T_27 ;
Ewait_26 .event/or E_0x55dff4fdeda0, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0x55dff4fdf0d0_0;
    %and/r;
    %store/vec4 v0x55dff4fdf280_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55dff4fd99a0;
T_28 ;
    %wait E_0x0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55dff4fe4920_0, 0, 4;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55dff4fd99a0;
T_29 ;
Ewait_27 .event/or E_0x55dff4fd9ec0, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0x55dff4fe4610_0;
    %load/vec4 v0x55dff4fe49f0_0;
    %inv;
    %replicate 4;
    %and;
    %load/vec4 v0x55dff4fe4780_0;
    %inv;
    %replicate 4;
    %and;
    %store/vec4 v0x55dff4fe4200_0, 0, 4;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55dff4fd99a0;
T_30 ;
Ewait_28 .event/or E_0x55dff4fd9e60, E_0x0;
    %wait Ewait_28;
    %load/vec4 v0x55dff4fe4540_0;
    %load/vec4 v0x55dff4fe4400_0;
    %and;
    %store/vec4 v0x55dff4fe46e0_0, 0, 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55dff4fd99a0;
T_31 ;
    %wait E_0x55dff4f863d0;
    %load/vec4 v0x55dff4fe4850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x55dff4fe4200_0;
    %assign/vec4 v0x55dff4fe4060_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55dff4fe4060_0;
    %load/vec4 v0x55dff4fe4780_0;
    %replicate 4;
    %or;
    %assign/vec4 v0x55dff4fe4060_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55dff4fb1b10;
T_32 ;
    %delay 41000, 0;
    %load/vec4 v0x55dff4fe4b20_0;
    %inv;
    %store/vec4 v0x55dff4fe4b20_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55dff4fb1b10;
T_33 ;
    %vpi_call/w 3 28 "$dumpfile", "pwm.fst" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dff4fd1970 {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dff4fd99a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff4fe4f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff4fe4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff4fe4b20_0, 0, 1;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x55dff4fe5060_0, 0, 7;
    %vpi_call/w 3 36 "$display", "Enable the PWM %d ticks...", v0x55dff4fe5060_0 {0 0 0};
    %wait E_0x55dff4f86200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff4fe4f70_0, 0, 1;
    %fork t_31, S_0x55dff4fae420;
    %jmp t_30;
    .scope S_0x55dff4fae420;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff4f836c0_0, 0, 32;
T_33.0 ;
    %load/vec4 v0x55dff4f836c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v0x55dff4f836c0_0;
    %pad/s 4;
    %store/vec4 v0x55dff4fe4be0_0, 0, 4;
    %pushi/vec4 7680, 0, 64;
T_33.2 %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/s;
    %jmp/1xz T_33.3, 5;
    %jmp/1 T_33.3, 4;
    %pushi/vec4 1, 0, 64;
    %sub;
    %wait E_0x55dff4f863d0;
    %jmp T_33.2;
T_33.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55dff4f836c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55dff4f836c0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .scope S_0x55dff4fb1b10;
t_30 %join;
    %wait E_0x55dff4f86200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff4fe4ca0_0, 0, 1;
    %pushi/vec4 120, 0, 64;
T_33.4 %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/s;
    %jmp/1xz T_33.5, 5;
    %jmp/1 T_33.5, 4;
    %pushi/vec4 1, 0, 64;
    %sub;
    %wait E_0x55dff4f863d0;
    %jmp T_33.4;
T_33.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tests/test_pwm.sv";
    "hdl/pulse_generator.sv";
    "././hdl/adder_n.sv";
    "hdl/adder_1.sv";
    "hdl/comparator_eq.sv";
    "hdl/pwm.sv";
    "hdl/comparator_lt_unsigned.sv";
