14:15:54 INFO  : Registering command handlers for Vitis TCF services
14:15:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\TestInstReach\temp_xsdb_launch_script.tcl
14:15:57 INFO  : XSCT server has started successfully.
14:15:58 INFO  : Platform repository initialization has completed.
14:16:04 INFO  : plnx-install-location is set to ''
14:16:04 INFO  : Successfully done setting XSCT server connection channel  
14:16:04 INFO  : Successfully done query RDI_DATADIR 
14:16:04 INFO  : Successfully done setting workspace for the tool. 
14:18:13 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:18:13 INFO  : Result from executing command 'getPlatforms': 
14:18:13 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:18:13 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:18:23 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:25:36 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:25:36 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:25:38 INFO  : Checking for BSP changes to sync application flags for project 'TestInstReach'...
14:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:15 INFO  : 'jtag frequency' command is executed.
14:26:15 INFO  : Context for 'APU' is selected.
14:26:15 INFO  : System reset is completed.
14:26:18 INFO  : 'after 3000' command is executed.
14:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:26:21 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit"
14:26:21 INFO  : Context for 'APU' is selected.
14:26:21 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:21 INFO  : Context for 'APU' is selected.
14:26:21 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl' is done.
14:26:21 INFO  : 'ps7_init' command is executed.
14:26:21 INFO  : 'ps7_post_config' command is executed.
14:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:21 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:22 INFO  : 'con' command is executed.
14:26:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:22 INFO  : Disconnected from the channel tcfchan#2.
14:26:34 INFO  : Checking for BSP changes to sync application flags for project 'TestInstReach'...
14:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:46 INFO  : 'jtag frequency' command is executed.
14:26:46 INFO  : Context for 'APU' is selected.
14:26:47 INFO  : System reset is completed.
14:26:50 INFO  : 'after 3000' command is executed.
14:26:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:26:52 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit"
14:26:52 INFO  : Context for 'APU' is selected.
14:26:52 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:26:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:52 INFO  : Context for 'APU' is selected.
14:26:52 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl' is done.
14:26:52 INFO  : 'ps7_init' command is executed.
14:26:52 INFO  : 'ps7_post_config' command is executed.
14:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:53 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:53 INFO  : 'con' command is executed.
14:26:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:53 INFO  : Disconnected from the channel tcfchan#3.
14:27:43 INFO  : Checking for BSP changes to sync application flags for project 'TestInstReach'...
14:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:27:54 INFO  : 'jtag frequency' command is executed.
14:27:54 INFO  : Context for 'APU' is selected.
14:27:54 INFO  : System reset is completed.
14:27:57 INFO  : 'after 3000' command is executed.
14:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:27:59 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit"
14:27:59 INFO  : Context for 'APU' is selected.
14:27:59 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:59 INFO  : Context for 'APU' is selected.
14:27:59 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl' is done.
14:28:00 INFO  : 'ps7_init' command is executed.
14:28:00 INFO  : 'ps7_post_config' command is executed.
14:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:00 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:00 INFO  : 'con' command is executed.
14:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:28:00 INFO  : Disconnected from the channel tcfchan#4.
14:30:05 INFO  : Checking for BSP changes to sync application flags for project 'TestInstReach'...
14:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:30:18 INFO  : 'jtag frequency' command is executed.
14:30:18 INFO  : Context for 'APU' is selected.
14:30:18 INFO  : System reset is completed.
14:30:21 INFO  : 'after 3000' command is executed.
14:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:30:23 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit"
14:30:23 INFO  : Context for 'APU' is selected.
14:30:23 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:30:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:23 INFO  : Context for 'APU' is selected.
14:30:23 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl' is done.
14:30:24 INFO  : 'ps7_init' command is executed.
14:30:24 INFO  : 'ps7_post_config' command is executed.
14:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:24 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:24 INFO  : 'con' command is executed.
14:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:24 INFO  : Disconnected from the channel tcfchan#5.
14:30:40 INFO  : Checking for BSP changes to sync application flags for project 'TestInstReach'...
14:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:30:48 INFO  : 'jtag frequency' command is executed.
14:30:48 INFO  : Context for 'APU' is selected.
14:30:48 INFO  : System reset is completed.
14:30:51 INFO  : 'after 3000' command is executed.
14:30:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:30:53 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit"
14:30:53 INFO  : Context for 'APU' is selected.
14:30:53 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:30:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:53 INFO  : Context for 'APU' is selected.
14:30:53 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl' is done.
14:30:54 INFO  : 'ps7_init' command is executed.
14:30:54 INFO  : 'ps7_post_config' command is executed.
14:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:54 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:54 INFO  : 'con' command is executed.
14:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:54 INFO  : Disconnected from the channel tcfchan#6.
14:31:59 INFO  : Checking for BSP changes to sync application flags for project 'TestInstReach'...
14:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:32:18 INFO  : 'jtag frequency' command is executed.
14:32:18 INFO  : Context for 'APU' is selected.
14:32:18 INFO  : System reset is completed.
14:32:21 INFO  : 'after 3000' command is executed.
14:32:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:32:23 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit"
14:32:23 INFO  : Context for 'APU' is selected.
14:32:23 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:32:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:23 INFO  : Context for 'APU' is selected.
14:32:23 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl' is done.
14:32:24 INFO  : 'ps7_init' command is executed.
14:32:24 INFO  : 'ps7_post_config' command is executed.
14:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:24 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstReach/TestInstReach/Debug/TestInstReach.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:24 INFO  : 'con' command is executed.
14:32:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:32:24 INFO  : Disconnected from the channel tcfchan#7.
