library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use std.textio.all;

entity inst_ram is
  port(
        read_addr: in std_logic_vector(29 downto 0);
        write_addr: in std_logic_vector(29 downto 0);
        write_data: in std_logic_vector(31 downto 0);
        write_enable: in std_logic;

        read_data: out std_logic_vector(31 downto 0);
        clk: in std_logic
      );
end inst_ram;

architecture behave of inst_ram is
  constant data_max: integer := <%= data_max %>;
  constant data_length: integer := 2 ** data_max;

  subtype data_unit is std_logic_vector(31 downto 0);
  subtype bit_unit is bit_vector(31 downto 0);
  type data_array is array(0 to data_length - 1) of data_unit;
  type bit_array is array(0 to data_length - 1) of bit_unit;

  subtype index is std_logic_vector(data_max - 1 downto 0);
  constant ZERO: data_unit := (others => '0');

  impure function init_ram_from_file (file_name : in string) return data_array is
    FILE ram_file : text is in file_name;
    variable ram_file_line : line;
    variable bit_ram : bit_array;
    variable ram : data_array;
  begin
    for i in data_array'range loop
      readline (ram_file, ram_file_line);
      read (ram_file_line, bit_ram(i));
      ram(i) := To_stdLogicVector(bit_ram(i));
    end loop;
    return ram;
  end function;

  signal ram : data_array := init_ram_from_file("<%= data_path %>");
begin
  read_data <= ram(to_integer(unsigned(read_addr(data_max - 1 downto 0))));

  update: process (clk) begin
    if rising_edge(clk) and write_enable = '1' then
      ram(to_integer(unsigned(write_addr(data_max - 1 downto 0)))) <= write_data;
    end if;
  end process;
end behave;

